<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a3c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8803.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7249.39 --|
|-- Mem Ch  2: Reads (MB/s):  8746.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7263.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8746.97 --||-- NODE 1 Mem Read (MB/s) :  8803.61 --|
|-- NODE 0 Mem Write(MB/s) :  7263.02 --||-- NODE 1 Mem Write(MB/s) :  7249.39 --|
|-- NODE 0 P. Write (T/s):     128115 --||-- NODE 1 P. Write (T/s):     132093 --|
|-- NODE 0 Memory (MB/s):    16009.99 --||-- NODE 1 Memory (MB/s):    16053.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17550.59                --|
            |--                System Write Throughput(MB/s):      14512.41                --|
            |--               System Memory Throughput(MB/s):      32062.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b5e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      72 M        39 K    17 M   180 M     93 M     0     690 K
 1      69 M        32 K    20 M   184 M     92 M     0     716 K
-----------------------------------------------------------------------
 *     141 M        71 K    38 M   365 M    185 M     0    1406 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.98        Core1: 31.85        
Core2: 54.77        Core3: 80.90        
Core4: 133.57        Core5: 122.20        
Core6: 84.38        Core7: 37.78        
Core8: 38.88        Core9: 108.26        
Core10: 87.97        Core11: 122.28        
Core12: 129.55        Core13: 106.29        
Core14: 34.81        Core15: 30.40        
Core16: 75.34        Core17: 130.69        
Core18: 121.70        Core19: 130.84        
Core20: 44.85        Core21: 38.86        
Core22: 48.19        Core23: 59.38        
Core24: 93.31        Core25: 133.86        
Core26: 120.64        Core27: 73.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.97
Socket1: 84.11
DDR read Latency(ns)
Socket0: 220.40
Socket1: 221.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.38        Core1: 32.63        
Core2: 56.64        Core3: 75.72        
Core4: 133.44        Core5: 122.34        
Core6: 87.49        Core7: 37.64        
Core8: 39.34        Core9: 104.58        
Core10: 97.99        Core11: 122.23        
Core12: 129.59        Core13: 46.00        
Core14: 35.49        Core15: 33.04        
Core16: 78.90        Core17: 98.56        
Core18: 122.63        Core19: 132.42        
Core20: 54.99        Core21: 42.75        
Core22: 46.89        Core23: 58.46        
Core24: 115.00        Core25: 135.38        
Core26: 121.40        Core27: 65.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.33
Socket1: 85.18
DDR read Latency(ns)
Socket0: 221.52
Socket1: 223.34
irq_total: 260242.952354829
cpu_total: 55.79
cpu_0: 69.39
cpu_1: 82.54
cpu_2: 13.81
cpu_3: 11.62
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 4.25
cpu_7: 86.25
cpu_8: 98.67
cpu_9: 1.93
cpu_10: 2.12
cpu_11: 99.20
cpu_12: 100.00
cpu_13: 2.46
cpu_14: 82.20
cpu_15: 78.42
cpu_16: 26.43
cpu_17: 1.73
cpu_18: 100.00
cpu_19: 99.93
cpu_20: 4.71
cpu_21: 74.44
cpu_22: 81.27
cpu_23: 28.49
cpu_24: 1.73
cpu_25: 100.00
cpu_26: 98.94
cpu_27: 11.42
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 634075
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 639320
Total_rx_packets: 1273395
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4425565949
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4608708373
Total_tx_bytes_phy: 9034274322
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 520115
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 542361
Total_tx_packets: 1062476
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5196962504
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5236384911
Total_rx_bytes_phy: 10433347415
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5163379636
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5202851514
Total_rx_bytes: 10366231150
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 575956
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 603278
Total_tx_packets_phy: 1179234
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4419939054
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4602665842
Total_tx_bytes: 9022604896
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 634080
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 639325
Total_rx_packets_phy: 1273405


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.09        Core1: 30.46        
Core2: 57.45        Core3: 80.32        
Core4: 135.62        Core5: 122.23        
Core6: 84.07        Core7: 44.70        
Core8: 36.71        Core9: 89.23        
Core10: 99.05        Core11: 121.82        
Core12: 131.37        Core13: 85.71        
Core14: 35.20        Core15: 30.61        
Core16: 65.11        Core17: 106.28        
Core18: 122.04        Core19: 131.50        
Core20: 59.96        Core21: 39.37        
Core22: 51.33        Core23: 58.33        
Core24: 79.33        Core25: 134.59        
Core26: 120.79        Core27: 69.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.48
Socket1: 85.21
DDR read Latency(ns)
Socket0: 221.99
Socket1: 222.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.04        Core1: 33.58        
Core2: 51.03        Core3: 78.76        
Core4: 132.06        Core5: 121.10        
Core6: 89.26        Core7: 36.68        
Core8: 37.49        Core9: 108.38        
Core10: 106.73        Core11: 121.73        
Core12: 127.93        Core13: 97.38        
Core14: 33.79        Core15: 33.66        
Core16: 75.95        Core17: 124.33        
Core18: 122.95        Core19: 133.10        
Core20: 49.51        Core21: 42.10        
Core22: 46.70        Core23: 58.88        
Core24: 120.38        Core25: 136.36        
Core26: 120.27        Core27: 72.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.16
Socket1: 85.35
DDR read Latency(ns)
Socket0: 219.98
Socket1: 224.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.81        Core1: 33.31        
Core2: 57.10        Core3: 81.56        
Core4: 134.31        Core5: 123.09        
Core6: 82.79        Core7: 35.75        
Core8: 38.33        Core9: 93.12        
Core10: 50.06        Core11: 122.96        
Core12: 130.35        Core13: 105.54        
Core14: 34.71        Core15: 31.83        
Core16: 80.09        Core17: 118.43        
Core18: 122.08        Core19: 132.44        
Core20: 58.44        Core21: 40.76        
Core22: 48.56        Core23: 56.39        
Core24: 93.54        Core25: 135.24        
Core26: 120.32        Core27: 72.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.36
Socket1: 85.01
DDR read Latency(ns)
Socket0: 221.77
Socket1: 222.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.18        Core1: 31.39        
Core2: 56.05        Core3: 73.83        
Core4: 133.84        Core5: 122.20        
Core6: 89.14        Core7: 36.78        
Core8: 38.25        Core9: 96.38        
Core10: 83.57        Core11: 120.91        
Core12: 129.94        Core13: 95.78        
Core14: 36.85        Core15: 30.56        
Core16: 74.47        Core17: 98.62        
Core18: 122.05        Core19: 131.08        
Core20: 46.26        Core21: 40.53        
Core22: 43.79        Core23: 57.73        
Core24: 108.64        Core25: 132.73        
Core26: 121.58        Core27: 66.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.47
Socket1: 83.92
DDR read Latency(ns)
Socket0: 220.22
Socket1: 221.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15815
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14471478350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14471493106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7235751552; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7235751552; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7235840644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7235840644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014507997; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6310903; Consumed Joules: 385.19; Watts: 64.05; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1610819; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14434624966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434636526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217398914; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217398914; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217338990; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217338990; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014525240; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6492867; Consumed Joules: 396.29; Watts: 65.90; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1720826; Consumed DRAM Joules: 26.33; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3efd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.08   0.84    1.20      17 M     30 M    0.43    0.49    0.03    0.04     4816     3594      116     63
   1    1     0.11   0.11   1.00    1.20      22 M     36 M    0.39    0.48    0.02    0.03     4312     2880       20     59
   2    0     0.06   0.55   0.11    0.61    1822 K   3650 K    0.50    0.34    0.00    0.01        0       26       13     62
   3    1     0.06   0.39   0.16    0.72    2858 K   3458 K    0.17    0.19    0.00    0.01      168       48       47     59
   4    0     0.03   0.02   1.20    1.20      64 M     73 M    0.12    0.18    0.22    0.25     3360     6428        0     62
   5    1     0.05   0.04   1.20    1.20      81 M     93 M    0.12    0.17    0.16    0.18     3920      375     7114     59
   6    0     0.02   0.89   0.03    0.72     655 K    940 K    0.30    0.21    0.00    0.00       56       65       11     63
   7    1     0.12   0.12   1.04    1.20      24 M     39 M    0.37    0.44    0.02    0.03     4928     2652      265     58
   8    0     0.17   0.15   1.19    1.20      24 M     40 M    0.39    0.50    0.01    0.02     5880     3401       93     61
   9    1     0.01   0.58   0.01    0.61     457 K    618 K    0.26    0.12    0.01    0.01      840       13        5     59
  10    0     0.01   0.50   0.02    0.79     623 K    864 K    0.28    0.32    0.01    0.01        0       34       12     62
  11    1     0.07   0.06   1.18    1.20      78 M     90 M    0.13    0.16    0.12    0.13     3920      192     7640     58
  12    0     0.05   0.04   1.20    1.20      61 M     70 M    0.13    0.22    0.12    0.13     2016     5603      211     61
  13    1     0.00   0.20   0.01    0.60     365 K    497 K    0.27    0.11    0.02    0.03      448       64        3     59
  14    0     0.10   0.10   1.00    1.20      23 M     35 M    0.35    0.47    0.02    0.04     5264     3476       22     61
  15    1     0.10   0.10   0.94    1.20      20 M     35 M    0.43    0.47    0.02    0.04     4760     2806       96     58
  16    0     0.12   0.47   0.26    0.73    6146 K   7713 K    0.20    0.24    0.00    0.01       56       58       49     62
  17    1     0.00   0.24   0.01    0.60     429 K    571 K    0.25    0.13    0.02    0.02      280       40        4     60
  18    0     0.05   0.04   1.20    1.20      79 M     89 M    0.12    0.17    0.17    0.19     3360        7     7397     61
  19    1     0.03   0.03   1.20    1.20      65 M     74 M    0.12    0.17    0.21    0.24     2520     5881        4     59
  20    0     0.04   0.44   0.08    0.70     888 K   1551 K    0.43    0.13    0.00    0.00       56       84       11     62
  21    1     0.09   0.10   0.90    1.20      20 M     33 M    0.40    0.44    0.02    0.04     3976     2505       29     59
  22    0     0.10   0.10   0.99    1.20      26 M     37 M    0.29    0.39    0.03    0.04     3360     3155       32     62
  23    1     0.13   0.39   0.34    0.80    4673 K   6158 K    0.24    0.42    0.00    0.00        0      111       44     60
  24    0     0.00   0.29   0.01    0.60     315 K    404 K    0.22    0.14    0.01    0.02        0       14        5     63
  25    1     0.09   0.08   1.20    1.20      57 M     66 M    0.14    0.18    0.06    0.07     2688     4620       44     59
  26    0     0.07   0.06   1.18    1.20      76 M     88 M    0.13    0.17    0.12    0.14     3696       84     7268     62
  27    1     0.06   0.39   0.16    0.70    2807 K   3456 K    0.19    0.18    0.00    0.01      112      155        8     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.66    1.15     383 M    480 M    0.20    0.30    0.04    0.05    31920    26029    15240     56
 SKT    1     0.07   0.10   0.67    1.15     383 M    484 M    0.21    0.29    0.04    0.05    32872    22342    15323     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.67    1.15     766 M    965 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  189 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.84 %

 C1 core residency: 23.33 %; C3 core residency: 0.59 %; C6 core residency: 18.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  105 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.81    36.42     322.14      20.60         374.10
 SKT   1    44.12    36.36     332.55      21.94         376.20
---------------------------------------------------------------------------------------------------------------
       *    87.94    72.78     654.69      42.54         375.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9009.33 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7047.10 --|
|-- Mem Ch  2: Reads (MB/s):  8742.75 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7294.32 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8742.75 --||-- NODE 1 Mem Read (MB/s) :  9009.33 --|
|-- NODE 0 Mem Write(MB/s) :  7294.32 --||-- NODE 1 Mem Write(MB/s) :  7047.10 --|
|-- NODE 0 P. Write (T/s):     125191 --||-- NODE 1 P. Write (T/s):     126751 --|
|-- NODE 0 Memory (MB/s):    16037.07 --||-- NODE 1 Memory (MB/s):    16056.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17752.08                --|
            |--                System Write Throughput(MB/s):      14341.42                --|
            |--               System Memory Throughput(MB/s):      32093.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41e4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      75 M        35 K    18 M   189 M     92 M     0     733 K
 1      69 M        60 K    17 M   196 M     74 M    12     633 K
-----------------------------------------------------------------------
 *     145 M        95 K    36 M   386 M    166 M    12    1367 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 28.31        
Core2: 85.63        Core3: 74.73        
Core4: 131.16        Core5: 123.68        
Core6: 91.15        Core7: 60.24        
Core8: 35.97        Core9: 105.13        
Core10: 69.51        Core11: 116.25        
Core12: 126.57        Core13: 70.79        
Core14: 35.26        Core15: 43.92        
Core16: 61.05        Core17: 56.03        
Core18: 128.17        Core19: 132.84        
Core20: 63.28        Core21: 41.76        
Core22: 36.95        Core23: 53.88        
Core24: 45.09        Core25: 133.17        
Core26: 126.83        Core27: 70.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.67
Socket1: 88.37
DDR read Latency(ns)
Socket0: 221.40
Socket1: 221.57
irq_total: 281472.667568011
cpu_total: 56.89
cpu_0: 74.77
cpu_1: 90.11
cpu_2: 2.92
cpu_3: 14.08
cpu_4: 100.00
cpu_5: 98.07
cpu_6: 3.25
cpu_7: 88.91
cpu_8: 98.01
cpu_9: 2.19
cpu_10: 17.26
cpu_11: 90.37
cpu_12: 100.00
cpu_13: 46.55
cpu_14: 75.43
cpu_15: 71.58
cpu_16: 7.57
cpu_17: 10.29
cpu_18: 100.00
cpu_19: 100.00
cpu_20: 17.20
cpu_21: 80.54
cpu_22: 65.87
cpu_23: 25.96
cpu_24: 2.19
cpu_25: 99.93
cpu_26: 100.00
cpu_27: 10.03
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4651858171
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5395227288
Total_rx_bytes: 10047085459
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4676193048
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5430008834
Total_rx_bytes_phy: 10106201882
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 558215
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 597093
Total_tx_packets_phy: 1155308
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 575563
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 694279
Total_rx_packets_phy: 1269842
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4364429988
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4563926548
Total_tx_bytes_phy: 8928356536
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4359434941
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4557784219
Total_tx_bytes: 8917219160
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 575561
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 694297
Total_rx_packets: 1269858
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 512331
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 534098
Total_tx_packets: 1046429


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 28.81        
Core2: 80.47        Core3: 70.32        
Core4: 132.58        Core5: 125.54        
Core6: 87.47        Core7: 61.77        
Core8: 31.11        Core9: 88.38        
Core10: 73.03        Core11: 121.73        
Core12: 127.37        Core13: 71.09        
Core14: 35.12        Core15: 44.20        
Core16: 55.99        Core17: 46.74        
Core18: 123.66        Core19: 134.53        
Core20: 62.59        Core21: 41.63        
Core22: 37.56        Core23: 54.98        
Core24: 98.49        Core25: 134.13        
Core26: 125.32        Core27: 74.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.81
Socket1: 90.02
DDR read Latency(ns)
Socket0: 223.75
Socket1: 220.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.61        Core1: 36.90        
Core2: 76.90        Core3: 75.76        
Core4: 130.68        Core5: 124.14        
Core6: 81.24        Core7: 62.05        
Core8: 32.19        Core9: 96.43        
Core10: 76.96        Core11: 114.84        
Core12: 126.76        Core13: 70.07        
Core14: 37.27        Core15: 40.39        
Core16: 55.17        Core17: 50.61        
Core18: 125.68        Core19: 130.19        
Core20: 62.41        Core21: 37.60        
Core22: 38.92        Core23: 53.71        
Core24: 104.80        Core25: 132.11        
Core26: 124.61        Core27: 67.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.35
Socket1: 89.54
DDR read Latency(ns)
Socket0: 224.72
Socket1: 221.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.51        Core1: 35.31        
Core2: 79.97        Core3: 76.63        
Core4: 132.98        Core5: 125.10        
Core6: 105.76        Core7: 55.18        
Core8: 33.84        Core9: 98.91        
Core10: 70.50        Core11: 118.24        
Core12: 128.57        Core13: 69.81        
Core14: 36.73        Core15: 42.15        
Core16: 46.28        Core17: 51.67        
Core18: 126.51        Core19: 133.17        
Core20: 63.43        Core21: 39.03        
Core22: 38.13        Core23: 55.67        
Core24: 98.72        Core25: 132.99        
Core26: 124.58        Core27: 74.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.28
Socket1: 89.61
DDR read Latency(ns)
Socket0: 228.43
Socket1: 223.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 29.24        
Core2: 81.83        Core3: 76.55        
Core4: 132.11        Core5: 124.57        
Core6: 87.71        Core7: 65.32        
Core8: 30.08        Core9: 102.63        
Core10: 75.66        Core11: 121.98        
Core12: 127.52        Core13: 71.15        
Core14: 35.69        Core15: 43.28        
Core16: 52.22        Core17: 52.60        
Core18: 127.27        Core19: 133.93        
Core20: 62.98        Core21: 40.77        
Core22: 37.44        Core23: 49.67        
Core24: 94.94        Core25: 135.15        
Core26: 125.29        Core27: 74.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.20
Socket1: 90.23
DDR read Latency(ns)
Socket0: 228.51
Socket1: 226.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 28.49        
Core2: 81.60        Core3: 59.85        
Core4: 134.14        Core5: 125.72        
Core6: 84.99        Core7: 63.81        
Core8: 35.79        Core9: 122.11        
Core10: 76.37        Core11: 123.60        
Core12: 129.21        Core13: 70.61        
Core14: 36.48        Core15: 42.61        
Core16: 57.63        Core17: 57.05        
Core18: 127.63        Core19: 134.43        
Core20: 62.73        Core21: 40.53        
Core22: 38.58        Core23: 58.18        
Core24: 90.76        Core25: 135.65        
Core26: 125.80        Core27: 76.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.73
Socket1: 90.37
DDR read Latency(ns)
Socket0: 230.79
Socket1: 226.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17484
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14467256266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14467300606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7233665384; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7233665384; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7233763032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7233763032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012932939; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6230627; Consumed Joules: 380.29; Watts: 63.27; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1616028; Consumed DRAM Joules: 24.73; DRAM Watts: 4.11
S1P0; QPIClocks: 14430849342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430861854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215514588; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215514588; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215444982; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215444982; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012900861; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6650489; Consumed Joules: 405.91; Watts: 67.53; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1717173; Consumed DRAM Joules: 26.27; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 457b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.15   0.91    1.20      17 M     33 M    0.47    0.52    0.01    0.02     4144     1850        8     63
   1    1     0.11   0.11   1.07    1.20      24 M     39 M    0.37    0.47    0.02    0.03     6328     5068       19     58
   2    0     0.01   0.26   0.03    0.64     764 K   1412 K    0.46    0.09    0.01    0.02        0       10        7     61
   3    1     0.07   0.42   0.17    0.70    3258 K   3995 K    0.18    0.21    0.00    0.01      224       52       58     59
   4    0     0.07   0.06   1.20    1.20      63 M     72 M    0.13    0.19    0.09    0.10     5432     5479        2     62
   5    1     0.04   0.04   1.17    1.20      79 M     91 M    0.13    0.15    0.19    0.22     3976      251     7887     58
   6    0     0.01   0.85   0.02    0.67     446 K    596 K    0.25    0.22    0.00    0.00        0       56        9     62
   7    1     0.11   0.11   1.07    1.20      31 M     43 M    0.27    0.36    0.03    0.04     2576     4335      334     58
   8    0     0.20   0.17   1.17    1.20      23 M     41 M    0.43    0.52    0.01    0.02     4144     1830       92     61
   9    1     0.01   0.42   0.01    0.63     481 K    698 K    0.31    0.11    0.01    0.01        0       16        6     59
  10    0     0.08   0.55   0.15    0.67    3611 K   5342 K    0.32    0.23    0.00    0.01      168      125       24     61
  11    1     0.04   0.03   1.09    1.20      77 M     88 M    0.12    0.16    0.21    0.24     4760       13     9694     57
  12    0     0.05   0.04   1.20    1.20      64 M     74 M    0.13    0.21    0.13    0.15     4200     6360      110     60
  13    1     0.17   0.37   0.46    0.95      17 M     20 M    0.15    0.11    0.01    0.01      448     1244        7     57
  14    0     0.09   0.10   0.93    1.20      22 M     34 M    0.35    0.47    0.02    0.04     3920     1809       42     61
  15    1     0.06   0.07   0.86    1.20      22 M     33 M    0.32    0.42    0.04    0.06     3920     4356        4     57
  16    0     0.06   0.37   0.17    0.75    1006 K   1859 K    0.46    0.18    0.00    0.00        0       33        9     62
  17    1     0.06   0.50   0.12    0.70    1725 K   3825 K    0.55    0.31    0.00    0.01      280      184        6     58
  18    0     0.09   0.08   1.20    1.20      73 M     82 M    0.12    0.14    0.08    0.09     2464      138     2890     61
  19    1     0.06   0.05   1.20    1.20      63 M     73 M    0.14    0.19    0.11    0.12     2352     4962        3     59
  20    0     0.09   0.56   0.17    0.65    1903 K   3522 K    0.46    0.30    0.00    0.00       56       70        9     62
  21    1     0.09   0.10   0.96    1.20      22 M     36 M    0.38    0.43    0.02    0.04     5096     4636        1     58
  22    0     0.06   0.07   0.80    1.20      20 M     31 M    0.35    0.46    0.04    0.05     3808     1805       23     63
  23    1     0.13   0.40   0.32    0.77    3587 K   5361 K    0.33    0.46    0.00    0.00      112       60      309     59
  24    0     0.00   0.31   0.01    0.60     296 K    408 K    0.27    0.16    0.01    0.02        0       13        4     64
  25    1     0.06   0.05   1.20    1.20      62 M     72 M    0.14    0.17    0.11    0.12     2184     5877       67     58
  26    0     0.06   0.05   1.20    1.20      82 M     92 M    0.11    0.13    0.13    0.15     2408       21     3992     62
  27    1     0.05   0.36   0.13    0.68    1679 K   2367 K    0.29    0.13    0.00    0.00       56      191        7     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.11   0.65    1.15     376 M    476 M    0.21    0.30    0.04    0.05    30744    19599     7221     55
 SKT    1     0.08   0.11   0.70    1.13     412 M    515 M    0.20    0.27    0.04    0.05    32312    31245    18402     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.11   0.68    1.14     788 M    991 M    0.20    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  192 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.53 %

 C1 core residency: 23.77 %; C3 core residency: 1.82 %; C6 core residency: 14.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  105 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.25    36.84     322.85      20.80         382.33
 SKT   1    45.67    35.71     344.37      22.18         374.76
---------------------------------------------------------------------------------------------------------------
       *    89.92    72.55     667.22      42.98         378.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4734
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8855.59 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7194.21 --|
|-- Mem Ch  2: Reads (MB/s):  8682.22 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7335.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8682.22 --||-- NODE 1 Mem Read (MB/s) :  8855.59 --|
|-- NODE 0 Mem Write(MB/s) :  7335.15 --||-- NODE 1 Mem Write(MB/s) :  7194.21 --|
|-- NODE 0 P. Write (T/s):     132425 --||-- NODE 1 P. Write (T/s):     134250 --|
|-- NODE 0 Memory (MB/s):    16017.37 --||-- NODE 1 Memory (MB/s):    16049.80 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17537.81                --|
            |--                System Write Throughput(MB/s):      14529.36                --|
            |--               System Memory Throughput(MB/s):      32067.16                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 486c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      73 M      4836      17 M   185 M     82 M   372     813 K
 1      70 M        22 K    19 M   181 M     80 M     0     717 K
-----------------------------------------------------------------------
 *     143 M        27 K    36 M   366 M    163 M   372    1530 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.25        Core1: 36.69        
Core2: 80.70        Core3: 80.37        
Core4: 139.03        Core5: 122.05        
Core6: 58.54        Core7: 29.74        
Core8: 47.36        Core9: 74.63        
Core10: 96.90        Core11: 114.68        
Core12: 135.34        Core13: 103.51        
Core14: 31.96        Core15: 37.07        
Core16: 56.54        Core17: 60.76        
Core18: 127.85        Core19: 132.70        
Core20: 80.86        Core21: 53.84        
Core22: 31.45        Core23: 57.33        
Core24: 92.23        Core25: 131.42        
Core26: 124.05        Core27: 82.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.66
Socket1: 85.28
DDR read Latency(ns)
Socket0: 219.79
Socket1: 223.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.89        Core1: 41.72        
Core2: 78.53        Core3: 79.01        
Core4: 131.96        Core5: 113.42        
Core6: 69.36        Core7: 31.93        
Core8: 38.19        Core9: 73.11        
Core10: 91.72        Core11: 101.72        
Core12: 128.61        Core13: 76.20        
Core14: 32.66        Core15: 36.02        
Core16: 55.49        Core17: 59.06        
Core18: 129.05        Core19: 130.41        
Core20: 81.21        Core21: 51.00        
Core22: 32.06        Core23: 59.06        
Core24: 87.69        Core25: 127.91        
Core26: 126.80        Core27: 84.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.09
Socket1: 83.10
DDR read Latency(ns)
Socket0: 204.78
Socket1: 218.31
irq_total: 309794.491183501
cpu_total: 56.29
cpu_0: 68.26
cpu_1: 90.97
cpu_2: 21.45
cpu_3: 21.38
cpu_4: 99.34
cpu_5: 98.54
cpu_6: 4.65
cpu_7: 91.43
cpu_8: 93.82
cpu_9: 2.39
cpu_10: 13.48
cpu_11: 94.62
cpu_12: 100.00
cpu_13: 1.99
cpu_14: 91.04
cpu_15: 82.27
cpu_16: 8.63
cpu_17: 8.23
cpu_18: 100.00
cpu_19: 100.00
cpu_20: 16.60
cpu_21: 69.19
cpu_22: 73.57
cpu_23: 18.33
cpu_24: 1.59
cpu_25: 100.00
cpu_26: 96.95
cpu_27: 7.30
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4392697250
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4418163216
Total_tx_bytes_phy: 8810860466
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 512364
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 522640
Total_tx_packets: 1035004
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5079653089
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5289018060
Total_rx_bytes: 10368671149
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4387262470
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4412043173
Total_tx_bytes: 8799305643
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 622087
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 655940
Total_rx_packets_phy: 1278027
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 566167
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 585103
Total_tx_packets_phy: 1151270
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5113053903
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5324588794
Total_rx_bytes_phy: 10437642697
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 622094
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 655954
Total_rx_packets: 1278048


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.93        Core1: 39.90        
Core2: 80.22        Core3: 75.40        
Core4: 136.98        Core5: 120.34        
Core6: 88.65        Core7: 34.85        
Core8: 37.77        Core9: 90.28        
Core10: 94.52        Core11: 115.80        
Core12: 133.46        Core13: 88.66        
Core14: 35.32        Core15: 35.83        
Core16: 63.23        Core17: 58.48        
Core18: 125.99        Core19: 133.47        
Core20: 80.51        Core21: 51.93        
Core22: 34.98        Core23: 56.15        
Core24: 115.57        Core25: 130.69        
Core26: 122.04        Core27: 54.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.64
Socket1: 86.65
DDR read Latency(ns)
Socket0: 219.80
Socket1: 223.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.84        Core1: 33.19        
Core2: 78.79        Core3: 79.26        
Core4: 140.31        Core5: 123.20        
Core6: 86.85        Core7: 33.65        
Core8: 45.42        Core9: 71.29        
Core10: 89.10        Core11: 118.18        
Core12: 136.25        Core13: 97.83        
Core14: 32.97        Core15: 37.23        
Core16: 48.23        Core17: 62.09        
Core18: 127.45        Core19: 132.78        
Core20: 77.63        Core21: 51.28        
Core22: 31.80        Core23: 60.13        
Core24: 123.24        Core25: 131.40        
Core26: 123.64        Core27: 71.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.38
Socket1: 85.71
DDR read Latency(ns)
Socket0: 223.46
Socket1: 224.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 38.04        
Core2: 80.51        Core3: 76.91        
Core4: 134.29        Core5: 115.89        
Core6: 93.58        Core7: 32.59        
Core8: 44.11        Core9: 74.59        
Core10: 69.65        Core11: 108.17        
Core12: 130.62        Core13: 61.87        
Core14: 32.67        Core15: 36.64        
Core16: 56.69        Core17: 65.06        
Core18: 127.05        Core19: 133.21        
Core20: 83.16        Core21: 54.87        
Core22: 31.23        Core23: 60.73        
Core24: 119.59        Core25: 129.84        
Core26: 125.58        Core27: 77.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.07
Socket1: 84.52
DDR read Latency(ns)
Socket0: 213.01
Socket1: 223.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.40        Core1: 37.03        
Core2: 77.47        Core3: 78.64        
Core4: 133.84        Core5: 113.74        
Core6: 89.09        Core7: 35.86        
Core8: 37.55        Core9: 75.93        
Core10: 92.14        Core11: 107.96        
Core12: 130.37        Core13: 96.18        
Core14: 32.19        Core15: 36.46        
Core16: 59.08        Core17: 61.86        
Core18: 128.21        Core19: 132.77        
Core20: 76.20        Core21: 50.41        
Core22: 31.76        Core23: 55.04        
Core24: 169.65        Core25: 130.68        
Core26: 125.37        Core27: 70.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.87
Socket1: 84.23
DDR read Latency(ns)
Socket0: 211.37
Socket1: 222.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19140
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6018 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14450819134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14450833962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225434760; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225434760; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7225528934; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7225528934; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020296029; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6318654; Consumed Joules: 385.66; Watts: 64.08; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1610967; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14448571794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14448579654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224371658; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224371658; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224308820; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224308820; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020321096; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6586433; Consumed Joules: 402.00; Watts: 66.80; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1719854; Consumed DRAM Joules: 26.31; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4bf5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.08   0.82    1.20      18 M     30 M    0.40    0.47    0.03    0.05     4312     2902       17     62
   1    1     0.13   0.12   1.10    1.20      25 M     40 M    0.37    0.45    0.02    0.03     5992     3347      289     58
   2    0     0.09   0.49   0.18    0.64    3865 K   4997 K    0.23    0.29    0.00    0.01      224       77      119     61
   3    1     0.11   0.42   0.26    0.75    3797 K   5312 K    0.29    0.33    0.00    0.00        0       98       67     58
   4    0     0.03   0.02   1.20    1.20      64 M     72 M    0.12    0.18    0.22    0.24     2632     5151        0     61
   5    1     0.04   0.04   1.19    1.20      79 M     91 M    0.13    0.16    0.18    0.21     4312      253     7621     58
   6    0     0.04   0.98   0.04    0.74     762 K   1254 K    0.39    0.23    0.00    0.00       56       55       18     62
   7    1     0.12   0.11   1.09    1.20      25 M     40 M    0.37    0.46    0.02    0.03     4088     4051      203     57
   8    0     0.16   0.14   1.13    1.20      23 M     37 M    0.38    0.50    0.01    0.02     3024     2817        6     61
   9    1     0.02   0.75   0.02    0.66     710 K    990 K    0.28    0.14    0.00    0.01        0       26       13     59
  10    0     0.06   0.41   0.14    0.68    3049 K   4047 K    0.25    0.22    0.01    0.01        0       78       52     60
  11    1     0.04   0.03   1.13    1.20      83 M     95 M    0.12    0.15    0.22    0.25     4144        2     8597     56
  12    0     0.05   0.04   1.20    1.20      59 M     68 M    0.13    0.21    0.13    0.15     3136     5187      136     60
  13    1     0.01   0.60   0.01    0.65     416 K    558 K    0.26    0.13    0.01    0.01      112       89       10     57
  14    0     0.12   0.11   1.09    1.20      23 M     37 M    0.38    0.49    0.02    0.03     4984     2917       43     60
  15    1     0.12   0.12   1.00    1.20      21 M     36 M    0.41    0.44    0.02    0.03     3976     3565        7     57
  16    0     0.06   0.42   0.14    0.67    1317 K   2432 K    0.46    0.23    0.00    0.00       56       56        7     61
  17    1     0.04   0.48   0.08    0.62    1135 K   2516 K    0.55    0.16    0.00    0.01      280      163       93     58
  18    0     0.07   0.06   1.20    1.20      71 M     82 M    0.14    0.17    0.10    0.11     2800       59     5901     61
  19    1     0.06   0.05   1.20    1.20      62 M     71 M    0.13    0.19    0.11    0.13     3136     5590       35     58
  20    0     0.07   0.43   0.16    0.66    3144 K   4267 K    0.26    0.25    0.00    0.01       56      116       41     62
  21    1     0.05   0.06   0.84    1.20      23 M     33 M    0.30    0.39    0.04    0.06     3136     3531        8     58
  22    0     0.06   0.07   0.86    1.20      19 M     30 M    0.37    0.47    0.03    0.05     4984     3018       32     62
  23    1     0.10   0.37   0.27    0.76    2808 K   3947 K    0.29    0.32    0.00    0.00      224       44       52     59
  24    0     0.00   0.37   0.01    0.61     476 K    639 K    0.26    0.14    0.01    0.01        0       27        9     63
  25    1     0.06   0.05   1.20    1.20      61 M     71 M    0.14    0.20    0.10    0.12     2968     5642        0     58
  26    0     0.03   0.03   1.16    1.20      80 M     91 M    0.12    0.15    0.23    0.26     4760       41     8603     61
  27    1     0.04   0.36   0.10    0.68    1348 K   1912 K    0.30    0.12    0.00    0.01      168      185        4     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.67    1.13     371 M    468 M    0.21    0.30    0.04    0.05    31024    22501    14984     55
 SKT    1     0.07   0.10   0.68    1.14     395 M    498 M    0.21    0.28    0.04    0.05    32536    26586    16999     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.10   0.67    1.14     766 M    967 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  191 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.23 %

 C1 core residency: 25.22 %; C3 core residency: 1.23 %; C6 core residency: 14.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.30    37.23     327.88      20.89         378.54
 SKT   1    45.08    36.50     341.69      22.27         367.68
---------------------------------------------------------------------------------------------------------------
       *    89.39    73.74     669.57      43.16         372.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4db8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8835.00 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7198.85 --|
|-- Mem Ch  2: Reads (MB/s):  8708.33 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7283.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8708.33 --||-- NODE 1 Mem Read (MB/s) :  8835.00 --|
|-- NODE 0 Mem Write(MB/s) :  7283.23 --||-- NODE 1 Mem Write(MB/s) :  7198.85 --|
|-- NODE 0 P. Write (T/s):     131697 --||-- NODE 1 P. Write (T/s):     133211 --|
|-- NODE 0 Memory (MB/s):    15991.55 --||-- NODE 1 Memory (MB/s):    16033.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17543.33                --|
            |--                System Write Throughput(MB/s):      14482.07                --|
            |--               System Memory Throughput(MB/s):      32025.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ee7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      67 M        13 K    22 M   191 M     90 M     0     727 K
 1      68 M        19 K    23 M   188 M     86 M     0     650 K
-----------------------------------------------------------------------
 *     135 M        33 K    46 M   379 M    177 M     0    1378 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.70        Core1: 35.52        
Core2: 66.69        Core3: 85.22        
Core4: 132.76        Core5: 116.31        
Core6: 70.73        Core7: 29.28        
Core8: 40.33        Core9: 70.95        
Core10: 55.55        Core11: 122.15        
Core12: 131.38        Core13: 56.97        
Core14: 37.14        Core15: 34.23        
Core16: 63.63        Core17: 73.78        
Core18: 121.93        Core19: 130.43        
Core20: 45.45        Core21: 45.10        
Core22: 29.49        Core23: 56.13        
Core24: 129.04        Core25: 134.33        
Core26: 119.58        Core27: 65.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.64
Socket1: 84.76
DDR read Latency(ns)
Socket0: 218.76
Socket1: 221.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.36        Core1: 38.34        
Core2: 70.59        Core3: 79.91        
Core4: 132.38        Core5: 116.17        
Core6: 79.41        Core7: 30.76        
Core8: 39.92        Core9: 79.81        
Core10: 61.16        Core11: 121.32        
Core12: 130.59        Core13: 60.18        
Core14: 40.39        Core15: 34.35        
Core16: 64.53        Core17: 73.07        
Core18: 121.68        Core19: 130.24        
Core20: 42.39        Core21: 43.48        
Core22: 30.04        Core23: 55.48        
Core24: 124.44        Core25: 133.86        
Core26: 119.09        Core27: 60.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.39
Socket1: 84.88
DDR read Latency(ns)
Socket0: 218.94
Socket1: 222.87
irq_total: 296927.487857222
cpu_total: 55.66
cpu_0: 67.66
cpu_1: 92.43
cpu_2: 9.63
cpu_3: 21.12
cpu_4: 100.00
cpu_5: 96.02
cpu_6: 3.78
cpu_7: 84.06
cpu_8: 94.42
cpu_9: 1.99
cpu_10: 8.57
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 8.23
cpu_14: 88.38
cpu_15: 70.72
cpu_16: 16.07
cpu_17: 10.76
cpu_18: 100.00
cpu_19: 100.00
cpu_20: 3.92
cpu_21: 77.22
cpu_22: 71.31
cpu_23: 17.80
cpu_24: 1.86
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 12.35
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4970389985
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5208383303
Total_rx_bytes: 10178773288
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 515386
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 536852
Total_tx_packets: 1052238
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 603477
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 656547
Total_rx_packets: 1260024
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 565803
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 597000
Total_tx_packets_phy: 1162803
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5003257991
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5243092643
Total_rx_bytes_phy: 10246350634
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4366836907
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4564324696
Total_tx_bytes_phy: 8931161603
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4361605951
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4558331189
Total_tx_bytes: 8919937140
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 603469
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 656538
Total_rx_packets_phy: 1260007


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.20        Core1: 33.05        
Core2: 70.14        Core3: 80.40        
Core4: 131.19        Core5: 120.62        
Core6: 86.62        Core7: 40.61        
Core8: 28.74        Core9: 49.84        
Core10: 55.78        Core11: 122.81        
Core12: 129.72        Core13: 59.49        
Core14: 42.72        Core15: 34.31        
Core16: 64.39        Core17: 66.46        
Core18: 121.63        Core19: 132.19        
Core20: 44.87        Core21: 45.33        
Core22: 31.18        Core23: 54.17        
Core24: 104.30        Core25: 135.38        
Core26: 121.28        Core27: 63.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.84
Socket1: 87.33
DDR read Latency(ns)
Socket0: 220.70
Socket1: 223.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 39.25        
Core2: 66.52        Core3: 80.25        
Core4: 133.67        Core5: 117.53        
Core6: 79.39        Core7: 30.56        
Core8: 38.32        Core9: 68.80        
Core10: 46.74        Core11: 120.44        
Core12: 132.26        Core13: 60.45        
Core14: 41.33        Core15: 32.19        
Core16: 69.25        Core17: 74.21        
Core18: 120.86        Core19: 129.36        
Core20: 47.50        Core21: 41.75        
Core22: 31.17        Core23: 52.75        
Core24: 110.25        Core25: 133.92        
Core26: 119.35        Core27: 67.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.66
Socket1: 84.64
DDR read Latency(ns)
Socket0: 218.85
Socket1: 221.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 36.18        
Core2: 65.13        Core3: 82.38        
Core4: 131.09        Core5: 116.87        
Core6: 74.96        Core7: 31.09        
Core8: 32.11        Core9: 72.95        
Core10: 61.56        Core11: 120.80        
Core12: 129.44        Core13: 61.25        
Core14: 40.54        Core15: 33.78        
Core16: 61.43        Core17: 75.64        
Core18: 121.04        Core19: 130.08        
Core20: 38.73        Core21: 44.07        
Core22: 30.79        Core23: 48.71        
Core24: 127.64        Core25: 134.13        
Core26: 119.89        Core27: 63.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.00
Socket1: 85.11
DDR read Latency(ns)
Socket0: 218.51
Socket1: 222.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.71        Core1: 38.04        
Core2: 70.35        Core3: 82.83        
Core4: 130.73        Core5: 115.08        
Core6: 82.07        Core7: 29.99        
Core8: 38.75        Core9: 79.28        
Core10: 63.18        Core11: 120.96        
Core12: 130.28        Core13: 49.05        
Core14: 40.85        Core15: 33.93        
Core16: 61.95        Core17: 76.00        
Core18: 121.77        Core19: 130.57        
Core20: 42.69        Core21: 43.48        
Core22: 29.28        Core23: 53.15        
Core24: 96.81        Core25: 135.21        
Core26: 120.86        Core27: 65.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.24
Socket1: 84.58
DDR read Latency(ns)
Socket0: 216.86
Socket1: 221.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20807
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14446787842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14446810422; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7223413658; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7223413658; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7223498549; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7223498549; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017172683; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6306045; Consumed Joules: 384.89; Watts: 64.00; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1611084; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14439497822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14439522210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220644607; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220644607; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219780728; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219780728; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018423866; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6597642; Consumed Joules: 402.69; Watts: 66.96; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1716714; Consumed DRAM Joules: 26.27; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 527c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.08   0.82    1.20      18 M     31 M    0.41    0.49    0.03    0.05     6384     2996       22     62
   1    1     0.13   0.12   1.09    1.20      27 M     41 M    0.34    0.45    0.02    0.03     4984     3198       25     57
   2    0     0.06   0.51   0.12    0.68    1762 K   3367 K    0.48    0.23    0.00    0.01      224       55      142     61
   3    1     0.10   0.44   0.22    0.69    3757 K   5139 K    0.27    0.31    0.00    0.01        0       91       78     58
   4    0     0.06   0.05   1.20    1.20      62 M     71 M    0.13    0.20    0.10    0.11     3304     5221        1     61
   5    1     0.04   0.04   1.14    1.20      80 M     93 M    0.13    0.15    0.18    0.21     4256      290     8517     57
   6    0     0.03   0.82   0.04    0.81     845 K   1231 K    0.31    0.31    0.00    0.00      112       71       14     62
   7    1     0.09   0.09   1.00    1.20      24 M     38 M    0.37    0.45    0.03    0.04     5040     3445      179     56
   8    0     0.17   0.15   1.12    1.20      24 M     40 M    0.40    0.50    0.01    0.02     3752     2892       66     60
   9    1     0.00   0.34   0.01    0.60     435 K    720 K    0.40    0.11    0.01    0.02      112       11       18     58
  10    0     0.04   0.53   0.08    0.60    1114 K   2360 K    0.53    0.22    0.00    0.01      168       19        6     60
  11    1     0.06   0.05   1.20    1.20      79 M     91 M    0.13    0.17    0.12    0.14     3136       53     6758     56
  12    0     0.04   0.03   1.20    1.20      63 M     73 M    0.13    0.19    0.15    0.17     3192     5330      139     60
  13    1     0.04   0.49   0.07    0.61    1082 K   2517 K    0.57    0.19    0.00    0.01      336      185        8     56
  14    0     0.12   0.11   1.08    1.20      26 M     38 M    0.31    0.45    0.02    0.03     3360     2631      151     60
  15    1     0.06   0.07   0.84    1.20      19 M     30 M    0.37    0.46    0.03    0.05     4704     2970        3     56
  16    0     0.08   0.48   0.17    0.64    1704 K   3085 K    0.45    0.34    0.00    0.00        0       45        8     61
  17    1     0.05   0.43   0.12    0.68    2688 K   3925 K    0.32    0.12    0.01    0.01      392      175        6     57
  18    0     0.05   0.04   1.20    1.20      77 M     88 M    0.12    0.18    0.15    0.17     3136        8     6287     61
  19    1     0.06   0.05   1.20    1.20      62 M     72 M    0.14    0.20    0.11    0.13     2800     5565        1     57
  20    0     0.02   0.39   0.05    0.63     586 K   1583 K    0.63    0.11    0.00    0.01      112       57        4     62
  21    1     0.08   0.09   0.93    1.20      22 M     35 M    0.36    0.42    0.03    0.04     3752     2910       46     58
  22    0     0.06   0.07   0.86    1.20      20 M     31 M    0.36    0.46    0.03    0.05     3920     2938      347     63
  23    1     0.10   0.41   0.25    0.73    2983 K   4231 K    0.29    0.39    0.00    0.00        0       56       92     59
  24    0     0.01   0.64   0.01    0.68     400 K    507 K    0.21    0.19    0.00    0.01        0       19       11     63
  25    1     0.06   0.05   1.20    1.20      62 M     71 M    0.13    0.17    0.11    0.12     2240     6070       20     57
  26    0     0.07   0.06   1.20    1.20      76 M     87 M    0.13    0.19    0.10    0.11     3416       99     6830     61
  27    1     0.07   0.38   0.18    0.72    2287 K   3039 K    0.25    0.13    0.00    0.00      168      140        4     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.65    1.15     376 M    475 M    0.21    0.31    0.04    0.05    31080    22381    14028     55
 SKT    1     0.07   0.10   0.67    1.13     392 M    495 M    0.21    0.28    0.04    0.05    31920    25159    15755     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.10   0.66    1.14     768 M    970 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  189 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 58.28 %

 C1 core residency: 28.59 %; C3 core residency: 2.70 %; C6 core residency: 10.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   26%    26%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  105 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.45    37.18     328.81      20.98         370.75
 SKT   1    45.11    36.78     344.77      22.28         366.31
---------------------------------------------------------------------------------------------------------------
       *    89.57    73.97     673.58      43.26         368.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 543f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8508.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7397.37 --|
|-- Mem Ch  2: Reads (MB/s):  8737.12 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7271.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8737.12 --||-- NODE 1 Mem Read (MB/s) :  8508.09 --|
|-- NODE 0 Mem Write(MB/s) :  7271.79 --||-- NODE 1 Mem Write(MB/s) :  7397.37 --|
|-- NODE 0 P. Write (T/s):     133273 --||-- NODE 1 P. Write (T/s):     126216 --|
|-- NODE 0 Memory (MB/s):    16008.91 --||-- NODE 1 Memory (MB/s):    15905.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17245.21                --|
            |--                System Write Throughput(MB/s):      14669.16                --|
            |--               System Memory Throughput(MB/s):      31914.37                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5564
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      67 M        14 K    18 M   173 M     79 M   408     641 K
 1      67 M        16 K    17 M   185 M     84 M     0     650 K
-----------------------------------------------------------------------
 *     135 M        31 K    36 M   358 M    164 M   408    1292 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.74        Core1: 32.76        
Core2: 92.29        Core3: 81.38        
Core4: 130.59        Core5: 124.64        
Core6: 80.72        Core7: 48.19        
Core8: 28.17        Core9: 73.24        
Core10: 106.83        Core11: 122.75        
Core12: 133.83        Core13: 76.75        
Core14: 49.45        Core15: 34.46        
Core16: 62.28        Core17: 57.17        
Core18: 122.83        Core19: 135.54        
Core20: 46.29        Core21: 34.88        
Core22: 48.87        Core23: 52.41        
Core24: 75.73        Core25: 131.90        
Core26: 103.35        Core27: 86.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.28
Socket1: 86.73
DDR read Latency(ns)
Socket0: 220.86
Socket1: 213.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 34.94        
Core2: 87.91        Core3: 84.18        
Core4: 131.44        Core5: 126.32        
Core6: 80.38        Core7: 46.78        
Core8: 28.91        Core9: 67.61        
Core10: 97.42        Core11: 124.16        
Core12: 134.14        Core13: 80.25        
Core14: 50.30        Core15: 33.02        
Core16: 62.98        Core17: 73.27        
Core18: 121.72        Core19: 132.40        
Core20: 44.55        Core21: 32.33        
Core22: 47.16        Core23: 53.92        
Core24: 59.29        Core25: 129.59        
Core26: 99.97        Core27: 83.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.18
Socket1: 86.90
DDR read Latency(ns)
Socket0: 224.05
Socket1: 211.42
irq_total: 290440.210166932
cpu_total: 56.30
cpu_0: 71.18
cpu_1: 82.34
cpu_2: 3.85
cpu_3: 20.52
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 14.74
cpu_7: 77.76
cpu_8: 96.22
cpu_9: 10.82
cpu_10: 1.46
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 11.55
cpu_14: 81.47
cpu_15: 77.29
cpu_16: 21.38
cpu_17: 9.83
cpu_18: 99.87
cpu_19: 99.80
cpu_20: 3.32
cpu_21: 73.90
cpu_22: 75.17
cpu_23: 18.39
cpu_24: 17.80
cpu_25: 100.00
cpu_26: 87.85
cpu_27: 19.65
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 657074
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 623030
Total_rx_packets_phy: 1280104
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5269204336
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5095678947
Total_rx_bytes: 10364883283
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 657079
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 623050
Total_rx_packets: 1280129
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4305825337
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4530564350
Total_tx_bytes_phy: 8836389687
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5304313190
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5129509289
Total_rx_bytes_phy: 10433822479
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4300023788
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4524804080
Total_tx_bytes: 8824827868
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 565491
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 587029
Total_tx_packets_phy: 1152520
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 505012
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 527787
Total_tx_packets: 1032799


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.02        Core1: 39.33        
Core2: 92.15        Core3: 77.26        
Core4: 133.82        Core5: 124.67        
Core6: 82.39        Core7: 41.71        
Core8: 31.00        Core9: 67.59        
Core10: 101.09        Core11: 123.23        
Core12: 134.88        Core13: 77.39        
Core14: 48.79        Core15: 30.92        
Core16: 62.27        Core17: 68.31        
Core18: 122.46        Core19: 133.06        
Core20: 36.51        Core21: 33.90        
Core22: 48.35        Core23: 53.18        
Core24: 75.97        Core25: 130.77        
Core26: 107.44        Core27: 79.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.99
Socket1: 86.60
DDR read Latency(ns)
Socket0: 224.20
Socket1: 214.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 35.25        
Core2: 87.51        Core3: 78.84        
Core4: 132.77        Core5: 122.77        
Core6: 83.00        Core7: 42.49        
Core8: 30.51        Core9: 70.05        
Core10: 49.07        Core11: 124.05        
Core12: 134.28        Core13: 76.47        
Core14: 51.64        Core15: 28.66        
Core16: 62.76        Core17: 71.46        
Core18: 119.64        Core19: 129.15        
Core20: 44.56        Core21: 31.29        
Core22: 50.05        Core23: 51.02        
Core24: 71.93        Core25: 125.77        
Core26: 91.50        Core27: 80.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.16
Socket1: 84.35
DDR read Latency(ns)
Socket0: 223.98
Socket1: 205.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.06        Core1: 34.26        
Core2: 90.12        Core3: 82.89        
Core4: 132.21        Core5: 124.64        
Core6: 82.76        Core7: 43.47        
Core8: 31.21        Core9: 68.48        
Core10: 100.79        Core11: 122.79        
Core12: 134.01        Core13: 59.84        
Core14: 45.99        Core15: 34.46        
Core16: 64.28        Core17: 70.21        
Core18: 124.12        Core19: 136.79        
Core20: 52.60        Core21: 34.77        
Core22: 46.37        Core23: 54.77        
Core24: 75.22        Core25: 132.39        
Core26: 111.07        Core27: 82.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.14
Socket1: 86.28
DDR read Latency(ns)
Socket0: 222.32
Socket1: 218.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 36.57        
Core2: 90.86        Core3: 83.67        
Core4: 133.63        Core5: 123.60        
Core6: 79.00        Core7: 40.46        
Core8: 31.44        Core9: 68.89        
Core10: 83.24        Core11: 122.94        
Core12: 134.19        Core13: 77.72        
Core14: 51.63        Core15: 31.59        
Core16: 53.82        Core17: 71.97        
Core18: 122.48        Core19: 133.08        
Core20: 46.21        Core21: 34.58        
Core22: 45.96        Core23: 57.68        
Core24: 73.28        Core25: 130.02        
Core26: 99.68        Core27: 83.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.20
Socket1: 85.50
DDR read Latency(ns)
Socket0: 222.67
Socket1: 211.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22478
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14471160302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14471178718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7235595163; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7235595163; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7235693266; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7235693266; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014516446; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6314404; Consumed Joules: 385.40; Watts: 64.11; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1611156; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14434616578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434630618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217402833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217402833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217328164; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217328164; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014513014; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6640458; Consumed Joules: 405.30; Watts: 67.42; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1718031; Consumed DRAM Joules: 26.29; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58f0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.07   0.85    1.20      20 M     32 M    0.36    0.46    0.03    0.05     4368     3638       13     62
   1    1     0.10   0.10   0.99    1.20      22 M     35 M    0.35    0.47    0.02    0.03     4424     2768       25     58
   2    0     0.02   0.37   0.04    0.70     998 K   1598 K    0.38    0.22    0.01    0.01        0       49       10     61
   3    1     0.08   0.43   0.19    0.66    3353 K   4398 K    0.24    0.30    0.00    0.01      280      125       72     58
   4    0     0.06   0.05   1.20    1.20      60 M     69 M    0.13    0.23    0.10    0.11     2632     5027        5     61
   5    1     0.08   0.07   1.20    1.20      72 M     85 M    0.16    0.17    0.09    0.10     3808      221     6603     57
   6    0     0.07   0.53   0.13    0.68    3417 K   4745 K    0.28    0.13    0.00    0.01      168       77       52     61
   7    1     0.08   0.08   0.94    1.20      24 M     35 M    0.32    0.42    0.03    0.05     3920     2721      112     57
   8    0     0.16   0.14   1.15    1.20      21 M     38 M    0.45    0.52    0.01    0.02     6160     3518       46     60
   9    1     0.04   0.42   0.10    0.64    2661 K   4316 K    0.38    0.17    0.01    0.01        0       46       37     58
  10    0     0.02   0.69   0.03    0.79     680 K    977 K    0.30    0.33    0.00    0.00        0       42       10     61
  11    1     0.03   0.03   1.20    1.20      84 M     96 M    0.12    0.15    0.24    0.27     4144        1     8026     56
  12    0     0.04   0.03   1.20    1.20      62 M     71 M    0.13    0.20    0.14    0.17     3136     5120       90     61
  13    1     0.05   0.47   0.11    0.67    3205 K   4623 K    0.31    0.17    0.01    0.01      448      274       12     56
  14    0     0.08   0.08   0.99    1.20      26 M     37 M    0.28    0.41    0.03    0.04     3752     3129       45     61
  15    1     0.09   0.10   0.92    1.20      19 M     34 M    0.43    0.46    0.02    0.04     5320     2532       82     56
  16    0     0.10   0.47   0.21    0.67    3512 K   5579 K    0.37    0.29    0.00    0.01        0      123       27     61
  17    1     0.05   0.48   0.11    0.67    1401 K   2456 K    0.43    0.31    0.00    0.00      112      160        8     58
  18    0     0.06   0.05   1.20    1.20      78 M     90 M    0.13    0.16    0.12    0.13     4424       29     7215     61
  19    1     0.03   0.02   1.20    1.20      68 M     77 M    0.11    0.17    0.23    0.26     2688     5538        1     58
  20    0     0.03   0.37   0.08    0.74     631 K   1481 K    0.57    0.10    0.00    0.00       56       57        6     62
  21    1     0.07   0.09   0.87    1.20      18 M     31 M    0.42    0.48    0.02    0.04     4144     2857        7     57
  22    0     0.05   0.06   0.91    1.20      23 M     33 M    0.29    0.39    0.04    0.06     3808     3117       23     62
  23    1     0.10   0.37   0.28    0.76    2672 K   3883 K    0.31    0.35    0.00    0.00        0       36       82     59
  24    0     0.08   0.54   0.14    0.62    3227 K   4287 K    0.25    0.30    0.00    0.01        0       27       33     62
  25    1     0.07   0.06   1.20    1.20      61 M     71 M    0.15    0.21    0.08    0.10     2072     5336        2     58
  26    0     0.05   0.04   1.07    1.20      90 M    101 M    0.12    0.17    0.19    0.22     3248       24    11779     61
  27    1     0.07   0.41   0.18    0.65    4187 K   5064 K    0.17    0.25    0.01    0.01      112      199        4     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.09   0.66    1.14     395 M    492 M    0.20    0.29    0.04    0.05    31752    23977    19354     55
 SKT    1     0.07   0.10   0.68    1.11     389 M    493 M    0.21    0.28    0.04    0.05    31472    22814    15073     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.10   0.67    1.13     784 M    985 M    0.20    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  193 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.20 %

 C1 core residency: 29.22 %; C3 core residency: 3.19 %; C6 core residency: 8.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   28%    28%   
 SKT    1       26 G     26 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  109 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.31    37.84     335.02      21.37         347.85
 SKT   1    44.42    38.35     353.14      22.69         370.53
---------------------------------------------------------------------------------------------------------------
       *    89.73    76.19     688.16      44.06         359.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ab1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8986.25 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7078.53 --|
|-- Mem Ch  2: Reads (MB/s):  8948.93 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7142.08 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8948.93 --||-- NODE 1 Mem Read (MB/s) :  8986.25 --|
|-- NODE 0 Mem Write(MB/s) :  7142.08 --||-- NODE 1 Mem Write(MB/s) :  7078.53 --|
|-- NODE 0 P. Write (T/s):     125502 --||-- NODE 1 P. Write (T/s):     122086 --|
|-- NODE 0 Memory (MB/s):    16091.01 --||-- NODE 1 Memory (MB/s):    16064.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17935.18                --|
            |--                System Write Throughput(MB/s):      14220.61                --|
            |--               System Memory Throughput(MB/s):      32155.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5be9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      74 M        46 K    17 M   191 M     86 M     0     610 K
 1      73 M        58 K    21 M   196 M     82 M    12     662 K
-----------------------------------------------------------------------
 *     147 M       104 K    38 M   387 M    168 M    12    1272 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 37.55        
Core2: 87.21        Core3: 75.89        
Core4: 123.92        Core5: 123.42        
Core6: 77.81        Core7: 46.16        
Core8: 27.06        Core9: 64.42        
Core10: 80.59        Core11: 122.51        
Core12: 120.83        Core13: 89.89        
Core14: 69.35        Core15: 28.77        
Core16: 55.27        Core17: 66.00        
Core18: 122.36        Core19: 131.12        
Core20: 54.03        Core21: 28.37        
Core22: 26.60        Core23: 58.08        
Core24: 85.07        Core25: 131.39        
Core26: 121.69        Core27: 74.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.79
Socket1: 82.16
DDR read Latency(ns)
Socket0: 219.59
Socket1: 224.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 38.47        
Core2: 84.72        Core3: 60.32        
Core4: 123.04        Core5: 123.47        
Core6: 77.27        Core7: 47.07        
Core8: 26.66        Core9: 64.79        
Core10: 80.56        Core11: 123.09        
Core12: 120.07        Core13: 82.96        
Core14: 69.60        Core15: 27.99        
Core16: 63.89        Core17: 61.69        
Core18: 122.20        Core19: 130.80        
Core20: 53.36        Core21: 29.15        
Core22: 26.31        Core23: 58.81        
Core24: 80.33        Core25: 131.22        
Core26: 121.51        Core27: 84.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.50
Socket1: 82.47
DDR read Latency(ns)
Socket0: 220.34
Socket1: 225.75
irq_total: 258884.7311708
cpu_total: 56.55
cpu_0: 70.80
cpu_1: 93.90
cpu_2: 3.25
cpu_3: 15.00
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 4.31
cpu_7: 79.89
cpu_8: 79.23
cpu_9: 49.50
cpu_10: 1.79
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.46
cpu_14: 100.00
cpu_15: 74.12
cpu_16: 19.18
cpu_17: 8.89
cpu_18: 100.00
cpu_19: 99.80
cpu_20: 11.48
cpu_21: 75.51
cpu_22: 70.01
cpu_23: 14.66
cpu_24: 1.53
cpu_25: 100.00
cpu_26: 99.54
cpu_27: 9.62
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 540674
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 543889
Total_tx_packets: 1084563
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 590383
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 600159
Total_tx_packets_phy: 1190542
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4642731670
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4646729099
Total_tx_bytes: 9289460769
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4648089610
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4652572542
Total_tx_bytes_phy: 9300662152
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4816381960
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5226999681
Total_rx_bytes: 10043381641
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4841038244
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5255237227
Total_rx_bytes_phy: 10096275471
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 599392
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 641666
Total_rx_packets_phy: 1241058
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 599383
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 641659
Total_rx_packets: 1241042


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.95        Core1: 37.61        
Core2: 75.40        Core3: 70.47        
Core4: 122.94        Core5: 122.95        
Core6: 77.94        Core7: 45.08        
Core8: 26.44        Core9: 64.54        
Core10: 78.04        Core11: 122.39        
Core12: 119.98        Core13: 101.97        
Core14: 68.16        Core15: 28.74        
Core16: 66.20        Core17: 62.23        
Core18: 122.38        Core19: 130.65        
Core20: 56.05        Core21: 28.59        
Core22: 26.63        Core23: 55.80        
Core24: 88.61        Core25: 131.47        
Core26: 121.63        Core27: 68.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.22
Socket1: 82.26
DDR read Latency(ns)
Socket0: 218.59
Socket1: 224.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.68        Core1: 38.02        
Core2: 86.57        Core3: 74.27        
Core4: 123.84        Core5: 123.67        
Core6: 46.89        Core7: 46.41        
Core8: 26.62        Core9: 65.23        
Core10: 83.69        Core11: 123.26        
Core12: 120.78        Core13: 90.47        
Core14: 69.89        Core15: 28.48        
Core16: 66.55        Core17: 64.72        
Core18: 122.13        Core19: 128.58        
Core20: 54.98        Core21: 27.91        
Core22: 26.68        Core23: 59.31        
Core24: 86.48        Core25: 131.00        
Core26: 121.32        Core27: 79.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.53
Socket1: 82.22
DDR read Latency(ns)
Socket0: 220.73
Socket1: 225.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 41.71        
Core2: 83.61        Core3: 58.82        
Core4: 122.34        Core5: 122.83        
Core6: 75.65        Core7: 41.94        
Core8: 24.63        Core9: 63.63        
Core10: 92.87        Core11: 122.17        
Core12: 119.86        Core13: 94.43        
Core14: 66.96        Core15: 28.27        
Core16: 63.69        Core17: 61.74        
Core18: 121.41        Core19: 129.98        
Core20: 56.06        Core21: 28.20        
Core22: 27.45        Core23: 60.00        
Core24: 90.24        Core25: 131.07        
Core26: 120.73        Core27: 71.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.12
Socket1: 82.12
DDR read Latency(ns)
Socket0: 215.98
Socket1: 221.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.54        Core1: 38.67        
Core2: 87.43        Core3: 75.82        
Core4: 122.76        Core5: 122.95        
Core6: 71.05        Core7: 45.16        
Core8: 25.60        Core9: 65.14        
Core10: 86.70        Core11: 122.25        
Core12: 120.09        Core13: 92.09        
Core14: 68.18        Core15: 27.87        
Core16: 55.06        Core17: 59.58        
Core18: 122.19        Core19: 130.96        
Core20: 54.40        Core21: 28.88        
Core22: 26.47        Core23: 57.89        
Core24: 80.81        Core25: 132.25        
Core26: 121.29        Core27: 73.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.62
Socket1: 82.23
DDR read Latency(ns)
Socket0: 213.75
Socket1: 219.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24144
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14470337410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14470360394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7235184227; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7235184227; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7235293877; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7235293877; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014145674; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6232017; Consumed Joules: 380.37; Watts: 63.26; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1597399; Consumed DRAM Joules: 24.44; DRAM Watts: 4.06
S1P0; QPIClocks: 14433725942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14433736326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216944742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216944742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216882455; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216882455; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014134593; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6682831; Consumed Joules: 407.89; Watts: 67.83; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1705995; Consumed DRAM Joules: 26.10; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f77
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.15   0.84    1.20      18 M     32 M    0.42    0.47    0.01    0.03     4592     1915       14     63
   1    1     0.15   0.13   1.13    1.20      25 M     41 M    0.37    0.46    0.02    0.03     5320     1927       77     57
   2    0     0.01   0.33   0.02    0.60     914 K   1447 K    0.37    0.10    0.01    0.02        0       20       12     61
   3    1     0.09   0.42   0.21    0.73    3923 K   4837 K    0.19    0.24    0.00    0.01       56       68       77     58
   4    0     0.04   0.03   1.20    1.20      76 M     86 M    0.12    0.17    0.21    0.24     4536     6301        0     61
   5    1     0.06   0.05   1.20    1.20      81 M     92 M    0.13    0.13    0.13    0.15     2464      239     3897     56
   6    0     0.03   1.04   0.03    0.72     800 K   1118 K    0.28    0.25    0.00    0.00      112       52       23     62
   7    1     0.09   0.09   0.97    1.20      25 M     37 M    0.32    0.41    0.03    0.04     4480     1763      119     56
   8    0     0.14   0.14   0.95    1.20      19 M     35 M    0.46    0.54    0.01    0.03     4872     2238       60     61
   9    1     0.20   0.35   0.56    1.09      19 M     22 M    0.15    0.11    0.01    0.01      392      705       12     56
  10    0     0.00   0.42   0.01    0.60     330 K    474 K    0.30    0.15    0.01    0.01        0       15        4     61
  11    1     0.10   0.08   1.20    1.20      75 M     87 M    0.14    0.15    0.08    0.09     1680       42     3257     56
  12    0     0.05   0.04   1.20    1.20      72 M     83 M    0.13    0.19    0.15    0.17     5040     5813      129     61
  13    1     0.01   0.48   0.02    0.79     625 K    883 K    0.29    0.32    0.01    0.01      112       67        8     57
  14    0     0.25   0.21   1.20    1.20      42 M     52 M    0.20    0.30    0.02    0.02     3024     2281      263     61
  15    1     0.08   0.09   0.90    1.20      20 M     34 M    0.41    0.49    0.03    0.04     4536     2021        3     56
  16    0     0.09   0.45   0.21    0.69    3157 K   4484 K    0.30    0.29    0.00    0.00      168       56       38     62
  17    1     0.05   0.50   0.10    0.68    1311 K   2744 K    0.52    0.24    0.00    0.01      224      162       62     57
  18    0     0.10   0.08   1.20    1.20      76 M     87 M    0.13    0.15    0.08    0.09     1624       65     2607     61
  19    1     0.07   0.05   1.20    1.20      63 M     73 M    0.13    0.19    0.10    0.11     4256     6238        5     58
  20    0     0.06   0.53   0.11    0.64    1548 K   2900 K    0.47    0.35    0.00    0.00        0       43        8     62
  21    1     0.09   0.09   0.92    1.20      20 M     34 M    0.42    0.49    0.02    0.04     4536     2106        6     58
  22    0     0.08   0.09   0.83    1.20      21 M     33 M    0.37    0.49    0.03    0.04     4536     2242       30     62
  23    1     0.09   0.36   0.26    0.77    2152 K   3233 K    0.33    0.31    0.00    0.00      224      140       16     59
  24    0     0.01   0.52   0.02    0.78     601 K    836 K    0.28    0.34    0.00    0.01        0       32        8     62
  25    1     0.06   0.05   1.20    1.20      62 M     72 M    0.14    0.18    0.10    0.12     2968     5442       59     58
  26    0     0.07   0.05   1.20    1.20      86 M     97 M    0.11    0.12    0.13    0.15     2464       23     3793     60
  27    1     0.03   0.32   0.11    0.69    1655 K   2053 K    0.19    0.10    0.00    0.01      280      113        3     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.12   0.65    1.16     420 M    521 M    0.19    0.27    0.04    0.05    30968    21096     6989     55
 SKT    1     0.08   0.12   0.71    1.14     403 M    510 M    0.21    0.28    0.03    0.04    31528    21033     7601     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.12   0.68    1.15     824 M   1032 M    0.20    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  191 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.04 %

 C1 core residency: 24.29 %; C3 core residency: 1.34 %; C6 core residency: 15.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       26 G     26 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  102 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.06    35.93     320.81      20.47         366.56
 SKT   1    45.35    35.63     344.46      21.91         375.72
---------------------------------------------------------------------------------------------------------------
       *    90.41    71.57     665.27      42.38         370.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 613b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8768.35 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7274.54 --|
|-- Mem Ch  2: Reads (MB/s):  8785.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7188.67 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8785.74 --||-- NODE 1 Mem Read (MB/s) :  8768.35 --|
|-- NODE 0 Mem Write(MB/s) :  7188.67 --||-- NODE 1 Mem Write(MB/s) :  7274.54 --|
|-- NODE 0 P. Write (T/s):     122394 --||-- NODE 1 P. Write (T/s):     130756 --|
|-- NODE 0 Memory (MB/s):    15974.41 --||-- NODE 1 Memory (MB/s):    16042.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17554.09                --|
            |--                System Write Throughput(MB/s):      14463.21                --|
            |--               System Memory Throughput(MB/s):      32017.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6273
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      75 M        43 K    18 M   188 M     83 M     0     814 K
 1      67 M        26 K    16 M   183 M     86 M    12     658 K
-----------------------------------------------------------------------
 *     142 M        70 K    34 M   371 M    170 M    12    1473 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 33.70        
Core2: 81.66        Core3: 88.38        
Core4: 135.30        Core5: 126.78        
Core6: 85.37        Core7: 51.08        
Core8: 36.45        Core9: 96.74        
Core10: 81.16        Core11: 125.59        
Core12: 130.20        Core13: 79.01        
Core14: 37.57        Core15: 47.64        
Core16: 66.79        Core17: 94.76        
Core18: 121.33        Core19: 137.83        
Core20: 52.34        Core21: 37.74        
Core22: 49.78        Core23: 62.48        
Core24: 37.44        Core25: 136.84        
Core26: 112.36        Core27: 75.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.61
Socket1: 92.78
DDR read Latency(ns)
Socket0: 220.80
Socket1: 218.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.84        Core1: 31.06        
Core2: 76.64        Core3: 84.07        
Core4: 137.82        Core5: 125.75        
Core6: 97.71        Core7: 57.00        
Core8: 34.06        Core9: 100.39        
Core10: 77.34        Core11: 123.90        
Core12: 132.42        Core13: 86.17        
Core14: 37.72        Core15: 49.10        
Core16: 65.96        Core17: 110.54        
Core18: 123.66        Core19: 140.33        
Core20: 43.23        Core21: 40.11        
Core22: 50.85        Core23: 59.28        
Core24: 36.97        Core25: 137.97        
Core26: 117.10        Core27: 76.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.23
Socket1: 93.30
DDR read Latency(ns)
Socket0: 223.36
Socket1: 223.94
irq_total: 266672.823548607
cpu_total: 57.61
cpu_0: 71.91
cpu_1: 89.38
cpu_2: 12.62
cpu_3: 21.05
cpu_4: 100.00
cpu_5: 100.00
cpu_6: 3.52
cpu_7: 85.33
cpu_8: 96.55
cpu_9: 13.68
cpu_10: 2.66
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 1.33
cpu_14: 82.67
cpu_15: 88.45
cpu_16: 15.74
cpu_17: 1.33
cpu_18: 98.21
cpu_19: 100.00
cpu_20: 3.65
cpu_21: 75.37
cpu_22: 82.34
cpu_23: 24.17
cpu_24: 28.82
cpu_25: 100.00
cpu_26: 94.62
cpu_27: 20.05
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 630225
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 625568
Total_rx_packets: 1255793
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 630232
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 625580
Total_rx_packets_phy: 1255812
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 492700
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 536917
Total_tx_packets: 1029617
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4197063749
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4647803529
Total_tx_bytes: 8844867278
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4202903384
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4653499863
Total_tx_bytes_phy: 8856403247
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5163115946
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4985791566
Total_rx_bytes: 10148907512
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 552774
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 591240
Total_tx_packets_phy: 1144014
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5197324287
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5014373600
Total_rx_bytes_phy: 10211697887


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.10        Core1: 29.29        
Core2: 82.55        Core3: 68.34        
Core4: 137.25        Core5: 125.10        
Core6: 86.33        Core7: 59.67        
Core8: 33.95        Core9: 89.50        
Core10: 75.71        Core11: 122.89        
Core12: 131.94        Core13: 89.90        
Core14: 36.71        Core15: 53.36        
Core16: 64.74        Core17: 124.89        
Core18: 125.46        Core19: 144.08        
Core20: 47.93        Core21: 41.22        
Core22: 49.77        Core23: 57.97        
Core24: 38.53        Core25: 142.44        
Core26: 123.68        Core27: 74.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.10
Socket1: 93.70
DDR read Latency(ns)
Socket0: 222.88
Socket1: 229.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.80        Core1: 31.07        
Core2: 78.48        Core3: 85.67        
Core4: 135.93        Core5: 124.94        
Core6: 52.11        Core7: 57.96        
Core8: 27.45        Core9: 96.95        
Core10: 83.34        Core11: 122.96        
Core12: 130.52        Core13: 89.30        
Core14: 36.22        Core15: 52.63        
Core16: 64.47        Core17: 101.80        
Core18: 122.57        Core19: 141.11        
Core20: 38.89        Core21: 39.46        
Core22: 50.97        Core23: 61.09        
Core24: 37.90        Core25: 139.38        
Core26: 116.73        Core27: 75.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.01
Socket1: 93.66
DDR read Latency(ns)
Socket0: 221.95
Socket1: 223.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.37        Core1: 30.72        
Core2: 83.26        Core3: 87.12        
Core4: 136.96        Core5: 126.20        
Core6: 82.49        Core7: 56.39        
Core8: 34.17        Core9: 93.93        
Core10: 82.82        Core11: 124.17        
Core12: 131.14        Core13: 101.20        
Core14: 36.25        Core15: 48.37        
Core16: 67.94        Core17: 116.44        
Core18: 120.50        Core19: 139.86        
Core20: 43.24        Core21: 40.31        
Core22: 49.88        Core23: 60.11        
Core24: 36.41        Core25: 138.40        
Core26: 114.29        Core27: 75.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.24
Socket1: 93.05
DDR read Latency(ns)
Socket0: 222.47
Socket1: 220.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.97        Core1: 28.63        
Core2: 83.96        Core3: 70.21        
Core4: 136.03        Core5: 129.10        
Core6: 85.64        Core7: 59.46        
Core8: 33.91        Core9: 95.81        
Core10: 84.98        Core11: 126.98        
Core12: 130.18        Core13: 117.96        
Core14: 38.08        Core15: 46.55        
Core16: 65.02        Core17: 89.03        
Core18: 116.93        Core19: 137.89        
Core20: 44.11        Core21: 42.53        
Core22: 49.96        Core23: 56.56        
Core24: 36.37        Core25: 136.83        
Core26: 113.68        Core27: 79.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.09
Socket1: 93.20
DDR read Latency(ns)
Socket0: 222.22
Socket1: 216.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25799
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435189534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435204870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217596590; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217596590; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217703298; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217703298; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013933205; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6366189; Consumed Joules: 388.56; Watts: 64.62; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1607489; Consumed DRAM Joules: 24.59; DRAM Watts: 4.09
S1P0; QPIClocks: 14433361970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14433374798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216759356; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216759356; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216703416; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216703416; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014016262; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6568419; Consumed Joules: 400.90; Watts: 66.67; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1710992; Consumed DRAM Joules: 26.18; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65fc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.09   0.86    1.20      18 M     33 M    0.45    0.51    0.02    0.04     4872     3330       34     62
   1    1     0.10   0.10   1.08    1.20      23 M     38 M    0.38    0.48    0.02    0.03     5040     3507       18     57
   2    0     0.05   0.43   0.11    0.61    3137 K   4199 K    0.25    0.20    0.01    0.01      168       35       29     61
   3    1     0.09   0.44   0.20    0.68    4578 K   5200 K    0.12    0.27    0.00    0.01      168      111       82     58
   4    0     0.10   0.08   1.20    1.20      58 M     67 M    0.13    0.15    0.06    0.07     1904     2748       15     61
   5    1     0.04   0.04   1.20    1.20      80 M     92 M    0.13    0.16    0.18    0.21     3920      222     7248     57
   6    0     0.03   0.92   0.04    0.71     871 K   1292 K    0.33    0.22    0.00    0.00      112       47       20     62
   7    1     0.09   0.09   1.03    1.20      27 M     38 M    0.29    0.37    0.03    0.04     3528     2644      119     57
   8    0     0.17   0.15   1.16    1.20      24 M     42 M    0.43    0.52    0.01    0.02     4368     3425       77     60
   9    1     0.05   0.42   0.11    0.61    3151 K   4093 K    0.23    0.13    0.01    0.01       56      208        3     57
  10    0     0.01   0.37   0.02    0.60     624 K    853 K    0.27    0.15    0.01    0.01       56       28       11     61
  11    1     0.03   0.03   1.20    1.20      85 M     97 M    0.12    0.15    0.24    0.27     4760        2     8052     56
  12    0     0.05   0.04   1.20    1.20      64 M     74 M    0.14    0.17    0.12    0.14     2184     3407       83     60
  13    1     0.00   0.36   0.01    0.60     388 K    533 K    0.27    0.12    0.01    0.01      392       33        5     56
  14    0     0.10   0.10   0.99    1.20      23 M     37 M    0.35    0.47    0.02    0.04     4312     2807       70     61
  15    1     0.12   0.11   1.06    1.20      25 M     38 M    0.34    0.39    0.02    0.03     3752     2951        4     56
  16    0     0.10   0.48   0.21    0.71    2054 K   3729 K    0.45    0.34    0.00    0.00      112      110       11     61
  17    1     0.00   0.30   0.01    0.62     500 K    705 K    0.29    0.12    0.01    0.02        0       44        8     58
  18    0     0.04   0.03   1.17    1.20      77 M     88 M    0.13    0.16    0.19    0.22     5712        5     8181     61
  19    1     0.03   0.02   1.20    1.20      60 M     67 M    0.12    0.17    0.22    0.25     3528     6083        1     57
  20    0     0.02   0.35   0.06    0.64     599 K   1468 K    0.59    0.10    0.00    0.01      112       56        7     61
  21    1     0.06   0.07   0.91    1.20      21 M     33 M    0.35    0.43    0.04    0.05     4144     3164        5     57
  22    0     0.09   0.10   0.98    1.20      26 M     38 M    0.32    0.39    0.03    0.04     3192     2814       46     61
  23    1     0.12   0.41   0.29    0.74    3387 K   5105 K    0.34    0.44    0.00    0.00      112       49      323     59
  24    0     0.13   0.67   0.19    0.62    4674 K   9998 K    0.53    0.20    0.00    0.01        0      137       11     62
  25    1     0.05   0.04   1.20    1.20      58 M     67 M    0.13    0.20    0.12    0.14     2968     4625        3     57
  26    0     0.04   0.03   1.12    1.20      81 M     93 M    0.12    0.15    0.22    0.25     3808       17     8722     61
  27    1     0.08   0.43   0.19    0.68    4502 K   5805 K    0.22    0.31    0.01    0.01      168      170       36     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.11   0.66    1.14     387 M    497 M    0.22    0.29    0.04    0.05    30912    18966    17317     55
 SKT    1     0.06   0.09   0.69    1.13     398 M    495 M    0.19    0.27    0.04    0.05    32536    23813    15907     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.10   0.68    1.13     786 M    992 M    0.21    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  197 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 59.89 %

 C1 core residency: 25.35 %; C3 core residency: 2.15 %; C6 core residency: 12.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       27 G     27 G   |   27%    27%   
 SKT    1       26 G     26 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.98    37.62     339.34      21.42         371.45
 SKT   1    45.65    38.05     351.14      22.85         379.35
---------------------------------------------------------------------------------------------------------------
       *    91.62    75.67     690.48      44.27         375.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67be
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7679.65 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7903.79 --|
|-- Mem Ch  2: Reads (MB/s):  8781.41 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7256.00 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8781.41 --||-- NODE 1 Mem Read (MB/s) :  7679.65 --|
|-- NODE 0 Mem Write(MB/s) :  7256.00 --||-- NODE 1 Mem Write(MB/s) :  7903.79 --|
|-- NODE 0 P. Write (T/s):     133781 --||-- NODE 1 P. Write (T/s):     113793 --|
|-- NODE 0 Memory (MB/s):    16037.41 --||-- NODE 1 Memory (MB/s):    15583.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16461.06                --|
            |--                System Write Throughput(MB/s):      15159.79                --|
            |--               System Memory Throughput(MB/s):      31620.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68e6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      76 M        11 K    32 M   183 M     82 M     0     810 K
 1      72 M        17 K    25 M   203 M     96 M    12     735 K
-----------------------------------------------------------------------
 *     149 M        29 K    57 M   387 M    178 M    12    1546 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.51        Core1: 25.95        
Core2: 67.51        Core3: 64.88        
Core4: 136.72        Core5: 122.23        
Core6: 83.50        Core7: 34.06        
Core8: 34.64        Core9: 71.06        
Core10: 43.88        Core11: 124.46        
Core12: 131.94        Core13: 88.70        
Core14: 34.90        Core15: 23.54        
Core16: 58.02        Core17: 72.76        
Core18: 100.23        Core19: 94.96        
Core20: 82.18        Core21: 23.43        
Core22: 53.68        Core23: 37.14        
Core24: 81.37        Core25: 31.63        
Core26: 90.25        Core27: 62.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.83
Socket1: 63.65
DDR read Latency(ns)
Socket0: 223.10
Socket1: 176.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.26        Core1: 23.02        
Core2: 63.49        Core3: 60.10        
Core4: 136.81        Core5: 122.75        
Core6: 80.84        Core7: 35.28        
Core8: 33.76        Core9: 64.94        
Core10: 88.39        Core11: 126.79        
Core12: 130.82        Core13: 90.91        
Core14: 34.57        Core15: 22.20        
Core16: 61.48        Core17: 73.88        
Core18: 93.22        Core19: 85.83        
Core20: 63.76        Core21: 22.01        
Core22: 50.53        Core23: 35.14        
Core24: 79.61        Core25: 18.76        
Core26: 86.97        Core27: 68.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.44
Socket1: 60.39
DDR read Latency(ns)
Socket0: 226.54
Socket1: 169.24
irq_total: 325781.66577691
cpu_total: 52.59
cpu_0: 77.16
cpu_1: 86.12
cpu_2: 11.89
cpu_3: 14.94
cpu_4: 100.00
cpu_5: 99.87
cpu_6: 3.78
cpu_7: 75.10
cpu_8: 91.70
cpu_9: 20.78
cpu_10: 2.86
cpu_11: 99.80
cpu_12: 99.93
cpu_13: 1.39
cpu_14: 81.14
cpu_15: 57.04
cpu_16: 7.70
cpu_17: 1.73
cpu_18: 95.55
cpu_19: 86.92
cpu_20: 18.53
cpu_21: 59.30
cpu_22: 80.28
cpu_23: 38.98
cpu_24: 10.96
cpu_25: 45.35
cpu_26: 95.22
cpu_27: 8.83
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 557204
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 542753
Total_tx_packets: 1099957
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 700835
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 642092
Total_rx_packets_phy: 1342927
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4568635713
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4628253312
Total_tx_bytes: 9196889025
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 700828
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 642104
Total_rx_packets: 1342932
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5680622022
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5104349484
Total_rx_bytes: 10784971506
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5718207711
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5138436347
Total_rx_bytes_phy: 10856644058
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4574651456
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4634162808
Total_tx_bytes_phy: 9208814264
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 616255
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 601790
Total_tx_packets_phy: 1218045


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 24.34        
Core2: 63.80        Core3: 61.14        
Core4: 136.20        Core5: 121.66        
Core6: 52.93        Core7: 34.30        
Core8: 30.67        Core9: 67.61        
Core10: 109.75        Core11: 126.00        
Core12: 126.58        Core13: 71.38        
Core14: 36.02        Core15: 21.09        
Core16: 53.26        Core17: 77.73        
Core18: 93.23        Core19: 89.14        
Core20: 76.80        Core21: 21.50        
Core22: 53.17        Core23: 34.61        
Core24: 78.84        Core25: 18.77        
Core26: 85.62        Core27: 68.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.71
Socket1: 60.42
DDR read Latency(ns)
Socket0: 225.30
Socket1: 168.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 24.87        
Core2: 66.68        Core3: 63.08        
Core4: 136.08        Core5: 120.13        
Core6: 90.64        Core7: 31.89        
Core8: 35.18        Core9: 60.16        
Core10: 83.90        Core11: 124.01        
Core12: 130.81        Core13: 69.53        
Core14: 36.31        Core15: 23.00        
Core16: 64.46        Core17: 65.29        
Core18: 91.23        Core19: 87.86        
Core20: 79.26        Core21: 22.33        
Core22: 46.94        Core23: 35.04        
Core24: 78.91        Core25: 19.47        
Core26: 90.63        Core27: 66.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.52
Socket1: 60.33
DDR read Latency(ns)
Socket0: 224.87
Socket1: 170.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 23.47        
Core2: 65.65        Core3: 65.24        
Core4: 135.24        Core5: 120.53        
Core6: 79.51        Core7: 33.99        
Core8: 36.26        Core9: 64.48        
Core10: 99.63        Core11: 120.14        
Core12: 130.39        Core13: 68.10        
Core14: 36.14        Core15: 20.75        
Core16: 63.23        Core17: 65.51        
Core18: 95.14        Core19: 84.97        
Core20: 61.45        Core21: 21.74        
Core22: 48.48        Core23: 35.27        
Core24: 81.70        Core25: 19.67        
Core26: 86.62        Core27: 64.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.48
Socket1: 59.01
DDR read Latency(ns)
Socket0: 222.32
Socket1: 167.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 26.21        
Core2: 67.85        Core3: 59.36        
Core4: 135.16        Core5: 122.27        
Core6: 94.85        Core7: 33.80        
Core8: 29.69        Core9: 65.99        
Core10: 90.29        Core11: 126.14        
Core12: 126.89        Core13: 64.21        
Core14: 37.72        Core15: 23.62        
Core16: 54.01        Core17: 69.89        
Core18: 82.35        Core19: 90.58        
Core20: 79.81        Core21: 24.27        
Core22: 46.48        Core23: 35.44        
Core24: 60.43        Core25: 19.89        
Core26: 96.63        Core27: 60.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.17
Socket1: 62.16
DDR read Latency(ns)
Socket0: 223.41
Socket1: 171.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27466
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6015 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14438356314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14438404198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219210116; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219210116; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219330752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219330752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015623841; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6349209; Consumed Joules: 387.52; Watts: 64.43; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1610873; Consumed DRAM Joules: 24.65; DRAM Watts: 4.10
S1P0; QPIClocks: 14437376578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14437386378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218764865; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218764865; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218705013; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218705013; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015650573; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6343777; Consumed Joules: 387.19; Watts: 64.37; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1701981; Consumed DRAM Joules: 26.04; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c80
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.11   0.94    1.20      21 M     35 M    0.40    0.47    0.02    0.03     4816     3255      158     62
   1    1     0.16   0.16   1.02    1.20      24 M     42 M    0.43    0.51    0.01    0.03     4256     3370      388     57
   2    0     0.05   0.47   0.11    0.62    2012 K   3609 K    0.44    0.30    0.00    0.01      168       29       34     61
   3    1     0.07   0.42   0.17    0.64    2849 K   4299 K    0.34    0.24    0.00    0.01      504       41       81     58
   4    0     0.03   0.02   1.20    1.20      68 M     77 M    0.12    0.17    0.23    0.26     3136     5932        2     61
   5    1     0.11   0.09   1.20    1.20      68 M     82 M    0.17    0.19    0.06    0.08     4144      359     5918     57
   6    0     0.02   0.89   0.03    0.69     858 K   1113 K    0.23    0.21    0.00    0.00        0       62       30     62
   7    1     0.13   0.14   0.90    1.20      24 M     39 M    0.37    0.45    0.02    0.03     4648     2692      168     56
   8    0     0.14   0.13   1.09    1.20      23 M     39 M    0.42    0.52    0.02    0.03     4984     3779      105     61
   9    1     0.08   0.59   0.14    0.61    4116 K   6397 K    0.36    0.20    0.00    0.01      392       67       52     58
  10    0     0.04   0.72   0.05    0.92     993 K   1463 K    0.32    0.41    0.00    0.00        0       69       19     61
  11    1     0.04   0.04   1.19    1.20      87 M     99 M    0.12    0.16    0.20    0.23     4368        1     7362     56
  12    0     0.06   0.05   1.20    1.20      61 M     71 M    0.14    0.23    0.09    0.11     3248     5335      112     60
  13    1     0.00   0.25   0.01    0.60     283 K    448 K    0.37    0.13    0.01    0.02        0       41        7     57
  14    0     0.09   0.09   0.97    1.20      23 M     35 M    0.34    0.47    0.02    0.04     5096     3434       71     61
  15    1     0.06   0.10   0.66    1.19      16 M     29 M    0.43    0.53    0.02    0.04     4536     2947        6     57
  16    0     0.06   0.44   0.14    0.71    1190 K   2051 K    0.42    0.21    0.00    0.00        0       45       10     61
  17    1     0.01   0.41   0.02    0.62     524 K    918 K    0.43    0.12    0.01    0.01      336       42        7     59
  18    0     0.09   0.07   1.15    1.20      83 M     95 M    0.12    0.20    0.09    0.11     3192      141     8325     61
  19    1     0.04   0.04   1.00    1.20      69 M     80 M    0.14    0.22    0.17    0.20     2688     5049        4     59
  20    0     0.07   0.47   0.14    0.62    3929 K   5031 K    0.22    0.20    0.01    0.01       56      346       55     62
  21    1     0.06   0.09   0.69    1.19      17 M     30 M    0.44    0.52    0.03    0.05     4200     3045        6     59
  22    0     0.09   0.10   0.95    1.20      25 M     37 M    0.32    0.38    0.03    0.04     3360     3018       73     62
  23    1     0.20   0.42   0.49    0.97    6592 K     12 M    0.46    0.52    0.00    0.01       56      139      204     59
  24    0     0.04   0.45   0.08    0.60    2334 K   3380 K    0.31    0.15    0.01    0.01        0        8        9     62
  25    1     0.09   0.28   0.34    0.80    6733 K     20 M    0.67    0.71    0.01    0.02      224      183        0     58
  26    0     0.08   0.07   1.13    1.20      89 M    101 M    0.12    0.19    0.12    0.13     3024       79    11274     61
  27    1     0.05   0.35   0.14    0.70    2021 K   2693 K    0.25    0.14    0.00    0.01      616      158        9     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.10   0.65    1.14     407 M    510 M    0.20    0.30    0.04    0.05    31080    25532    20277     55
 SKT    1     0.08   0.14   0.57    1.10     331 M    452 M    0.27    0.37    0.03    0.04    30968    18134    14212     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.12   0.61    1.12     739 M    962 M    0.23    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  178 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 54.47 %

 C1 core residency: 29.37 %; C3 core residency: 1.99 %; C6 core residency: 14.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   29%    29%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  113 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.91    36.49     326.68      20.59         334.16
 SKT   1    38.31    39.76     322.33      21.71         373.80
---------------------------------------------------------------------------------------------------------------
       *    82.22    76.24     649.01      42.30         351.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e43
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8069.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7682.66 --|
|-- Mem Ch  2: Reads (MB/s):  8791.11 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7237.92 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8791.11 --||-- NODE 1 Mem Read (MB/s) :  8069.98 --|
|-- NODE 0 Mem Write(MB/s) :  7237.92 --||-- NODE 1 Mem Write(MB/s) :  7682.66 --|
|-- NODE 0 P. Write (T/s):     132103 --||-- NODE 1 P. Write (T/s):     118844 --|
|-- NODE 0 Memory (MB/s):    16029.02 --||-- NODE 1 Memory (MB/s):    15752.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16861.08                --|
            |--                System Write Throughput(MB/s):      14920.58                --|
            |--               System Memory Throughput(MB/s):      31781.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f67
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      69 M        21 K    18 M   183 M     79 M     0     652 K
 1      67 M        44 K    15 M   173 M     83 M     0     640 K
-----------------------------------------------------------------------
 *     137 M        65 K    34 M   357 M    162 M     0    1292 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.01        Core1: 28.79        
Core2: 95.90        Core3: 63.71        
Core4: 132.81        Core5: 123.30        
Core6: 74.63        Core7: 41.53        
Core8: 33.04        Core9: 98.30        
Core10: 90.46        Core11: 126.30        
Core12: 128.42        Core13: 68.26        
Core14: 45.48        Core15: 30.47        
Core16: 50.37        Core17: 96.02        
Core18: 116.41        Core19: 135.74        
Core20: 79.33        Core21: 53.50        
Core22: 30.58        Core23: 54.80        
Core24: 113.74        Core25: 135.64        
Core26: 116.33        Core27: 62.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.97
Socket1: 87.98
DDR read Latency(ns)
Socket0: 218.48
Socket1: 218.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.21        Core1: 22.58        
Core2: 54.07        Core3: 61.61        
Core4: 134.03        Core5: 122.32        
Core6: 68.57        Core7: 37.65        
Core8: 29.98        Core9: 76.55        
Core10: 83.12        Core11: 123.49        
Core12: 129.96        Core13: 56.02        
Core14: 40.67        Core15: 22.86        
Core16: 54.38        Core17: 79.67        
Core18: 104.49        Core19: 53.64        
Core20: 71.28        Core21: 32.70        
Core22: 31.11        Core23: 36.23        
Core24: 97.34        Core25: 100.65        
Core26: 88.41        Core27: 57.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.22
Socket1: 69.16
DDR read Latency(ns)
Socket0: 223.83
Socket1: 181.45
irq_total: 283162.252232044
cpu_total: 53.92
cpu_0: 66.67
cpu_1: 84.06
cpu_2: 3.98
cpu_3: 14.81
cpu_4: 100.00
cpu_5: 99.87
cpu_6: 18.33
cpu_7: 71.45
cpu_8: 89.11
cpu_9: 2.52
cpu_10: 1.59
cpu_11: 100.00
cpu_12: 100.00
cpu_13: 10.36
cpu_14: 96.48
cpu_15: 79.95
cpu_16: 16.47
cpu_17: 1.20
cpu_18: 97.41
cpu_19: 81.87
cpu_20: 11.95
cpu_21: 73.24
cpu_22: 74.50
cpu_23: 26.03
cpu_24: 1.20
cpu_25: 96.68
cpu_26: 81.81
cpu_27: 8.50
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 649557
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 613799
Total_rx_packets: 1263356
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5360373696
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5082215228
Total_rx_bytes: 10442588924
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5395088055
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5115713947
Total_rx_bytes_phy: 10510802002
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4471489666
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4573792826
Total_tx_bytes_phy: 9045282492
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 525100
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 540315
Total_tx_packets: 1065415
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 649574
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 613793
Total_rx_packets_phy: 1263367
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4465491497
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4568114972
Total_tx_bytes: 9033606469
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 585035
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 595486
Total_tx_packets_phy: 1180521


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.00        Core1: 22.41        
Core2: 90.10        Core3: 62.01        
Core4: 131.27        Core5: 112.88        
Core6: 67.63        Core7: 32.94        
Core8: 30.71        Core9: 69.31        
Core10: 136.25        Core11: 121.67        
Core12: 128.21        Core13: 56.31        
Core14: 42.38        Core15: 21.60        
Core16: 54.56        Core17: 91.27        
Core18: 101.13        Core19: 18.11        
Core20: 70.61        Core21: 24.61        
Core22: 31.27        Core23: 31.65        
Core24: 101.77        Core25: 93.03        
Core26: 78.85        Core27: 53.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.06
Socket1: 60.22
DDR read Latency(ns)
Socket0: 218.66
Socket1: 165.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.47        Core1: 21.94        
Core2: 86.77        Core3: 51.40        
Core4: 131.28        Core5: 118.28        
Core6: 65.95        Core7: 32.13        
Core8: 31.44        Core9: 68.66        
Core10: 94.43        Core11: 123.53        
Core12: 128.44        Core13: 47.10        
Core14: 41.17        Core15: 21.36        
Core16: 54.01        Core17: 76.69        
Core18: 99.58        Core19: 18.97        
Core20: 68.48        Core21: 25.24        
Core22: 29.75        Core23: 31.79        
Core24: 82.21        Core25: 81.69        
Core26: 76.21        Core27: 55.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.17
Socket1: 58.97
DDR read Latency(ns)
Socket0: 222.90
Socket1: 164.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.64        Core1: 21.42        
Core2: 49.14        Core3: 61.53        
Core4: 134.04        Core5: 125.22        
Core6: 65.98        Core7: 33.58        
Core8: 31.61        Core9: 86.61        
Core10: 101.96        Core11: 124.59        
Core12: 131.25        Core13: 64.74        
Core14: 42.88        Core15: 20.55        
Core16: 56.06        Core17: 106.26        
Core18: 100.31        Core19: 19.07        
Core20: 66.10        Core21: 24.95        
Core22: 31.59        Core23: 31.76        
Core24: 88.54        Core25: 93.10        
Core26: 71.74        Core27: 56.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.27
Socket1: 62.14
DDR read Latency(ns)
Socket0: 226.19
Socket1: 162.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.86        Core1: 21.62        
Core2: 88.23        Core3: 66.87        
Core4: 134.27        Core5: 124.29        
Core6: 68.70        Core7: 32.98        
Core8: 30.37        Core9: 68.74        
Core10: 92.19        Core11: 124.71        
Core12: 131.05        Core13: 58.62        
Core14: 43.01        Core15: 19.99        
Core16: 55.82        Core17: 84.69        
Core18: 100.12        Core19: 18.80        
Core20: 71.12        Core21: 26.26        
Core22: 30.23        Core23: 31.94        
Core24: 89.63        Core25: 92.61        
Core26: 74.19        Core27: 49.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.46
Socket1: 61.80
DDR read Latency(ns)
Socket0: 225.41
Socket1: 162.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29135
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14439852654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14439869514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219945692; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219945692; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220036135; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220036135; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025242436; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6273591; Consumed Joules: 382.91; Watts: 63.67; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1614041; Consumed DRAM Joules: 24.69; DRAM Watts: 4.11
S1P0; QPIClocks: 14460546606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14460560190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230365020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230365020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230297900; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230297900; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6025356527; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6444917; Consumed Joules: 393.37; Watts: 65.41; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1707091; Consumed DRAM Joules: 26.12; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72f5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.07   0.81    1.20      19 M     31 M    0.37    0.46    0.03    0.05     3808     3433       77     62
   1    1     0.13   0.14   0.92    1.20      19 M     35 M    0.44    0.51    0.02    0.03     4312     2806       84     58
   2    0     0.01   0.30   0.03    0.60     876 K   1403 K    0.38    0.10    0.01    0.02       56       33       15     61
   3    1     0.08   0.40   0.19    0.69    3039 K   4131 K    0.26    0.25    0.00    0.01      168       45       80     58
   4    0     0.06   0.05   1.20    1.20      64 M     73 M    0.12    0.19    0.11    0.13     3136     5688        9     61
   5    1     0.05   0.04   1.19    1.20      82 M     94 M    0.13    0.17    0.16    0.18     5152      406     8821     57
   6    0     0.09   0.59   0.16    0.65    3869 K   5065 K    0.24    0.31    0.00    0.01      112      117      108     61
   7    1     0.07   0.09   0.76    1.19      23 M     34 M    0.32    0.43    0.03    0.05     4760     2455      143     56
   8    0     0.14   0.13   1.08    1.20      21 M     36 M    0.43    0.52    0.02    0.03     5656     3983       60     61
   9    1     0.03   0.87   0.03    0.75     750 K   1121 K    0.33    0.28    0.00    0.00        0       37        8     58
  10    0     0.01   0.56   0.02    0.81     564 K    804 K    0.30    0.33    0.00    0.01        0       39        9     61
  11    1     0.11   0.09   1.20    1.20      75 M     87 M    0.14    0.18    0.07    0.08     3696      124     6502     56
  12    0     0.05   0.04   1.20    1.20      64 M     73 M    0.13    0.21    0.14    0.16     2632     5752      239     60
  13    1     0.08   0.61   0.12    0.68    2070 K   4061 K    0.49    0.32    0.00    0.01      280      240       10     57
  14    0     0.15   0.13   1.16    1.20      27 M     41 M    0.33    0.44    0.02    0.03     5432     3879      169     61
  15    1     0.12   0.15   0.85    1.20      18 M     34 M    0.45    0.51    0.02    0.03     4256     2598      100     57
  16    0     0.09   0.53   0.16    0.65    1955 K   3722 K    0.47    0.36    0.00    0.00        0       95       16     61
  17    1     0.01   0.72   0.01    0.62     477 K    607 K    0.21    0.13    0.01    0.01      280       49        5     58
  18    0     0.08   0.07   1.17    1.20      83 M     95 M    0.12    0.18    0.10    0.12     2968      137     7021     61
  19    1     0.09   0.19   0.46    0.92      15 M     28 M    0.43    0.61    0.02    0.03      448     1206        0     59
  20    0     0.04   0.41   0.09    0.60    2593 K   3527 K    0.26    0.17    0.01    0.01       56       48       84     61
  21    1     0.11   0.13   0.81    1.20      19 M     33 M    0.41    0.49    0.02    0.03     4088     2618        6     58
  22    0     0.07   0.07   0.89    1.20      20 M     32 M    0.36    0.46    0.03    0.05     4144     3728       56     62
  23    1     0.15   0.46   0.34    0.79    3172 K   7799 K    0.59    0.52    0.00    0.00       56      108       53     59
  24    0     0.01   0.67   0.01    0.67     431 K    555 K    0.22    0.19    0.00    0.01      112       21       10     62
  25    1     0.05   0.05   1.05    1.18      70 M     81 M    0.14    0.25    0.14    0.16     4592     6160        1     58
  26    0     0.05   0.06   0.90    1.20      76 M     87 M    0.12    0.18    0.15    0.17     3192       24     9846     61
  27    1     0.07   0.38   0.18    0.78    1757 K   2724 K    0.35    0.21    0.00    0.00      168      149        8     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.10   0.63    1.15     388 M    486 M    0.20    0.30    0.04    0.05    31304    26977    17719     55
 SKT    1     0.08   0.14   0.58    1.11     337 M    450 M    0.25    0.36    0.03    0.04    32256    19001    15821     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.12   0.61    1.13     725 M    936 M    0.23    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  172 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 53.85 %

 C1 core residency: 29.72 %; C3 core residency: 1.42 %; C6 core residency: 15.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  111 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.70    36.40     320.21      20.50         331.42
 SKT   1    38.43    39.72     326.85      21.60         353.52
---------------------------------------------------------------------------------------------------------------
       *    82.13    76.13     647.06      42.10         341.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74c8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9011.00 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7106.83 --|
|-- Mem Ch  2: Reads (MB/s):  8952.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7188.44 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8952.88 --||-- NODE 1 Mem Read (MB/s) :  9011.00 --|
|-- NODE 0 Mem Write(MB/s) :  7188.44 --||-- NODE 1 Mem Write(MB/s) :  7106.83 --|
|-- NODE 0 P. Write (T/s):     135766 --||-- NODE 1 P. Write (T/s):     133933 --|
|-- NODE 0 Memory (MB/s):    16141.32 --||-- NODE 1 Memory (MB/s):    16117.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17963.88                --|
            |--                System Write Throughput(MB/s):      14295.28                --|
            |--               System Memory Throughput(MB/s):      32259.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75f2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      74 M        13 K    18 M   187 M     91 M     0     850 K
 1      80 M        37 K    16 M   196 M     90 M    12     694 K
-----------------------------------------------------------------------
 *     155 M        50 K    34 M   383 M    182 M    12    1544 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 30.85        
Core2: 89.24        Core3: 71.56        
Core4: 133.19        Core5: 122.86        
Core6: 88.38        Core7: 23.92        
Core8: 34.37        Core9: 89.32        
Core10: 70.36        Core11: 123.13        
Core12: 128.60        Core13: 51.95        
Core14: 23.66        Core15: 16.51        
Core16: 53.99        Core17: 106.22        
Core18: 117.74        Core19: 117.28        
Core20: 76.35        Core21: 77.92        
Core22: 28.24        Core23: 46.52        
Core24: 69.87        Core25: 117.85        
Core26: 115.84        Core27: 65.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.89
Socket1: 81.56
DDR read Latency(ns)
Socket0: 222.28
Socket1: 204.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.46        Core1: 29.31        
Core2: 81.13        Core3: 71.09        
Core4: 131.48        Core5: 123.43        
Core6: 84.14        Core7: 25.01        
Core8: 34.46        Core9: 93.74        
Core10: 66.08        Core11: 123.36        
Core12: 127.18        Core13: 64.07        
Core14: 22.76        Core15: 16.74        
Core16: 46.40        Core17: 87.16        
Core18: 115.24        Core19: 117.15        
Core20: 69.91        Core21: 77.38        
Core22: 28.46        Core23: 46.06        
Core24: 73.48        Core25: 117.76        
Core26: 116.21        Core27: 77.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.30
Socket1: 81.79
DDR read Latency(ns)
Socket0: 226.18
Socket1: 208.92
irq_total: 283054.444111102
cpu_total: 54.65
cpu_0: 61.33
cpu_1: 64.92
cpu_2: 2.86
cpu_3: 14.49
cpu_4: 100.00
cpu_5: 99.80
cpu_6: 3.72
cpu_7: 70.30
cpu_8: 97.14
cpu_9: 1.66
cpu_10: 19.00
cpu_11: 96.21
cpu_12: 100.00
cpu_13: 8.57
cpu_14: 88.31
cpu_15: 69.04
cpu_16: 7.77
cpu_17: 1.06
cpu_18: 100.00
cpu_19: 100.00
cpu_20: 12.82
cpu_21: 100.00
cpu_22: 71.69
cpu_23: 21.73
cpu_24: 9.90
cpu_25: 100.00
cpu_26: 100.00
cpu_27: 7.91
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5036275984
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4808476504
Total_tx_bytes_phy: 9844752488
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5030823592
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4802364946
Total_tx_bytes: 9833188538
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 648692
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 653145
Total_rx_packets_phy: 1301837
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 582778
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 567380
Total_tx_packets: 1150158
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5271279968
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5352851890
Total_rx_bytes: 10624131858
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 648691
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 653160
Total_rx_packets: 1301851
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5300446075
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5387348423
Total_rx_bytes_phy: 10687794498
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 631484
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 628270
Total_tx_packets_phy: 1259754


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.80        Core1: 29.21        
Core2: 105.50        Core3: 67.11        
Core4: 131.72        Core5: 122.64        
Core6: 87.90        Core7: 24.78        
Core8: 35.65        Core9: 84.53        
Core10: 66.95        Core11: 123.14        
Core12: 127.24        Core13: 60.18        
Core14: 23.34        Core15: 16.45        
Core16: 57.51        Core17: 97.23        
Core18: 116.94        Core19: 116.70        
Core20: 73.84        Core21: 76.21        
Core22: 27.95        Core23: 42.97        
Core24: 68.91        Core25: 117.59        
Core26: 116.78        Core27: 74.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.10
Socket1: 81.50
DDR read Latency(ns)
Socket0: 225.28
Socket1: 207.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.75        Core1: 30.35        
Core2: 104.98        Core3: 66.01        
Core4: 132.03        Core5: 124.02        
Core6: 86.26        Core7: 25.49        
Core8: 36.41        Core9: 118.08        
Core10: 68.35        Core11: 123.96        
Core12: 127.68        Core13: 63.90        
Core14: 22.74        Core15: 16.97        
Core16: 53.64        Core17: 42.19        
Core18: 116.99        Core19: 117.46        
Core20: 74.71        Core21: 77.77        
Core22: 28.93        Core23: 44.98        
Core24: 68.91        Core25: 118.17        
Core26: 116.07        Core27: 64.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.16
Socket1: 82.36
DDR read Latency(ns)
Socket0: 226.32
Socket1: 208.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.46        Core1: 29.33        
Core2: 87.41        Core3: 70.78        
Core4: 131.17        Core5: 120.81        
Core6: 80.03        Core7: 24.68        
Core8: 36.12        Core9: 105.31        
Core10: 59.54        Core11: 121.94        
Core12: 126.99        Core13: 63.39        
Core14: 22.21        Core15: 17.35        
Core16: 57.07        Core17: 88.20        
Core18: 116.98        Core19: 117.67        
Core20: 70.13        Core21: 78.27        
Core22: 28.64        Core23: 47.14        
Core24: 71.31        Core25: 118.14        
Core26: 116.17        Core27: 70.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.84
Socket1: 81.58
DDR read Latency(ns)
Socket0: 223.48
Socket1: 208.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.12        Core1: 27.96        
Core2: 94.18        Core3: 68.89        
Core4: 131.27        Core5: 122.45        
Core6: 98.43        Core7: 25.67        
Core8: 36.86        Core9: 109.57        
Core10: 69.59        Core11: 123.48        
Core12: 127.04        Core13: 63.56        
Core14: 22.70        Core15: 16.88        
Core16: 50.54        Core17: 87.22        
Core18: 116.00        Core19: 117.11        
Core20: 70.91        Core21: 77.93        
Core22: 28.12        Core23: 43.08        
Core24: 57.53        Core25: 117.91        
Core26: 116.32        Core27: 62.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.12
Socket1: 81.66
DDR read Latency(ns)
Socket0: 224.51
Socket1: 207.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30813
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6015 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14443418162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14443439122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7221726028; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7221726028; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7221813466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7221813466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015941647; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6344352; Consumed Joules: 387.23; Watts: 64.38; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 1608684; Consumed DRAM Joules: 24.61; DRAM Watts: 4.09
S1P0; QPIClocks: 14435895410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435900958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218086779; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218086779; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217965240; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217965240; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015033874; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6568542; Consumed Joules: 400.91; Watts: 66.65; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1690923; Consumed DRAM Joules: 25.87; DRAM Watts: 4.30
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7988
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.07   0.74    1.20      19 M     29 M    0.36    0.46    0.04    0.06     2688     1405       12     63
   1    1     0.08   0.10   0.80    1.20      20 M     34 M    0.41    0.49    0.02    0.04     3528     2508       17     58
   2    0     0.01   0.25   0.03    0.61     872 K   1356 K    0.36    0.12    0.01    0.02        0       26       10     61
   3    1     0.07   0.41   0.16    0.66    3808 K   4605 K    0.17    0.20    0.01    0.01       56       51      118     58
   4    0     0.03   0.03   1.20    1.20      69 M     79 M    0.12    0.18    0.20    0.23     3808     6094        0     61
   5    1     0.05   0.04   1.20    1.20      86 M     98 M    0.13    0.15    0.17    0.19     3920      387     7264     57
   6    0     0.03   0.87   0.03    0.70     790 K   1051 K    0.25    0.21    0.00    0.00       56       65       14     61
   7    1     0.09   0.11   0.85    1.20      21 M     37 M    0.43    0.50    0.02    0.04     4592     2718      173     57
   8    0     0.21   0.18   1.17    1.20      25 M     43 M    0.41    0.50    0.01    0.02     5768     1896       88     60
   9    1     0.02   1.02   0.02    0.64     629 K    817 K    0.23    0.11    0.00    0.00      112       16       14     58
  10    0     0.08   0.51   0.16    0.66    4148 K   6104 K    0.32    0.22    0.00    0.01      112      170       10     61
  11    1     0.07   0.06   1.15    1.20      78 M     91 M    0.14    0.16    0.12    0.13     4648       31     7246     56
  12    0     0.05   0.05   1.20    1.20      63 M     73 M    0.14    0.21    0.11    0.13     5264     4714      201     60
  13    1     0.04   0.52   0.07    0.61    1401 K   2962 K    0.53    0.15    0.00    0.01      112       70        7     56
  14    0     0.13   0.12   1.08    1.20      21 M     38 M    0.45    0.54    0.02    0.03     5040     2029       88     60
  15    1     0.11   0.13   0.84    1.20      16 M     35 M    0.52    0.56    0.01    0.03     4816     3218        6     56
  16    0     0.08   0.41   0.19    0.77    1215 K   2121 K    0.43    0.22    0.00    0.00        0       47       17     61
  17    1     0.00   0.56   0.01    0.61     334 K    427 K    0.22    0.11    0.01    0.01       56       31        5     58
  18    0     0.09   0.07   1.20    1.20      77 M     88 M    0.12    0.16    0.08    0.09     1904       45     3411     60
  19    1     0.03   0.03   1.20    1.20      81 M     92 M    0.12    0.16    0.25    0.28     3472     6963        1     57
  20    0     0.08   0.50   0.15    0.67    1713 K   2963 K    0.42    0.27    0.00    0.00        0       62        8     61
  21    1     0.29   0.24   1.20    1.20      45 M     58 M    0.21    0.23    0.01    0.02     2128     2749       85     57
  22    0     0.07   0.08   0.87    1.20      20 M     33 M    0.40    0.50    0.03    0.04     2968     1813       47     62
  23    1     0.15   0.42   0.36    0.82    4351 K   6149 K    0.29    0.39    0.00    0.00      112       99       75     58
  24    0     0.04   0.47   0.09    0.63    1167 K   2250 K    0.48    0.28    0.00    0.00      112       11        5     62
  25    1     0.03   0.03   1.20    1.20      81 M     92 M    0.12    0.16    0.23    0.26     3920     7118        6     58
  26    0     0.09   0.07   1.20    1.20      79 M     90 M    0.12    0.16    0.09    0.10     2128       85     3575     61
  27    1     0.04   0.32   0.12    0.70    1662 K   2153 K    0.23    0.13    0.00    0.01      392       94        7     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.11   0.66    1.14     386 M    494 M    0.22    0.31    0.04    0.05    29848    18462     7486     55
 SKT    1     0.08   0.12   0.66    1.14     445 M    557 M    0.20    0.27    0.04    0.05    31864    26053    15024     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.11   0.66    1.14     832 M   1052 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  192 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 57.83 %

 C1 core residency: 27.19 %; C3 core residency: 1.81 %; C6 core residency: 13.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   29%    29%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.56    37.42     337.70      21.30         372.86
 SKT   1    46.95    37.04     349.16      22.45         358.72
---------------------------------------------------------------------------------------------------------------
       *    93.52    74.46     686.85      43.75         365.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
