<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='593' ll='611' type='bool llvm::AArch64_AM::isAdvSIMDModImmType10(uint64_t Imm)'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='591'>// aaaaaaaa bbbbbbbb cccccccc dddddddd eeeeeeee ffffffff gggggggg hhhhhhhh
// cmode: 1110, op: 1</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='159946' u='c' c='_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9077' u='c' c='_ZL18tryAdvSIMDModImm64jN4llvm7SDValueERNS_12SelectionDAGERKNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='943' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand15isSIMDImmType10Ev'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1064' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector24testImmPredicate_APFloatEjRKN4llvm7APFloatE'/>
