m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Modelsim/examples
vDecode
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 e4OdK[JRCkA2Z`>R_>6f`2
IXbISC0N;G;`:J`zaFYh5G2
Z1 dE:/codetest/Verilogtest/lab30_Risc5CPU/sim/Decode
w1576999971
8E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v
FE:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v
L0 5
Z2 OL;L;10.4;61
!s108 1577117729.326000
!s107 E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@decode
vDecode_tb
R0
r1
!s85 0
31
!i10b 1
!s100 N;hD__JI`LaklEXhWCo>01
IJZ^>7BnFcTaBbG]o`G<C22
R1
w1576503511
8E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v
FE:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v
L0 6
R2
!s108 1577117729.202000
!s107 E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v|
!i113 0
R3
n@decode_tb
