# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proyecto Base.srcs/sources_1/new/ALU.vhd" \
"../../../../../Componentes/Adder8.vhd" \
"../../../../Proyecto Base.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../../Componentes/FA.vhd" \
"../../../../../Componentes/HA.vhd" \
"../../../../Proyecto Base.srcs/sources_1/new/MUX.vhd" \
"../../../../Proyecto Base.srcs/sources_1/new/PC.vhd" \
"../../../../Proyecto Base.srcs/sources_1/new/ROM.vhd" \
"../../../../../Componentes/Reg.vhd" \
"../../../../Proyecto Base.srcs/sources_1/new/Status.vhd" \
"../../../../Proyecto Base.srcs/sim_2/new/tb_ControlUnit.vhd" \

# Do not sort compile order
nosort
