# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../OneDrive/Documents/GitHub/DSDM-Project/fp_log_it-1.0/fp_log_11_52_double_precision.vhd" \

# Do not sort compile order
nosort
