
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.44    0.02    0.10    0.10 ^ counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         count[6] (net)
                  0.02    0.00    0.10 ^ _091_/A (XNOR2_X1)
     1    2.99    0.01    0.02    0.11 v _091_/ZN (XNOR2_X1)
                                         _039_ (net)
                  0.01    0.00    0.11 v _092_/B1 (AOI21_X2)
     1    1.42    0.01    0.02    0.14 ^ _092_/ZN (AOI21_X2)
                                         _007_ (net)
                  0.01    0.00    0.14 ^ counter_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.43    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v _057_/A (BUF_X2)
     6   10.85    0.01    0.03    0.23 v _057_/Z (BUF_X2)
                                         _011_ (net)
                  0.01    0.00    0.23 v _058_/A (INV_X1)
     3    5.30    0.01    0.02    0.25 ^ _058_/ZN (INV_X1)
                                         _012_ (net)
                  0.01    0.00    0.25 ^ _059_/A (BUF_X2)
    10   23.05    0.03    0.05    0.30 ^ _059_/Z (BUF_X2)
                                         _013_ (net)
                  0.03    0.00    0.30 ^ _095_/A1 (NAND3_X1)
     1    2.74    0.02    0.03    0.32 v _095_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.02    0.00    0.32 v _099_/B1 (OAI22_X2)
     1    1.28    0.02    0.04    0.36 ^ _099_/ZN (OAI22_X2)
                                         _008_ (net)
                  0.02    0.00    0.36 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.43    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v _057_/A (BUF_X2)
     6   10.85    0.01    0.03    0.23 v _057_/Z (BUF_X2)
                                         _011_ (net)
                  0.01    0.00    0.23 v _058_/A (INV_X1)
     3    5.30    0.01    0.02    0.25 ^ _058_/ZN (INV_X1)
                                         _012_ (net)
                  0.01    0.00    0.25 ^ _059_/A (BUF_X2)
    10   23.05    0.03    0.05    0.30 ^ _059_/Z (BUF_X2)
                                         _013_ (net)
                  0.03    0.00    0.30 ^ _095_/A1 (NAND3_X1)
     1    2.74    0.02    0.03    0.32 v _095_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.02    0.00    0.32 v _099_/B1 (OAI22_X2)
     1    1.28    0.02    0.04    0.36 ^ _099_/ZN (OAI22_X2)
                                         _008_ (net)
                  0.02    0.00    0.36 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-05   7.39e-06   6.30e-07   5.55e-05  65.7%
Combinational          1.52e-05   1.20e-05   1.68e-06   2.89e-05  34.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.27e-05   1.94e-05   2.31e-06   8.44e-05 100.0%
                          74.3%      23.0%       2.7%
