// Seed: 39137840
module module_0 ();
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  wor  id_6,
    input  wire id_7
);
  tri1 id_9, id_10;
  assign id_0  = 1;
  module_0();
  assign id_10 = 1;
  wire id_11;
  wire id_12;
  assign id_0 = id_6;
endmodule
