// Seed: 2918092098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_8 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply1 id_3;
  wor id_4;
  wire id_5;
  assign id_1 = id_3;
  always @("" == id_4) id_3 = 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_1
  );
endmodule
