<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 313</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page313-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce313.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;9-1</p>
<p style="position:absolute;top:96px;left:714px;white-space:nowrap" class="ft01">CHAPTER 9</p>
<p style="position:absolute;top:120px;left:319px;white-space:nowrap" class="ft01">PROCESSOR MANAGEMENT&#160;AND INITIALIZATION</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft06">This&#160;chapter&#160;describes&#160;the&#160;facilities provided for managing processor wide functions&#160;and for&#160;initializing&#160;the&#160;<br/>processor.&#160;The subjects&#160;covered include: processor initialization, x87&#160;FPU&#160;initialization, processor configuration,&#160;<br/>feature determination,&#160;mode switching, the&#160;MSRs&#160;(in&#160;the&#160;Pentium,&#160;P6&#160;family, Pentium 4, and Intel&#160;Xeon proces-<br/>sors), and&#160;the MTRRs&#160;(in the&#160;P6&#160;family, Pentium&#160;4, and&#160;Intel Xeon processors).</p>
<p style="position:absolute;top:295px;left:68px;white-space:nowrap" class="ft03">9.1 INITIALIZATION&#160;</p>
<p style="position:absolute;top:295px;left:297px;white-space:nowrap" class="ft03">OVERVIEW</p>
<p style="position:absolute;top:331px;left:68px;white-space:nowrap" class="ft06">Following&#160;power-up or an&#160;assertion of the RESET# pin,&#160;each processor on the&#160;system bus&#160;performs a&#160;hardware&#160;<br/>initialization of the&#160;processor (known as&#160;a hardware&#160;reset) and&#160;an optional&#160;built-in self-test&#160;(BIST). A hardware&#160;<br/>reset sets each processor’s&#160;registers to a&#160;known state&#160;and places the&#160;processor&#160;in real-address mode. It&#160;also inval-<br/>idates the internal&#160;caches,&#160;translation lookaside buffers (TLBs) and the&#160;branch target buffer (BTB).&#160;At&#160;this&#160;point,&#160;<br/>the action&#160;taken&#160;depends on&#160;the processor family:</p>
<p style="position:absolute;top:419px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:420px;left:93px;white-space:nowrap" class="ft06"><b>Pentium 4 processors&#160;(CPUID DisplayFamily 0FH)&#160;</b>—&#160;All&#160;the processors on&#160;the&#160;system bus (including&#160;a&#160;<br/>single&#160;processor&#160;in&#160;a uniprocessor system) execute the&#160;multiple processor (MP) initialization protocol.&#160;The&#160;<br/>processor that is&#160;selected&#160;through&#160;this protocol&#160;as the bootstrap processor (BSP) then&#160;immediately starts&#160;<br/>executing software-initialization code in&#160;the current code&#160;segment&#160;beginning&#160;at&#160;the offset in&#160;the EIP&#160;register.&#160;<br/>The application&#160;(non-BSP) processors (APs) go into a&#160;Wait For Startup IPI (SIPI)&#160;state while&#160;the&#160;BSP is&#160;<br/>executing initialization code.&#160;<a href="o_fe12b1e2a880e0ce-274.html">See Section 8.4,&#160;“Multiple-Processor (MP) Initialization,”&#160;for more&#160;</a>details.&#160;Note&#160;<br/>that&#160;in a&#160;uniprocessor system, the&#160;single&#160;Pentium&#160;4 or&#160;Intel Xeon processor automatically becomes the&#160;BSP.</p>
<p style="position:absolute;top:541px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:541px;left:93px;white-space:nowrap" class="ft06"><b>IA-32 and Intel 64 processors</b>&#160;<b>(CPUID DisplayFamily 06H)</b>&#160;— The&#160;action&#160;taken is&#160;the same&#160;as for the&#160;<br/>Pentium 4&#160;processors&#160;(as described in&#160;the previous&#160;paragraph).</p>
<p style="position:absolute;top:580px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:580px;left:93px;white-space:nowrap" class="ft06"><b>Pentium processors</b>&#160;— In&#160;either&#160;a single- or&#160;dual- processor system, a single Pentium processor is&#160;always&#160;<br/>pre-designated as&#160;the primary processor.&#160;Following a&#160;reset, the&#160;primary processor behaves as&#160;follows&#160;in both&#160;<br/>single-&#160;and dual-processor systems. Using&#160;the&#160;dual-processor (DP)&#160;ready initialization protocol,&#160;the&#160;primary&#160;<br/>processor immediately&#160;starts executing software-initialization&#160;code in&#160;the current&#160;code&#160;segment&#160;beginning&#160;at&#160;<br/>the&#160;offset in&#160;the EIP&#160;register.&#160;The secondary&#160;processor (if&#160;there is&#160;one) goes into&#160;a halt&#160;state.</p>
<p style="position:absolute;top:668px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:669px;left:93px;white-space:nowrap" class="ft06"><b>Intel486 processor</b>&#160;— The&#160;primary processor (or single processor in&#160;a uniprocessor&#160;system) immediately&#160;<br/>starts executing software-initialization code in&#160;the&#160;current code&#160;segment beginning at&#160;the offset&#160;in&#160;the EIP&#160;<br/>register.&#160;(The&#160;Intel486 does not automatically execute a&#160;DP&#160;or&#160;MP initialization protocol&#160;to determine which&#160;<br/>processor is&#160;the primary processor.)</p>
<p style="position:absolute;top:742px;left:68px;white-space:nowrap" class="ft06">The&#160;software-initialization code&#160;performs&#160;all system-specific initialization of the&#160;BSP&#160;or primary processor and&#160;the&#160;<br/>system logic.<br/>At&#160;this point, for MP (or&#160;DP) systems,&#160;the BSP (or&#160;primary) processor&#160;wakes&#160;up&#160;each AP (or&#160;secondary) processor&#160;<br/>to enable those&#160;processors&#160;to execute self-configuration code.<br/>When&#160;all processors are&#160;initialized,&#160;configured,&#160;and synchronized,&#160;the BSP or&#160;primary processor begins executing&#160;<br/>an&#160;initial operating-system or&#160;executive&#160;task.<br/>The&#160;x87 FPU is also initialized to a known state during hardware reset. x87 FPU software initialization code&#160;can&#160;then&#160;<br/>be&#160;executed&#160;to&#160;perform operations such as setting&#160;the&#160;precision of the x87 FPU and the exception masks.&#160;No special&#160;<br/>initialization of the&#160;x87&#160;FPU is&#160;required&#160;to switch operating&#160;modes.&#160;<br/>Asserting&#160;the INIT#&#160;pin on&#160;the&#160;processor invokes&#160;a similar&#160;response to&#160;a hardware&#160;reset.&#160;The major difference&#160;is&#160;<br/>that during&#160;an INIT, the&#160;internal caches, MSRs, MTRRs,&#160;and&#160;x87&#160;FPU state&#160;are left&#160;unchanged (although,&#160;the TLBs&#160;<br/>and&#160;BTB are invalidated as with a hardware&#160;reset). An INIT&#160;provides a&#160;method&#160;for switching from protected to real-<br/>address mode&#160;while maintaining the&#160;contents of&#160;the internal&#160;caches.</p>
</div>
</body>
</html>
