Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu May 20 10:42:22 2021
| Host             : TOP-R9GCMPE-TYX running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 54.438 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 53.629                           |
| Device Static (W)        | 0.809                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    22.993 |     3455 |       --- |             --- |
|   LUT as Logic |    22.379 |     1715 |     63400 |            2.71 |
|   F7/F8 Muxes  |     0.400 |      300 |     63400 |            0.47 |
|   CARRY4       |     0.153 |       28 |     15850 |            0.18 |
|   Register     |     0.048 |     1104 |    126800 |            0.87 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       99 |       --- |             --- |
| Signals        |    29.244 |     3033 |       --- |             --- |
| Block RAM      |     1.292 |       29 |       135 |           21.48 |
| I/O            |     0.100 |       50 |       285 |           17.54 |
| Static Power   |     0.809 |          |           |                 |
| Total          |    54.438 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    54.090 |      53.518 |      0.572 |
| Vccaux    |       1.800 |     0.093 |       0.000 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.137 |       0.110 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |    53.629 |
|   u_decoder                                    |    16.577 |
|   u_dememory                                   |     1.983 |
|     RAM                                        |     1.719 |
|       U0                                       |     1.719 |
|         inst_blk_mem_gen                       |     1.719 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.719 |
|             valid.cstr                         |     1.719 |
|               bindec_a.bindec_inst_a           |     0.094 |
|               has_mux_a.A                      |     0.666 |
|               ramloop[0].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[10].ram.r                |     0.019 |
|                 prim_init.ram                  |     0.019 |
|               ramloop[11].ram.r                |     0.099 |
|                 prim_init.ram                  |     0.099 |
|               ramloop[12].ram.r                |     0.041 |
|                 prim_init.ram                  |     0.041 |
|               ramloop[13].ram.r                |     0.038 |
|                 prim_init.ram                  |     0.038 |
|               ramloop[14].ram.r                |     0.017 |
|                 prim_init.ram                  |     0.017 |
|               ramloop[1].ram.r                 |     0.127 |
|                 prim_init.ram                  |     0.127 |
|               ramloop[2].ram.r                 |     0.129 |
|                 prim_init.ram                  |     0.129 |
|               ramloop[3].ram.r                 |     0.079 |
|                 prim_init.ram                  |     0.079 |
|               ramloop[4].ram.r                 |     0.081 |
|                 prim_init.ram                  |     0.081 |
|               ramloop[5].ram.r                 |     0.076 |
|                 prim_init.ram                  |     0.076 |
|               ramloop[6].ram.r                 |     0.020 |
|                 prim_init.ram                  |     0.020 |
|               ramloop[7].ram.r                 |     0.094 |
|                 prim_init.ram                  |     0.094 |
|               ramloop[8].ram.r                 |     0.040 |
|                 prim_init.ram                  |     0.040 |
|               ramloop[9].ram.r                 |     0.035 |
|                 prim_init.ram                  |     0.035 |
|   u_ifetch                                     |    34.474 |
|     rom                                        |     6.227 |
|       U0                                       |     6.227 |
|         inst_blk_mem_gen                       |     6.227 |
|           gnbram.gnativebmg.native_blk_mem_gen |     6.227 |
|             valid.cstr                         |     6.227 |
|               bindec_a.bindec_inst_a           |     0.038 |
|               has_mux_a.A                      |     4.571 |
|               ramloop[0].ram.r                 |     0.307 |
|                 prim_init.ram                  |     0.307 |
|               ramloop[10].ram.r                |     0.015 |
|                 prim_init.ram                  |     0.015 |
|               ramloop[11].ram.r                |     0.091 |
|                 prim_init.ram                  |     0.091 |
|               ramloop[12].ram.r                |     0.041 |
|                 prim_init.ram                  |     0.041 |
|               ramloop[13].ram.r                |     0.034 |
|                 prim_init.ram                  |     0.034 |
|               ramloop[14].ram.r                |     0.015 |
|                 prim_init.ram                  |     0.015 |
|               ramloop[1].ram.r                 |     0.543 |
|                 prim_init.ram                  |     0.543 |
|               ramloop[2].ram.r                 |     0.180 |
|                 prim_init.ram                  |     0.180 |
|               ramloop[3].ram.r                 |     0.095 |
|                 prim_init.ram                  |     0.095 |
|               ramloop[4].ram.r                 |     0.060 |
|                 prim_init.ram                  |     0.060 |
|               ramloop[5].ram.r                 |     0.049 |
|                 prim_init.ram                  |     0.049 |
|               ramloop[6].ram.r                 |     0.016 |
|                 prim_init.ram                  |     0.016 |
|               ramloop[7].ram.r                 |     0.097 |
|                 prim_init.ram                  |     0.097 |
|               ramloop[8].ram.r                 |     0.043 |
|                 prim_init.ram                  |     0.043 |
|               ramloop[9].ram.r                 |     0.035 |
|                 prim_init.ram                  |     0.035 |
|   u_leds                                       |    <0.001 |
|   u_switchs                                    |     0.265 |
+------------------------------------------------+-----------+


