$date
	Mon Jan 12 22:06:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module random_tb $end
$var wire 1 ! w_Random_Done $end
$var wire 4 " w_Random_Data [3:0] $end
$var parameter 32 # NUM_BITS $end
$var reg 1 $ r_Clk $end
$var reg 1 % r_Enable $end
$scope module rand_0 $end
$var wire 1 $ i_Clk $end
$var wire 1 % i_Enable $end
$var wire 1 ! o_Random_Done $end
$var wire 4 & o_Random_Data [3:0] $end
$var parameter 32 ' NUM_BITS $end
$var parameter 1 ( STATE_IDLE $end
$var parameter 1 ) STATE_SEED_LOADED $end
$var reg 1 * r_Seed_DV $end
$var reg 4 + r_Seed_Data [3:0] $end
$var reg 1 , r_State $end
$scope module lfsr_0 $end
$var wire 1 $ i_Clk $end
$var wire 1 % i_Enable $end
$var wire 1 * i_Seed_DV $end
$var wire 4 - i_Seed_Data [3:0] $end
$var wire 4 . o_LFSR_Data [3:0] $end
$var wire 1 ! o_LFSR_Done $end
$var parameter 32 / NUM_BITS $end
$var reg 4 0 r_LFSR [4:1] $end
$var reg 1 1 r_XNOR $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 /
1)
0(
b100 '
b100 #
$end
#0
$dumpvars
01
b0 0
b0 .
b1000 -
0,
b1000 +
x*
b0 &
x%
0$
b0 "
0!
$end
#1000
1$
#2000
1%
0$
#3000
1$
#4000
0%
0$
#5000
1$
#6000
0$
#7000
1$
#8000
0$
#9000
1$
#10000
1,
1*
1%
0$
#11000
1!
b1000 "
b1000 &
b1000 .
b1000 0
1$
#12000
0*
0$
#13000
11
0!
b0 "
b0 &
b0 .
b0 0
1$
#14000
0$
#15000
b1 "
b1 &
b1 .
b1 0
1$
#16000
0$
#17000
b11 "
b11 &
b11 .
b11 0
1$
#18000
0$
#19000
01
b111 "
b111 &
b111 .
b111 0
1$
#20000
0$
#21000
11
b1110 "
b1110 &
b1110 .
b1110 0
1$
#22000
0$
#23000
b1101 "
b1101 &
b1101 .
b1101 0
1$
#24000
0$
#25000
01
b1011 "
b1011 &
b1011 .
b1011 0
1$
#26000
0$
#27000
b110 "
b110 &
b110 .
b110 0
1$
#28000
0$
#29000
11
b1100 "
b1100 &
b1100 .
b1100 0
1$
#30000
0$
#31000
01
b1001 "
b1001 &
b1001 .
b1001 0
1$
#32000
0$
#33000
11
b10 "
b10 &
b10 .
b10 0
1$
#34000
0$
#35000
01
b101 "
b101 &
b101 .
b101 0
1$
#36000
0$
#37000
b1010 "
b1010 &
b1010 .
b1010 0
1$
#38000
0$
#39000
b100 "
b100 &
b100 .
b100 0
1$
#40000
0$
#41000
1!
b1000 "
b1000 &
b1000 .
b1000 0
1$
#42000
0$
#43000
11
0!
b0 "
b0 &
b0 .
b0 0
1$
#44000
0$
#45000
b1 "
b1 &
b1 .
b1 0
1$
#46000
0$
#47000
b11 "
b11 &
b11 .
b11 0
1$
#48000
0$
#49000
01
b111 "
b111 &
b111 .
b111 0
1$
#50000
0$
#51000
11
b1110 "
b1110 &
b1110 .
b1110 0
1$
#52000
0$
#53000
b1101 "
b1101 &
b1101 .
b1101 0
1$
#54000
0$
#55000
01
b1011 "
b1011 &
b1011 .
b1011 0
1$
#56000
0$
#57000
b110 "
b110 &
b110 .
b110 0
1$
#58000
0$
#59000
11
b1100 "
b1100 &
b1100 .
b1100 0
1$
#60000
0$
#61000
01
b1001 "
b1001 &
b1001 .
b1001 0
1$
#62000
0$
#63000
11
b10 "
b10 &
b10 .
b10 0
1$
#64000
0$
#65000
01
b101 "
b101 &
b101 .
b101 0
1$
#66000
0$
#67000
b1010 "
b1010 &
b1010 .
b1010 0
1$
#68000
0$
#69000
b100 "
b100 &
b100 .
b100 0
1$
#70000
0$
#71000
1!
b1000 "
b1000 &
b1000 .
b1000 0
1$
#72000
0$
#73000
11
0!
b0 "
b0 &
b0 .
b0 0
1$
#74000
0$
