;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SPL <127, 106
	MOV -1, <-20
	CMP @-7, @-2
	MOV -125, -100
	MOV -125, -100
	JMP @12, #200
	JMP @12, #200
	ADD 100, 9
	MOV 12, @612
	SPL <-187, 119
	SPL <-187, 119
	JMP 12, #612
	JMP 12, #612
	JMP <121, 106
	JMP <121, 106
	SPL 0, -202
	DAT #-125, #-100
	CMP -207, <-120
	SLT #12, @206
	MOV -1, <-26
	CMP @0, @2
	JMP 12, #612
	ADD #12, @206
	ADD 100, 39
	CMP @-7, @-2
	SUB @127, 106
	SUB @127, 106
	ADD 100, 9
	SPL 0, <2
	SPL 0, <2
	ADD #270, <0
	MOV -7, <-20
	SUB @-127, 100
	SLT 270, 60
	SPL -700, -601
	MOV -1, <-26
	SLT #12, @206
	MOV -1, <-26
	DAT #0, #-202
	SUB #52, @-71
	SPL 0, -202
	DAT #210, #60
	SPL 0, -202
	MOV -7, <-20
