
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000181ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080183bc  080183bc  000193bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801846c  0801846c  0001d000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801846c  0801846c  0001946c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018474  08018474  0001d000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018474  08018474  00019474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018478  08018478  00019478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  0801847c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  08018530  0001a0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  080185d0  0001a154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          0000a2a8  200121f4  08018670  0001a1f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001b000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 15 .debug_info   0004345d  00000000  00000000  0001d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008ecc  00000000  00000000  0006048d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003750  00000000  00000000  00069360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002ac2  00000000  00000000  0006cab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00037703  00000000  00000000  0006f572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045eac  00000000  00000000  000a6c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012dc38  00000000  00000000  000ecb21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021a759  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ee6c  00000000  00000000  0021a79c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  00229608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080183a4 	.word	0x080183a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	080183a4 	.word	0x080183a4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <LCD_DrawPixel>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Draw a pixel at (x, y) with specified color
void LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	460b      	mov	r3, r1
 8000608:	80bb      	strh	r3, [r7, #4]
 800060a:	4613      	mov	r3, r2
 800060c:	807b      	strh	r3, [r7, #2]
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000614:	d214      	bcs.n	8000640 <LCD_DrawPixel+0x44>
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 800061c:	d210      	bcs.n	8000640 <LCD_DrawPixel+0x44>

    uint16_t *framebuffer = (uint16_t *)LCD_FB_START_ADDRESS;
 800061e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000622:	60fb      	str	r3, [r7, #12]
    framebuffer[y * LCD_WIDTH + x] = color;
 8000624:	88ba      	ldrh	r2, [r7, #4]
 8000626:	4613      	mov	r3, r2
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	015b      	lsls	r3, r3, #5
 800062e:	461a      	mov	r2, r3
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	4413      	add	r3, r2
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	4413      	add	r3, r2
 800063a:	887a      	ldrh	r2, [r7, #2]
 800063c:	801a      	strh	r2, [r3, #0]
 800063e:	e000      	b.n	8000642 <LCD_DrawPixel+0x46>
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000640:	bf00      	nop
}
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <LCD_DrawHLine>:

// Draw a horizontal line
void LCD_DrawHLine(uint16_t x, uint16_t y, uint16_t length, uint16_t color)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	4604      	mov	r4, r0
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	461a      	mov	r2, r3
 800065a:	4623      	mov	r3, r4
 800065c:	80fb      	strh	r3, [r7, #6]
 800065e:	4603      	mov	r3, r0
 8000660:	80bb      	strh	r3, [r7, #4]
 8000662:	460b      	mov	r3, r1
 8000664:	807b      	strh	r3, [r7, #2]
 8000666:	4613      	mov	r3, r2
 8000668:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = 0; i < length; i++)
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
 800066e:	e00b      	b.n	8000688 <LCD_DrawHLine+0x3c>
    {
        LCD_DrawPixel(x + i, y, color);
 8000670:	88fa      	ldrh	r2, [r7, #6]
 8000672:	89fb      	ldrh	r3, [r7, #14]
 8000674:	4413      	add	r3, r2
 8000676:	b29b      	uxth	r3, r3
 8000678:	883a      	ldrh	r2, [r7, #0]
 800067a:	88b9      	ldrh	r1, [r7, #4]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffbd 	bl	80005fc <LCD_DrawPixel>
    for (uint16_t i = 0; i < length; i++)
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	3301      	adds	r3, #1
 8000686:	81fb      	strh	r3, [r7, #14]
 8000688:	89fa      	ldrh	r2, [r7, #14]
 800068a:	887b      	ldrh	r3, [r7, #2]
 800068c:	429a      	cmp	r2, r3
 800068e:	d3ef      	bcc.n	8000670 <LCD_DrawHLine+0x24>
    }
}
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	bd90      	pop	{r4, r7, pc}
	...

0800069c <LCD_ClearArea>:
// Clear a rectangular area using DMA2D (MUCH faster!)
void LCD_ClearArea(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b087      	sub	sp, #28
 80006a0:	af02      	add	r7, sp, #8
 80006a2:	4604      	mov	r4, r0
 80006a4:	4608      	mov	r0, r1
 80006a6:	4611      	mov	r1, r2
 80006a8:	461a      	mov	r2, r3
 80006aa:	4623      	mov	r3, r4
 80006ac:	80fb      	strh	r3, [r7, #6]
 80006ae:	4603      	mov	r3, r0
 80006b0:	80bb      	strh	r3, [r7, #4]
 80006b2:	460b      	mov	r3, r1
 80006b4:	807b      	strh	r3, [r7, #2]
 80006b6:	4613      	mov	r3, r2
 80006b8:	803b      	strh	r3, [r7, #0]
    uint32_t destination = LCD_FB_START_ADDRESS + 2 * (y * LCD_WIDTH + x);
 80006ba:	88ba      	ldrh	r2, [r7, #4]
 80006bc:	4613      	mov	r3, r2
 80006be:	011b      	lsls	r3, r3, #4
 80006c0:	1a9b      	subs	r3, r3, r2
 80006c2:	015b      	lsls	r3, r3, #5
 80006c4:	461a      	mov	r2, r3
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	4413      	add	r3, r2
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80006d0:	60fb      	str	r3, [r7, #12]

    // Configure DMA2D for memory fill
    hdma2d.Init.Mode = DMA2D_R2M;  // Register to Memory
 80006d2:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <LCD_ClearArea+0x78>)
 80006d4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006d8:	605a      	str	r2, [r3, #4]
    hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <LCD_ClearArea+0x78>)
 80006dc:	2202      	movs	r2, #2
 80006de:	609a      	str	r2, [r3, #8]
    hdma2d.Init.OutputOffset = LCD_WIDTH - width;
 80006e0:	887b      	ldrh	r3, [r7, #2]
 80006e2:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80006e6:	461a      	mov	r2, r3
 80006e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <LCD_ClearArea+0x78>)
 80006ea:	60da      	str	r2, [r3, #12]

    HAL_DMA2D_Init(&hdma2d);
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <LCD_ClearArea+0x78>)
 80006ee:	f006 f96b 	bl	80069c8 <HAL_DMA2D_Init>
    HAL_DMA2D_Start(&hdma2d, color, destination, width, height);
 80006f2:	8c39      	ldrh	r1, [r7, #32]
 80006f4:	887a      	ldrh	r2, [r7, #2]
 80006f6:	883b      	ldrh	r3, [r7, #0]
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	4613      	mov	r3, r2
 80006fc:	68fa      	ldr	r2, [r7, #12]
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <LCD_ClearArea+0x78>)
 8000700:	f006 f9ac 	bl	8006a5c <HAL_DMA2D_Start>
    HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8000704:	2164      	movs	r1, #100	@ 0x64
 8000706:	4803      	ldr	r0, [pc, #12]	@ (8000714 <LCD_ClearArea+0x78>)
 8000708:	f006 f9d3 	bl	8006ab2 <HAL_DMA2D_PollForTransfer>
}
 800070c:	bf00      	nop
 800070e:	3714      	adds	r7, #20
 8000710:	46bd      	mov	sp, r7
 8000712:	bd90      	pop	{r4, r7, pc}
 8000714:	2001275c 	.word	0x2001275c

08000718 <LCD_DrawWaveforms>:
//    }
//}

// Draw waveforms on LCD (simplified - no clearing)
void LCD_DrawWaveforms(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
    // Only draw the waveforms, don't clear first
    for (int x = 0; x < WAVE_SAMPLES; x++)
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	e052      	b.n	80007ca <LCD_DrawWaveforms+0xb2>
    {
        // Left channel (GREEN)
        int16_t left_y = WAVE_Y_LEFT - (waveform_left[x] * (WAVE_HEIGHT/2) / 32768);
 8000724:	4a2d      	ldr	r2, [pc, #180]	@ (80007dc <LCD_DrawWaveforms+0xc4>)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800072c:	461a      	mov	r2, r3
 800072e:	2332      	movs	r3, #50	@ 0x32
 8000730:	fb02 f303 	mul.w	r3, r2, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	da03      	bge.n	8000740 <LCD_DrawWaveforms+0x28>
 8000738:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800073c:	441a      	add	r2, r3
 800073e:	4613      	mov	r3, r2
 8000740:	13db      	asrs	r3, r3, #15
 8000742:	425b      	negs	r3, r3
 8000744:	b29b      	uxth	r3, r3
 8000746:	333c      	adds	r3, #60	@ 0x3c
 8000748:	b29b      	uxth	r3, r3
 800074a:	807b      	strh	r3, [r7, #2]

        // Clamp to valid range
        if (left_y < WAVE_Y_LEFT - WAVE_HEIGHT/2) left_y = WAVE_Y_LEFT - WAVE_HEIGHT/2;
 800074c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000750:	2b09      	cmp	r3, #9
 8000752:	dc01      	bgt.n	8000758 <LCD_DrawWaveforms+0x40>
 8000754:	230a      	movs	r3, #10
 8000756:	807b      	strh	r3, [r7, #2]
        if (left_y > WAVE_Y_LEFT + WAVE_HEIGHT/2) left_y = WAVE_Y_LEFT + WAVE_HEIGHT/2;
 8000758:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800075c:	2b6e      	cmp	r3, #110	@ 0x6e
 800075e:	dd01      	ble.n	8000764 <LCD_DrawWaveforms+0x4c>
 8000760:	236e      	movs	r3, #110	@ 0x6e
 8000762:	807b      	strh	r3, [r7, #2]

        // Right channel (RED)
        int16_t right_y = WAVE_Y_RIGHT - (waveform_right[x] * (WAVE_HEIGHT/2) / 32768);
 8000764:	4a1e      	ldr	r2, [pc, #120]	@ (80007e0 <LCD_DrawWaveforms+0xc8>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800076c:	461a      	mov	r2, r3
 800076e:	2332      	movs	r3, #50	@ 0x32
 8000770:	fb02 f303 	mul.w	r3, r2, r3
 8000774:	2b00      	cmp	r3, #0
 8000776:	da03      	bge.n	8000780 <LCD_DrawWaveforms+0x68>
 8000778:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800077c:	441a      	add	r2, r3
 800077e:	4613      	mov	r3, r2
 8000780:	13db      	asrs	r3, r3, #15
 8000782:	425b      	negs	r3, r3
 8000784:	b29b      	uxth	r3, r3
 8000786:	33b4      	adds	r3, #180	@ 0xb4
 8000788:	b29b      	uxth	r3, r3
 800078a:	803b      	strh	r3, [r7, #0]

        // Clamp to valid range
        if (right_y < WAVE_Y_RIGHT - WAVE_HEIGHT/2) right_y = WAVE_Y_RIGHT - WAVE_HEIGHT/2;
 800078c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000790:	2b81      	cmp	r3, #129	@ 0x81
 8000792:	dc01      	bgt.n	8000798 <LCD_DrawWaveforms+0x80>
 8000794:	2382      	movs	r3, #130	@ 0x82
 8000796:	803b      	strh	r3, [r7, #0]
        if (right_y > WAVE_Y_RIGHT + WAVE_HEIGHT/2) right_y = WAVE_Y_RIGHT + WAVE_HEIGHT/2;
 8000798:	f9b7 3000 	ldrsh.w	r3, [r7]
 800079c:	2be6      	cmp	r3, #230	@ 0xe6
 800079e:	dd01      	ble.n	80007a4 <LCD_DrawWaveforms+0x8c>
 80007a0:	23e6      	movs	r3, #230	@ 0xe6
 80007a2:	803b      	strh	r3, [r7, #0]

        // Draw pixels
        LCD_DrawPixel(x, left_y, COLOR_GREEN);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	8879      	ldrh	r1, [r7, #2]
 80007aa:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ff24 	bl	80005fc <LCD_DrawPixel>
        LCD_DrawPixel(x, right_y, COLOR_RED);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	b29b      	uxth	r3, r3
 80007b8:	8839      	ldrh	r1, [r7, #0]
 80007ba:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff1c 	bl	80005fc <LCD_DrawPixel>
    for (int x = 0; x < WAVE_SAMPLES; x++)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3301      	adds	r3, #1
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80007d0:	dba8      	blt.n	8000724 <LCD_DrawWaveforms+0xc>
    }
}
 80007d2:	bf00      	nop
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20013018 	.word	0x20013018
 80007e0:	200133d8 	.word	0x200133d8

080007e4 <main>:
  * @retval int
  */
//marker

int main(void)
{
 80007e4:	b5b0      	push	{r4, r5, r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af02      	add	r7, sp, #8

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 80007ea:	f001 fac5 	bl	8001d78 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ee:	f004 ff59 	bl	80056a4 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f2:	f000 f891 	bl	8000918 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80007f6:	f000 f901 	bl	80009fc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007fa:	f001 f89b 	bl	8001934 <MX_GPIO_Init>
  MX_DMA_Init();
 80007fe:	f001 f823 	bl	8001848 <MX_DMA_Init>
  MX_ADC3_Init();
 8000802:	f000 f92d 	bl	8000a60 <MX_ADC3_Init>
  MX_CRC_Init();
 8000806:	f000 f97d 	bl	8000b04 <MX_CRC_Init>
  MX_DCMI_Init();
 800080a:	f000 f99d 	bl	8000b48 <MX_DCMI_Init>
  MX_DMA2D_Init();
 800080e:	f000 f9cf 	bl	8000bb0 <MX_DMA2D_Init>
  MX_ETH_Init();
 8000812:	f000 f9ff 	bl	8000c14 <MX_ETH_Init>
  MX_FMC_Init();
 8000816:	f001 f83d 	bl	8001894 <MX_FMC_Init>
  MX_I2C1_Init();
 800081a:	f000 fa49 	bl	8000cb0 <MX_I2C1_Init>
  MX_I2C3_Init();
 800081e:	f000 fa87 	bl	8000d30 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000822:	f000 fac5 	bl	8000db0 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000826:	f000 fb45 	bl	8000eb4 <MX_QUADSPI_Init>
  MX_RTC_Init();
 800082a:	f000 fb6f 	bl	8000f0c <MX_RTC_Init>
  MX_SAI2_Init();
 800082e:	f000 fc11 	bl	8001054 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000832:	f000 fc6f 	bl	8001114 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8000836:	f000 fc8d 	bl	8001154 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800083a:	f000 fcbb 	bl	80011b4 <MX_SPI2_Init>
  MX_TIM1_Init();
 800083e:	f000 fcf7 	bl	8001230 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000842:	f000 fda1 	bl	8001388 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000846:	f000 fe15 	bl	8001474 <MX_TIM3_Init>
  MX_TIM5_Init();
 800084a:	f000 fe8b 	bl	8001564 <MX_TIM5_Init>
  MX_TIM8_Init();
 800084e:	f000 ff01 	bl	8001654 <MX_TIM8_Init>
  MX_TIM12_Init();
 8000852:	f000 ff53 	bl	80016fc <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8000856:	f000 ff97 	bl	8001788 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800085a:	f000 ffc5 	bl	80017e8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800085e:	f012 f94d 	bl	8012afc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  // Initialize for simultaneous microphone input and headphone output
  if (BSP_AUDIO_IN_OUT_Init(INPUT_DEVICE_DIGITAL_MICROPHONE_2,
 8000862:	2302      	movs	r3, #2
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	2310      	movs	r3, #16
 8000868:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800086c:	2102      	movs	r1, #2
 800086e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000872:	f004 fce5 	bl	8005240 <BSP_AUDIO_IN_OUT_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <main+0x9c>
                            OUTPUT_DEVICE_HEADPHONE,
                            SAI_AUDIO_FREQUENCY_16K,
                            DEFAULT_AUDIO_IN_BIT_RESOLUTION,
                            DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
  {
    Error_Handler();
 800087c:	f001 fb38 	bl	8001ef0 <Error_Handler>
  }

  // **FIX THE SLOT BUG**: Reconfigure Block A to use slots 0&2 for headphones
  extern SAI_HandleTypeDef haudio_out_sai;  // Declare external handle
  __HAL_SAI_DISABLE(&haudio_out_sai);       // Disable to modify
 8000880:	4b20      	ldr	r3, [pc, #128]	@ (8000904 <main+0x120>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <main+0x120>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800088e:	601a      	str	r2, [r3, #0]
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_02;  // Slots 0&2 for DAC
 8000890:	4b1c      	ldr	r3, [pc, #112]	@ (8000904 <main+0x120>)
 8000892:	2205      	movs	r2, #5
 8000894:	661a      	str	r2, [r3, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);            // Reinitialize
 8000896:	481b      	ldr	r0, [pc, #108]	@ (8000904 <main+0x120>)
 8000898:	f00c fd0e 	bl	800d2b8 <HAL_SAI_Init>
  __HAL_SAI_ENABLE(&haudio_out_sai);        // Re-enable
 800089c:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <main+0x120>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <main+0x120>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008aa:	601a      	str	r2, [r3, #0]

  // Set output volume (0-100)
  BSP_AUDIO_OUT_SetVolume(80);
 80008ac:	2050      	movs	r0, #80	@ 0x50
 80008ae:	f004 fb37 	bl	8004f20 <BSP_AUDIO_OUT_SetVolume>

  // Start playback (starts clock generation)
  if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80008b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008b6:	4814      	ldr	r0, [pc, #80]	@ (8000908 <main+0x124>)
 80008b8:	f004 fb08 	bl	8004ecc <BSP_AUDIO_OUT_Play>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <main+0xe2>
  {
    Error_Handler();
 80008c2:	f001 fb15 	bl	8001ef0 <Error_Handler>
  }

  // Start recording
  if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 80008c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008ca:	4810      	ldr	r0, [pc, #64]	@ (800090c <main+0x128>)
 80008cc:	f004 fd32 	bl	8005334 <BSP_AUDIO_IN_Record>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <main+0xf6>
  {
    Error_Handler();
 80008d6:	f001 fb0b 	bl	8001ef0 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 80008da:	4b0d      	ldr	r3, [pc, #52]	@ (8000910 <main+0x12c>)
 80008dc:	1d3c      	adds	r4, r7, #4
 80008de:	461d      	mov	r5, r3
 80008e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f014 fdc9 	bl	8015488 <osThreadCreate>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a06      	ldr	r2, [pc, #24]	@ (8000914 <main+0x130>)
 80008fa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80008fc:	f014 fda1 	bl	8015442 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <main+0x11c>
 8000904:	2001385c 	.word	0x2001385c
 8000908:	20011000 	.word	0x20011000
 800090c:	20010000 	.word	0x20010000
 8000910:	080183c8 	.word	0x080183c8
 8000914:	20013010 	.word	0x20013010

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	@ 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0320 	add.w	r3, r7, #32
 8000922:	2230      	movs	r2, #48	@ 0x30
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f017 fca0 	bl	801826c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800093c:	f00a fc9c 	bl	800b278 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000940:	4b2c      	ldr	r3, [pc, #176]	@ (80009f4 <SystemClock_Config+0xdc>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000944:	4a2b      	ldr	r2, [pc, #172]	@ (80009f4 <SystemClock_Config+0xdc>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	@ 0x40
 800094c:	4b29      	ldr	r3, [pc, #164]	@ (80009f4 <SystemClock_Config+0xdc>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000958:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <SystemClock_Config+0xe0>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a26      	ldr	r2, [pc, #152]	@ (80009f8 <SystemClock_Config+0xe0>)
 800095e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000962:	6013      	str	r3, [r2, #0]
 8000964:	4b24      	ldr	r3, [pc, #144]	@ (80009f8 <SystemClock_Config+0xe0>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000970:	2309      	movs	r3, #9
 8000972:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000974:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800097a:	2301      	movs	r3, #1
 800097c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097e:	2302      	movs	r3, #2
 8000980:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000982:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000986:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000988:	2319      	movs	r3, #25
 800098a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 800098c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000990:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000992:	2302      	movs	r3, #2
 8000994:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000996:	2309      	movs	r3, #9
 8000998:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099a:	f107 0320 	add.w	r3, r7, #32
 800099e:	4618      	mov	r0, r3
 80009a0:	f00a fd8c 	bl	800b4bc <HAL_RCC_OscConfig>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009aa:	f001 faa1 	bl	8001ef0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009ae:	f00a fc73 	bl	800b298 <HAL_PWREx_EnableOverDrive>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80009b8:	f001 fa9a 	bl	8001ef0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009bc:	230f      	movs	r3, #15
 80009be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c0:	2302      	movs	r3, #2
 80009c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80009d4:	f107 030c 	add.w	r3, r7, #12
 80009d8:	2106      	movs	r1, #6
 80009da:	4618      	mov	r0, r3
 80009dc:	f00b f812 	bl	800ba04 <HAL_RCC_ClockConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80009e6:	f001 fa83 	bl	8001ef0 <Error_Handler>
  }
}
 80009ea:	bf00      	nop
 80009ec:	3750      	adds	r7, #80	@ 0x50
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40007000 	.word	0x40007000

080009fc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b0a2      	sub	sp, #136	@ 0x88
 8000a00:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	2284      	movs	r2, #132	@ 0x84
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f017 fc2f 	bl	801826c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000a0e:	4b13      	ldr	r3, [pc, #76]	@ (8000a5c <PeriphCommonClock_Config+0x60>)
 8000a10:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000a12:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a16:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000a18:	2305      	movs	r3, #5
 8000a1a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000a20:	2303      	movs	r3, #3
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000a24:	2301      	movs	r3, #1
 8000a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000a28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000a32:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	4618      	mov	r0, r3
 8000a44:	f00b f9f6 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a4e:	f001 fa4f 	bl	8001ef0 <Error_Handler>
  }
}
 8000a52:	bf00      	nop
 8000a54:	3788      	adds	r7, #136	@ 0x88
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	00b00008 	.word	0x00b00008

08000a60 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a66:	463b      	mov	r3, r7
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a72:	4b21      	ldr	r3, [pc, #132]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a74:	4a21      	ldr	r2, [pc, #132]	@ (8000afc <MX_ADC3_Init+0x9c>)
 8000a76:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a78:	4b1f      	ldr	r3, [pc, #124]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a7e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a80:	4b1d      	ldr	r3, [pc, #116]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a86:	4b1c      	ldr	r3, [pc, #112]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a92:	4b19      	ldr	r3, [pc, #100]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a9a:	4b17      	ldr	r3, [pc, #92]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000aa0:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000aa2:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <MX_ADC3_Init+0xa0>)
 8000aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aa6:	4b14      	ldr	r3, [pc, #80]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000aac:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000ab2:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ac0:	480d      	ldr	r0, [pc, #52]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000ac2:	f004 fe41 	bl	8005748 <HAL_ADC_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000acc:	f001 fa10 	bl	8001ef0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000adc:	463b      	mov	r3, r7
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <MX_ADC3_Init+0x98>)
 8000ae2:	f004 fe75 	bl	80057d0 <HAL_ADC_ConfigChannel>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000aec:	f001 fa00 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000af0:	bf00      	nop
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200126a0 	.word	0x200126a0
 8000afc:	40012200 	.word	0x40012200
 8000b00:	0f000001 	.word	0x0f000001

08000b04 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b08:	4b0d      	ldr	r3, [pc, #52]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b44 <MX_CRC_Init+0x40>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b26:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b2c:	4804      	ldr	r0, [pc, #16]	@ (8000b40 <MX_CRC_Init+0x3c>)
 8000b2e:	f005 f9fd 	bl	8005f2c <HAL_CRC_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b38:	f001 f9da 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200126e8 	.word	0x200126e8
 8000b44:	40023000 	.word	0x40023000

08000b48 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000b4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b4e:	4a17      	ldr	r2, [pc, #92]	@ (8000bac <MX_DCMI_Init+0x64>)
 8000b50:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000b58:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000b70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000b82:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000b88:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <MX_DCMI_Init+0x60>)
 8000b96:	f005 fabb 	bl	8006110 <HAL_DCMI_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000ba0:	f001 f9a6 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	2001270c 	.word	0x2001270c
 8000bac:	50050000 	.word	0x50050000

08000bb0 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000bb4:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bb6:	4a16      	ldr	r2, [pc, #88]	@ (8000c10 <MX_DMA2D_Init+0x60>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000bba:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000bc0:	4b12      	ldr	r3, [pc, #72]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000be4:	4809      	ldr	r0, [pc, #36]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000be6:	f005 feef 	bl	80069c8 <HAL_DMA2D_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000bf0:	f001 f97e 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_DMA2D_Init+0x5c>)
 8000bf8:	f006 f954 	bl	8006ea4 <HAL_DMA2D_ConfigLayer>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000c02:	f001 f975 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2001275c 	.word	0x2001275c
 8000c10:	4002b000 	.word	0x4002b000

08000c14 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c18:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c1a:	4a20      	ldr	r2, [pc, #128]	@ (8000c9c <MX_ETH_Init+0x88>)
 8000c1c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000c1e:	4b20      	ldr	r3, [pc, #128]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c24:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c26:	2280      	movs	r2, #128	@ 0x80
 8000c28:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c2c:	22e1      	movs	r2, #225	@ 0xe1
 8000c2e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c30:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c42:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c44:	4a16      	ldr	r2, [pc, #88]	@ (8000ca0 <MX_ETH_Init+0x8c>)
 8000c46:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c48:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c4a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000c4e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c52:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <MX_ETH_Init+0x90>)
 8000c54:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c58:	4a13      	ldr	r2, [pc, #76]	@ (8000ca8 <MX_ETH_Init+0x94>)
 8000c5a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c5e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000c62:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000c64:	480c      	ldr	r0, [pc, #48]	@ (8000c98 <MX_ETH_Init+0x84>)
 8000c66:	f006 fa4b 	bl	8007100 <HAL_ETH_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000c70:	f001 f93e 	bl	8001ef0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000c74:	2238      	movs	r2, #56	@ 0x38
 8000c76:	2100      	movs	r1, #0
 8000c78:	480c      	ldr	r0, [pc, #48]	@ (8000cac <MX_ETH_Init+0x98>)
 8000c7a:	f017 faf7 	bl	801826c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <MX_ETH_Init+0x98>)
 8000c80:	2221      	movs	r2, #33	@ 0x21
 8000c82:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_ETH_Init+0x98>)
 8000c86:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000c8a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000c8c:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <MX_ETH_Init+0x98>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	2001279c 	.word	0x2001279c
 8000c9c:	40028000 	.word	0x40028000
 8000ca0:	2001379c 	.word	0x2001379c
 8000ca4:	20012154 	.word	0x20012154
 8000ca8:	200120b4 	.word	0x200120b4
 8000cac:	20012668 	.word	0x20012668

08000cb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d28 <MX_I2C1_Init+0x78>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d2c <MX_I2C1_Init+0x7c>)
 8000cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd8:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cde:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cea:	480e      	ldr	r0, [pc, #56]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cec:	f009 f950 	bl	8009f90 <HAL_I2C_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cf6:	f001 f8fb 	bl	8001ef0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4809      	ldr	r0, [pc, #36]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cfe:	f009 ff11 	bl	800ab24 <HAL_I2CEx_ConfigAnalogFilter>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d08:	f001 f8f2 	bl	8001ef0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000d10:	f009 ff53 	bl	800abba <HAL_I2CEx_ConfigDigitalFilter>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d1a:	f001 f8e9 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	2001284c 	.word	0x2001284c
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	00c0eaff 	.word	0x00c0eaff

08000d30 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000d34:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d36:	4a1c      	ldr	r2, [pc, #112]	@ (8000da8 <MX_I2C3_Init+0x78>)
 8000d38:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dac <MX_I2C3_Init+0x7c>)
 8000d3e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000d40:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d46:	4b17      	ldr	r3, [pc, #92]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d4c:	4b15      	ldr	r3, [pc, #84]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d58:	4b12      	ldr	r3, [pc, #72]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d5e:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000d6a:	480e      	ldr	r0, [pc, #56]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d6c:	f009 f910 	bl	8009f90 <HAL_I2C_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000d76:	f001 f8bb 	bl	8001ef0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4809      	ldr	r0, [pc, #36]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d7e:	f009 fed1 	bl	800ab24 <HAL_I2CEx_ConfigAnalogFilter>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000d88:	f001 f8b2 	bl	8001ef0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <MX_I2C3_Init+0x74>)
 8000d90:	f009 ff13 	bl	800abba <HAL_I2CEx_ConfigDigitalFilter>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000d9a:	f001 f8a9 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200128a0 	.word	0x200128a0
 8000da8:	40005c00 	.word	0x40005c00
 8000dac:	00c0eaff 	.word	0x00c0eaff

08000db0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08e      	sub	sp, #56	@ 0x38
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2234      	movs	r2, #52	@ 0x34
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f017 fa55 	bl	801826c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000dc2:	4b3a      	ldr	r3, [pc, #232]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dc4:	4a3a      	ldr	r2, [pc, #232]	@ (8000eb0 <MX_LTDC_Init+0x100>)
 8000dc6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000dc8:	4b38      	ldr	r3, [pc, #224]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000dce:	4b37      	ldr	r3, [pc, #220]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000dd4:	4b35      	ldr	r3, [pc, #212]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000dda:	4b34      	ldr	r3, [pc, #208]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000de0:	4b32      	ldr	r3, [pc, #200]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000de2:	2228      	movs	r2, #40	@ 0x28
 8000de4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000de6:	4b31      	ldr	r3, [pc, #196]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000de8:	2209      	movs	r2, #9
 8000dea:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000dec:	4b2f      	ldr	r3, [pc, #188]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dee:	2235      	movs	r2, #53	@ 0x35
 8000df0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000df2:	4b2e      	ldr	r3, [pc, #184]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000df4:	220b      	movs	r2, #11
 8000df6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000df8:	4b2c      	ldr	r3, [pc, #176]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000dfa:	f240 2215 	movw	r2, #533	@ 0x215
 8000dfe:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e02:	f240 121b 	movw	r2, #283	@ 0x11b
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000e08:	4b28      	ldr	r3, [pc, #160]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e0a:	f240 2235 	movw	r2, #565	@ 0x235
 8000e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000e10:	4b26      	ldr	r3, [pc, #152]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e12:	f240 121d 	movw	r2, #285	@ 0x11d
 8000e16:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000e18:	4b24      	ldr	r3, [pc, #144]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000e20:	4b22      	ldr	r3, [pc, #136]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000e28:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e30:	481e      	ldr	r0, [pc, #120]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e32:	f009 ff0e 	bl	800ac52 <HAL_LTDC_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000e3c:	f001 f858 	bl	8001ef0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000e44:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000e48:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000e4e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000e52:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000e54:	2302      	movs	r3, #2
 8000e56:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000e58:	23ff      	movs	r3, #255	@ 0xff
 8000e5a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000e60:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e64:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000e6a:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000e70:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000e76:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	2200      	movs	r2, #0
 8000e92:	4619      	mov	r1, r3
 8000e94:	4805      	ldr	r0, [pc, #20]	@ (8000eac <MX_LTDC_Init+0xfc>)
 8000e96:	f00a f83b 	bl	800af10 <HAL_LTDC_ConfigLayer>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000ea0:	f001 f826 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000ea4:	bf00      	nop
 8000ea6:	3738      	adds	r7, #56	@ 0x38
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	200128f4 	.word	0x200128f4
 8000eb0:	40016800 	.word	0x40016800

08000eb4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000eba:	4a13      	ldr	r2, [pc, #76]	@ (8000f08 <MX_QUADSPI_Init+0x54>)
 8000ebc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000ebe:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ec6:	2204      	movs	r2, #4
 8000ec8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000eca:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ecc:	2210      	movs	r2, #16
 8000ece:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ed2:	2218      	movs	r2, #24
 8000ed4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ed8:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000edc:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000ede:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000ee4:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000eea:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000ef0:	4804      	ldr	r0, [pc, #16]	@ (8000f04 <MX_QUADSPI_Init+0x50>)
 8000ef2:	f00a fa21 	bl	800b338 <HAL_QSPI_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000efc:	f000 fff8 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2001299c 	.word	0x2001299c
 8000f08:	a0001000 	.word	0xa0001000

08000f0c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b090      	sub	sp, #64	@ 0x40
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f12:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
 8000f20:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000f26:	463b      	mov	r3, r7
 8000f28:	2228      	movs	r2, #40	@ 0x28
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f017 f99d 	bl	801826c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f32:	4b46      	ldr	r3, [pc, #280]	@ (800104c <MX_RTC_Init+0x140>)
 8000f34:	4a46      	ldr	r2, [pc, #280]	@ (8001050 <MX_RTC_Init+0x144>)
 8000f36:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f38:	4b44      	ldr	r3, [pc, #272]	@ (800104c <MX_RTC_Init+0x140>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f3e:	4b43      	ldr	r3, [pc, #268]	@ (800104c <MX_RTC_Init+0x140>)
 8000f40:	227f      	movs	r2, #127	@ 0x7f
 8000f42:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f44:	4b41      	ldr	r3, [pc, #260]	@ (800104c <MX_RTC_Init+0x140>)
 8000f46:	22ff      	movs	r2, #255	@ 0xff
 8000f48:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f4a:	4b40      	ldr	r3, [pc, #256]	@ (800104c <MX_RTC_Init+0x140>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f50:	4b3e      	ldr	r3, [pc, #248]	@ (800104c <MX_RTC_Init+0x140>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f56:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <MX_RTC_Init+0x140>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f5c:	483b      	ldr	r0, [pc, #236]	@ (800104c <MX_RTC_Init+0x140>)
 8000f5e:	f00b fda5 	bl	800caac <HAL_RTC_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000f68:	f000 ffc2 	bl	8001ef0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f82:	2300      	movs	r3, #0
 8000f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000f86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	482f      	ldr	r0, [pc, #188]	@ (800104c <MX_RTC_Init+0x140>)
 8000f90:	f00b fe0e 	bl	800cbb0 <HAL_RTC_SetTime>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000f9a:	f000 ffa9 	bl	8001ef0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000fb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4823      	ldr	r0, [pc, #140]	@ (800104c <MX_RTC_Init+0x140>)
 8000fc0:	f00b fe90 	bl	800cce4 <HAL_RTC_SetDate>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000fca:	f000 ff91 	bl	8001ef0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ffe:	463b      	mov	r3, r7
 8001000:	2201      	movs	r2, #1
 8001002:	4619      	mov	r1, r3
 8001004:	4811      	ldr	r0, [pc, #68]	@ (800104c <MX_RTC_Init+0x140>)
 8001006:	f00b fef1 	bl	800cdec <HAL_RTC_SetAlarm>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001010:	f000 ff6e 	bl	8001ef0 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001014:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800101a:	463b      	mov	r3, r7
 800101c:	2201      	movs	r2, #1
 800101e:	4619      	mov	r1, r3
 8001020:	480a      	ldr	r0, [pc, #40]	@ (800104c <MX_RTC_Init+0x140>)
 8001022:	f00b fee3 	bl	800cdec <HAL_RTC_SetAlarm>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 800102c:	f000 ff60 	bl	8001ef0 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001030:	2202      	movs	r2, #2
 8001032:	2100      	movs	r1, #0
 8001034:	4805      	ldr	r0, [pc, #20]	@ (800104c <MX_RTC_Init+0x140>)
 8001036:	f00c f8a3 	bl	800d180 <HAL_RTCEx_SetTimeStamp>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8001040:	f000 ff56 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	3740      	adds	r7, #64	@ 0x40
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200129e8 	.word	0x200129e8
 8001050:	40002800 	.word	0x40002800

08001054 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8001058:	4b2a      	ldr	r3, [pc, #168]	@ (8001104 <MX_SAI2_Init+0xb0>)
 800105a:	4a2b      	ldr	r2, [pc, #172]	@ (8001108 <MX_SAI2_Init+0xb4>)
 800105c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 800105e:	4b29      	ldr	r3, [pc, #164]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001060:	2200      	movs	r2, #0
 8001062:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001064:	4b27      	ldr	r3, [pc, #156]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800106a:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <MX_SAI2_Init+0xb0>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001070:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001076:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 800107c:	4b21      	ldr	r3, [pc, #132]	@ (8001104 <MX_SAI2_Init+0xb0>)
 800107e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001082:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001084:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800108a:	4b1e      	ldr	r3, [pc, #120]	@ (8001104 <MX_SAI2_Init+0xb0>)
 800108c:	2200      	movs	r2, #0
 800108e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001090:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001092:	2200      	movs	r2, #0
 8001094:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001096:	4b1b      	ldr	r3, [pc, #108]	@ (8001104 <MX_SAI2_Init+0xb0>)
 8001098:	2200      	movs	r2, #0
 800109a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800109c:	2302      	movs	r3, #2
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	4818      	ldr	r0, [pc, #96]	@ (8001104 <MX_SAI2_Init+0xb0>)
 80010a4:	f00c f8d4 	bl	800d250 <HAL_SAI_InitProtocol>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80010ae:	f000 ff1f 	bl	8001ef0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80010b2:	4b16      	ldr	r3, [pc, #88]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010b4:	4a16      	ldr	r2, [pc, #88]	@ (8001110 <MX_SAI2_Init+0xbc>)
 80010b6:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80010b8:	4b14      	ldr	r3, [pc, #80]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80010be:	4b13      	ldr	r3, [pc, #76]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010c4:	4b11      	ldr	r3, [pc, #68]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010ca:	4b10      	ldr	r3, [pc, #64]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010d0:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80010d6:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80010dc:	4b0b      	ldr	r3, [pc, #44]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80010e2:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80010e8:	2302      	movs	r3, #2
 80010ea:	2200      	movs	r2, #0
 80010ec:	2100      	movs	r1, #0
 80010ee:	4807      	ldr	r0, [pc, #28]	@ (800110c <MX_SAI2_Init+0xb8>)
 80010f0:	f00c f8ae 	bl	800d250 <HAL_SAI_InitProtocol>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80010fa:	f000 fef9 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20012a08 	.word	0x20012a08
 8001108:	40015c04 	.word	0x40015c04
 800110c:	20012a8c 	.word	0x20012a8c
 8001110:	40015c24 	.word	0x40015c24

08001114 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 800111a:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <MX_SDMMC1_SD_Init+0x3c>)
 800111c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001124:	4b09      	ldr	r3, [pc, #36]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800112a:	4b08      	ldr	r3, [pc, #32]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001136:	4b05      	ldr	r3, [pc, #20]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800113c:	4b03      	ldr	r3, [pc, #12]	@ (800114c <MX_SDMMC1_SD_Init+0x38>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	20012bd0 	.word	0x20012bd0
 8001150:	40012c00 	.word	0x40012c00

08001154 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8001158:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 800115a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800115e:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8001160:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001162:	2200      	movs	r2, #0
 8001164:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8001166:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 800116c:	4b10      	ldr	r3, [pc, #64]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8001172:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8001178:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 800117e:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8001184:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 800118c:	2200      	movs	r2, #0
 800118e:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001190:	4b07      	ldr	r3, [pc, #28]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001192:	2200      	movs	r2, #0
 8001194:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 8001198:	2200      	movs	r2, #0
 800119a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	@ (80011b0 <MX_SPDIFRX_Init+0x5c>)
 800119e:	f00d fea5 	bl	800eeec <HAL_SPDIFRX_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 80011a8:	f000 fea2 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20012c54 	.word	0x20012c54

080011b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011ba:	4a1c      	ldr	r2, [pc, #112]	@ (800122c <MX_SPI2_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011be:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011cc:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011ce:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80011d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d4:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011da:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011e0:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <MX_SPI2_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <MX_SPI2_Init+0x74>)
 8001202:	2207      	movs	r2, #7
 8001204:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001206:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <MX_SPI2_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <MX_SPI2_Init+0x74>)
 800120e:	2208      	movs	r2, #8
 8001210:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001212:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_SPI2_Init+0x74>)
 8001214:	f00d fec6 	bl	800efa4 <HAL_SPI_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800121e:	f000 fe67 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20012ca0 	.word	0x20012ca0
 800122c:	40003800 	.word	0x40003800

08001230 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b09a      	sub	sp, #104	@ 0x68
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001236:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001244:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001250:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
 8001260:	615a      	str	r2, [r3, #20]
 8001262:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	222c      	movs	r2, #44	@ 0x2c
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f016 fffe 	bl	801826c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001270:	4b43      	ldr	r3, [pc, #268]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001272:	4a44      	ldr	r2, [pc, #272]	@ (8001384 <MX_TIM1_Init+0x154>)
 8001274:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001276:	4b42      	ldr	r3, [pc, #264]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001278:	2200      	movs	r2, #0
 800127a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127c:	4b40      	ldr	r3, [pc, #256]	@ (8001380 <MX_TIM1_Init+0x150>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001282:	4b3f      	ldr	r3, [pc, #252]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001284:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001288:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800128a:	4b3d      	ldr	r3, [pc, #244]	@ (8001380 <MX_TIM1_Init+0x150>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001290:	4b3b      	ldr	r3, [pc, #236]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001296:	4b3a      	ldr	r3, [pc, #232]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800129c:	4838      	ldr	r0, [pc, #224]	@ (8001380 <MX_TIM1_Init+0x150>)
 800129e:	f00d ff2c 	bl	800f0fa <HAL_TIM_Base_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012a8:	f000 fe22 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012b6:	4619      	mov	r1, r3
 80012b8:	4831      	ldr	r0, [pc, #196]	@ (8001380 <MX_TIM1_Init+0x150>)
 80012ba:	f00e fa5f 	bl	800f77c <HAL_TIM_ConfigClockSource>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80012c4:	f000 fe14 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012c8:	482d      	ldr	r0, [pc, #180]	@ (8001380 <MX_TIM1_Init+0x150>)
 80012ca:	f00d ffe5 	bl	800f298 <HAL_TIM_PWM_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80012d4:	f000 fe0c 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80012e8:	4619      	mov	r1, r3
 80012ea:	4825      	ldr	r0, [pc, #148]	@ (8001380 <MX_TIM1_Init+0x150>)
 80012ec:	f00e fed6 	bl	801009c <HAL_TIMEx_MasterConfigSynchronization>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80012f6:	f000 fdfb 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012fa:	2360      	movs	r3, #96	@ 0x60
 80012fc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001302:	2300      	movs	r3, #0
 8001304:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001306:	2300      	movs	r3, #0
 8001308:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800130e:	2300      	movs	r3, #0
 8001310:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001316:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800131a:	2200      	movs	r2, #0
 800131c:	4619      	mov	r1, r3
 800131e:	4818      	ldr	r0, [pc, #96]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001320:	f00e f918 	bl	800f554 <HAL_TIM_PWM_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800132a:	f000 fde1 	bl	8001ef0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001342:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001346:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001350:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	4619      	mov	r1, r3
 8001362:	4807      	ldr	r0, [pc, #28]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001364:	f00e ff28 	bl	80101b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800136e:	f000 fdbf 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001372:	4803      	ldr	r0, [pc, #12]	@ (8001380 <MX_TIM1_Init+0x150>)
 8001374:	f001 fc00 	bl	8002b78 <HAL_TIM_MspPostInit>

}
 8001378:	bf00      	nop
 800137a:	3768      	adds	r7, #104	@ 0x68
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20012d04 	.word	0x20012d04
 8001384:	40010000 	.word	0x40010000

08001388 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08e      	sub	sp, #56	@ 0x38
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a8:	463b      	mov	r3, r7
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]
 80013b6:	615a      	str	r2, [r3, #20]
 80013b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c8:	4b29      	ldr	r3, [pc, #164]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013ce:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d6:	4b26      	ldr	r3, [pc, #152]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013dc:	4b24      	ldr	r3, [pc, #144]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013e2:	4823      	ldr	r0, [pc, #140]	@ (8001470 <MX_TIM2_Init+0xe8>)
 80013e4:	f00d fe89 	bl	800f0fa <HAL_TIM_Base_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80013ee:	f000 fd7f 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fc:	4619      	mov	r1, r3
 80013fe:	481c      	ldr	r0, [pc, #112]	@ (8001470 <MX_TIM2_Init+0xe8>)
 8001400:	f00e f9bc 	bl	800f77c <HAL_TIM_ConfigClockSource>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800140a:	f000 fd71 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800140e:	4818      	ldr	r0, [pc, #96]	@ (8001470 <MX_TIM2_Init+0xe8>)
 8001410:	f00d ff42 	bl	800f298 <HAL_TIM_PWM_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800141a:	f000 fd69 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	4619      	mov	r1, r3
 800142c:	4810      	ldr	r0, [pc, #64]	@ (8001470 <MX_TIM2_Init+0xe8>)
 800142e:	f00e fe35 	bl	801009c <HAL_TIMEx_MasterConfigSynchronization>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001438:	f000 fd5a 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800143c:	2360      	movs	r3, #96	@ 0x60
 800143e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001444:	2300      	movs	r3, #0
 8001446:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	4619      	mov	r1, r3
 8001452:	4807      	ldr	r0, [pc, #28]	@ (8001470 <MX_TIM2_Init+0xe8>)
 8001454:	f00e f87e 	bl	800f554 <HAL_TIM_PWM_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800145e:	f000 fd47 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001462:	4803      	ldr	r0, [pc, #12]	@ (8001470 <MX_TIM2_Init+0xe8>)
 8001464:	f001 fb88 	bl	8002b78 <HAL_TIM_MspPostInit>

}
 8001468:	bf00      	nop
 800146a:	3738      	adds	r7, #56	@ 0x38
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20012d50 	.word	0x20012d50

08001474 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08e      	sub	sp, #56	@ 0x38
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800147a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]
 80014a2:	615a      	str	r2, [r3, #20]
 80014a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014a6:	4b2d      	ldr	r3, [pc, #180]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001560 <MX_TIM3_Init+0xec>)
 80014aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014ac:	4b2b      	ldr	r3, [pc, #172]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b2:	4b2a      	ldr	r3, [pc, #168]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014b8:	4b28      	ldr	r3, [pc, #160]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c0:	4b26      	ldr	r3, [pc, #152]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c6:	4b25      	ldr	r3, [pc, #148]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014cc:	4823      	ldr	r0, [pc, #140]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014ce:	f00d fe14 	bl	800f0fa <HAL_TIM_Base_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80014d8:	f000 fd0a 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014e6:	4619      	mov	r1, r3
 80014e8:	481c      	ldr	r0, [pc, #112]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014ea:	f00e f947 	bl	800f77c <HAL_TIM_ConfigClockSource>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80014f4:	f000 fcfc 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014f8:	4818      	ldr	r0, [pc, #96]	@ (800155c <MX_TIM3_Init+0xe8>)
 80014fa:	f00d fecd 	bl	800f298 <HAL_TIM_PWM_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001504:	f000 fcf4 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001510:	f107 031c 	add.w	r3, r7, #28
 8001514:	4619      	mov	r1, r3
 8001516:	4811      	ldr	r0, [pc, #68]	@ (800155c <MX_TIM3_Init+0xe8>)
 8001518:	f00e fdc0 	bl	801009c <HAL_TIMEx_MasterConfigSynchronization>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001522:	f000 fce5 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001526:	2360      	movs	r3, #96	@ 0x60
 8001528:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	2200      	movs	r2, #0
 800153a:	4619      	mov	r1, r3
 800153c:	4807      	ldr	r0, [pc, #28]	@ (800155c <MX_TIM3_Init+0xe8>)
 800153e:	f00e f809 	bl	800f554 <HAL_TIM_PWM_ConfigChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001548:	f000 fcd2 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800154c:	4803      	ldr	r0, [pc, #12]	@ (800155c <MX_TIM3_Init+0xe8>)
 800154e:	f001 fb13 	bl	8002b78 <HAL_TIM_MspPostInit>

}
 8001552:	bf00      	nop
 8001554:	3738      	adds	r7, #56	@ 0x38
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20012d9c 	.word	0x20012d9c
 8001560:	40000400 	.word	0x40000400

08001564 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08e      	sub	sp, #56	@ 0x38
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800156a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001584:	463b      	mov	r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]
 8001592:	615a      	str	r2, [r3, #20]
 8001594:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001596:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <MX_TIM5_Init+0xe8>)
 8001598:	4a2d      	ldr	r2, [pc, #180]	@ (8001650 <MX_TIM5_Init+0xec>)
 800159a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800159c:	4b2b      	ldr	r3, [pc, #172]	@ (800164c <MX_TIM5_Init+0xe8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015ae:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b26      	ldr	r3, [pc, #152]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b25      	ldr	r3, [pc, #148]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015bc:	4823      	ldr	r0, [pc, #140]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015be:	f00d fd9c 	bl	800f0fa <HAL_TIM_Base_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80015c8:	f000 fc92 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d6:	4619      	mov	r1, r3
 80015d8:	481c      	ldr	r0, [pc, #112]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015da:	f00e f8cf 	bl	800f77c <HAL_TIM_ConfigClockSource>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80015e4:	f000 fc84 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80015e8:	4818      	ldr	r0, [pc, #96]	@ (800164c <MX_TIM5_Init+0xe8>)
 80015ea:	f00d fe55 	bl	800f298 <HAL_TIM_PWM_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80015f4:	f000 fc7c 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	4811      	ldr	r0, [pc, #68]	@ (800164c <MX_TIM5_Init+0xe8>)
 8001608:	f00e fd48 	bl	801009c <HAL_TIMEx_MasterConfigSynchronization>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001612:	f000 fc6d 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001616:	2360      	movs	r3, #96	@ 0x60
 8001618:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001626:	463b      	mov	r3, r7
 8001628:	220c      	movs	r2, #12
 800162a:	4619      	mov	r1, r3
 800162c:	4807      	ldr	r0, [pc, #28]	@ (800164c <MX_TIM5_Init+0xe8>)
 800162e:	f00d ff91 	bl	800f554 <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001638:	f000 fc5a 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800163c:	4803      	ldr	r0, [pc, #12]	@ (800164c <MX_TIM5_Init+0xe8>)
 800163e:	f001 fa9b 	bl	8002b78 <HAL_TIM_MspPostInit>

}
 8001642:	bf00      	nop
 8001644:	3738      	adds	r7, #56	@ 0x38
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20012de8 	.word	0x20012de8
 8001650:	40000c00 	.word	0x40000c00

08001654 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165a:	f107 0310 	add.w	r3, r7, #16
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	609a      	str	r2, [r3, #8]
 8001666:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001672:	4b20      	ldr	r3, [pc, #128]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 8001674:	4a20      	ldr	r2, [pc, #128]	@ (80016f8 <MX_TIM8_Init+0xa4>)
 8001676:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001678:	4b1e      	ldr	r3, [pc, #120]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 800167a:	2200      	movs	r2, #0
 800167c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800167e:	4b1d      	ldr	r3, [pc, #116]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001684:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 8001686:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800168a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001692:	4b18      	ldr	r3, [pc, #96]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001698:	4b16      	ldr	r3, [pc, #88]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800169e:	4815      	ldr	r0, [pc, #84]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 80016a0:	f00d fd2b 	bl	800f0fa <HAL_TIM_Base_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80016aa:	f000 fc21 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	4619      	mov	r1, r3
 80016ba:	480e      	ldr	r0, [pc, #56]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 80016bc:	f00e f85e 	bl	800f77c <HAL_TIM_ConfigClockSource>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80016c6:	f000 fc13 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	4619      	mov	r1, r3
 80016da:	4806      	ldr	r0, [pc, #24]	@ (80016f4 <MX_TIM8_Init+0xa0>)
 80016dc:	f00e fcde 	bl	801009c <HAL_TIMEx_MasterConfigSynchronization>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80016e6:	f000 fc03 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	3720      	adds	r7, #32
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20012e34 	.word	0x20012e34
 80016f8:	40010400 	.word	0x40010400

080016fc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
 8001710:	615a      	str	r2, [r3, #20]
 8001712:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001714:	4b1a      	ldr	r3, [pc, #104]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001716:	4a1b      	ldr	r2, [pc, #108]	@ (8001784 <MX_TIM12_Init+0x88>)
 8001718:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800171a:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <MX_TIM12_Init+0x84>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b17      	ldr	r3, [pc, #92]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001726:	4b16      	ldr	r3, [pc, #88]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001728:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800172c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b14      	ldr	r3, [pc, #80]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800173a:	4811      	ldr	r0, [pc, #68]	@ (8001780 <MX_TIM12_Init+0x84>)
 800173c:	f00d fdac 	bl	800f298 <HAL_TIM_PWM_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001746:	f000 fbd3 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800174a:	2360      	movs	r3, #96	@ 0x60
 800174c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	2200      	movs	r2, #0
 800175e:	4619      	mov	r1, r3
 8001760:	4807      	ldr	r0, [pc, #28]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001762:	f00d fef7 	bl	800f554 <HAL_TIM_PWM_ConfigChannel>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 800176c:	f000 fbc0 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <MX_TIM12_Init+0x84>)
 8001772:	f001 fa01 	bl	8002b78 <HAL_TIM_MspPostInit>

}
 8001776:	bf00      	nop
 8001778:	3720      	adds	r7, #32
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20012e80 	.word	0x20012e80
 8001784:	40001800 	.word	0x40001800

08001788 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800178c:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 800178e:	4a15      	ldr	r2, [pc, #84]	@ (80017e4 <MX_USART1_UART_Init+0x5c>)
 8001790:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001792:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 8001794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001798:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017ae:	220c      	movs	r2, #12
 80017b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b8:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017be:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <MX_USART1_UART_Init+0x58>)
 80017cc:	f00e fd90 	bl	80102f0 <HAL_UART_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80017d6:	f000 fb8b 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20012ecc 	.word	0x20012ecc
 80017e4:	40011000 	.word	0x40011000

080017e8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 80017ee:	4a15      	ldr	r2, [pc, #84]	@ (8001844 <MX_USART6_UART_Init+0x5c>)
 80017f0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80017f2:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 80017f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017f8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001800:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800180c:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 800180e:	220c      	movs	r2, #12
 8001810:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001818:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181e:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800182a:	4805      	ldr	r0, [pc, #20]	@ (8001840 <MX_USART6_UART_Init+0x58>)
 800182c:	f00e fd60 	bl	80102f0 <HAL_UART_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001836:	f000 fb5b 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20012f54 	.word	0x20012f54
 8001844:	40011400 	.word	0x40011400

08001848 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800184e:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <MX_DMA_Init+0x48>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a0f      	ldr	r2, [pc, #60]	@ (8001890 <MX_DMA_Init+0x48>)
 8001854:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b0d      	ldr	r3, [pc, #52]	@ (8001890 <MX_DMA_Init+0x48>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2105      	movs	r1, #5
 800186a:	203c      	movs	r0, #60	@ 0x3c
 800186c:	f004 fabc 	bl	8005de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001870:	203c      	movs	r0, #60	@ 0x3c
 8001872:	f004 fad5 	bl	8005e20 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	2045      	movs	r0, #69	@ 0x45
 800187c:	f004 fab4 	bl	8005de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001880:	2045      	movs	r0, #69	@ 0x45
 8001882:	f004 facd 	bl	8005e20 <HAL_NVIC_EnableIRQ>

}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800

08001894 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
 80018a8:	615a      	str	r2, [r3, #20]
 80018aa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_FMC_Init+0x98>)
 80018ae:	4a20      	ldr	r2, [pc, #128]	@ (8001930 <MX_FMC_Init+0x9c>)
 80018b0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <MX_FMC_Init+0x98>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80018b8:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_FMC_Init+0x98>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80018be:	4b1b      	ldr	r3, [pc, #108]	@ (800192c <MX_FMC_Init+0x98>)
 80018c0:	2204      	movs	r2, #4
 80018c2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80018c4:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_FMC_Init+0x98>)
 80018c6:	2210      	movs	r2, #16
 80018c8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80018ca:	4b18      	ldr	r3, [pc, #96]	@ (800192c <MX_FMC_Init+0x98>)
 80018cc:	2240      	movs	r2, #64	@ 0x40
 80018ce:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80018d0:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_FMC_Init+0x98>)
 80018d2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80018d6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80018d8:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_FMC_Init+0x98>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_FMC_Init+0x98>)
 80018e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018e4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80018e6:	4b11      	ldr	r3, [pc, #68]	@ (800192c <MX_FMC_Init+0x98>)
 80018e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80018ee:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <MX_FMC_Init+0x98>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80018f4:	2302      	movs	r3, #2
 80018f6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80018f8:	2307      	movs	r3, #7
 80018fa:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80018fc:	2304      	movs	r3, #4
 80018fe:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001900:	2307      	movs	r3, #7
 8001902:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001904:	2303      	movs	r3, #3
 8001906:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001908:	2302      	movs	r3, #2
 800190a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800190c:	2302      	movs	r3, #2
 800190e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	@ (800192c <MX_FMC_Init+0x98>)
 8001916:	f00d fab4 	bl	800ee82 <HAL_SDRAM_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001920:	f000 fae6 	bl	8001ef0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001924:	bf00      	nop
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20012fdc 	.word	0x20012fdc
 8001930:	a0000140 	.word	0xa0000140

08001934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b090      	sub	sp, #64	@ 0x40
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800194a:	4bb0      	ldr	r3, [pc, #704]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4aaf      	ldr	r2, [pc, #700]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001950:	f043 0310 	orr.w	r3, r3, #16
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4bad      	ldr	r3, [pc, #692]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001962:	4baa      	ldr	r3, [pc, #680]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4aa9      	ldr	r2, [pc, #676]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4ba7      	ldr	r3, [pc, #668]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
 8001978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	4ba4      	ldr	r3, [pc, #656]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4aa3      	ldr	r2, [pc, #652]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4ba1      	ldr	r3, [pc, #644]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	623b      	str	r3, [r7, #32]
 8001990:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001992:	4b9e      	ldr	r3, [pc, #632]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a9d      	ldr	r2, [pc, #628]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b9b      	ldr	r3, [pc, #620]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	61fb      	str	r3, [r7, #28]
 80019a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019aa:	4b98      	ldr	r3, [pc, #608]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a97      	ldr	r2, [pc, #604]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019b0:	f043 0304 	orr.w	r3, r3, #4
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b95      	ldr	r3, [pc, #596]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0304 	and.w	r3, r3, #4
 80019be:	61bb      	str	r3, [r7, #24]
 80019c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	4b92      	ldr	r3, [pc, #584]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a91      	ldr	r2, [pc, #580]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b8f      	ldr	r3, [pc, #572]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80019da:	4b8c      	ldr	r3, [pc, #560]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a8b      	ldr	r2, [pc, #556]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b89      	ldr	r3, [pc, #548]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80019f2:	4b86      	ldr	r3, [pc, #536]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a85      	ldr	r2, [pc, #532]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 80019f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b83      	ldr	r3, [pc, #524]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001a0a:	4b80      	ldr	r3, [pc, #512]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a7f      	ldr	r2, [pc, #508]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b7d      	ldr	r3, [pc, #500]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a22:	4b7a      	ldr	r3, [pc, #488]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a79      	ldr	r2, [pc, #484]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a28:	f043 0320 	orr.w	r3, r3, #32
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b77      	ldr	r3, [pc, #476]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0320 	and.w	r3, r3, #32
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a3a:	4b74      	ldr	r3, [pc, #464]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a73      	ldr	r2, [pc, #460]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b71      	ldr	r3, [pc, #452]	@ (8001c0c <MX_GPIO_Init+0x2d8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a52:	2201      	movs	r2, #1
 8001a54:	2120      	movs	r1, #32
 8001a56:	486e      	ldr	r0, [pc, #440]	@ (8001c10 <MX_GPIO_Init+0x2dc>)
 8001a58:	f006 f970 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	210c      	movs	r1, #12
 8001a60:	486c      	ldr	r0, [pc, #432]	@ (8001c14 <MX_GPIO_Init+0x2e0>)
 8001a62:	f006 f96b 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001a66:	2201      	movs	r2, #1
 8001a68:	2108      	movs	r1, #8
 8001a6a:	486b      	ldr	r0, [pc, #428]	@ (8001c18 <MX_GPIO_Init+0x2e4>)
 8001a6c:	f006 f966 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001a70:	2201      	movs	r2, #1
 8001a72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a76:	4867      	ldr	r0, [pc, #412]	@ (8001c14 <MX_GPIO_Init+0x2e0>)
 8001a78:	f006 f960 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a82:	4866      	ldr	r0, [pc, #408]	@ (8001c1c <MX_GPIO_Init+0x2e8>)
 8001a84:	f006 f95a 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	21c8      	movs	r1, #200	@ 0xc8
 8001a8c:	4864      	ldr	r0, [pc, #400]	@ (8001c20 <MX_GPIO_Init+0x2ec>)
 8001a8e:	f006 f955 	bl	8007d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001a92:	2308      	movs	r3, #8
 8001a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a96:	2300      	movs	r3, #0
 8001a98:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	485f      	ldr	r0, [pc, #380]	@ (8001c24 <MX_GPIO_Init+0x2f0>)
 8001aa6:	f005 fe79 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001aaa:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001abc:	230a      	movs	r3, #10
 8001abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4858      	ldr	r0, [pc, #352]	@ (8001c28 <MX_GPIO_Init+0x2f4>)
 8001ac8:	f005 fe68 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ada:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4852      	ldr	r0, [pc, #328]	@ (8001c2c <MX_GPIO_Init+0x2f8>)
 8001ae2:	f005 fe5b 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001ae6:	2340      	movs	r3, #64	@ 0x40
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001aea:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001aee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001af8:	4619      	mov	r1, r3
 8001afa:	4845      	ldr	r0, [pc, #276]	@ (8001c10 <MX_GPIO_Init+0x2dc>)
 8001afc:	f005 fe4e 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b00:	2320      	movs	r3, #32
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b14:	4619      	mov	r1, r3
 8001b16:	483e      	ldr	r0, [pc, #248]	@ (8001c10 <MX_GPIO_Init+0x2dc>)
 8001b18:	f005 fe40 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001b1c:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b22:	2301      	movs	r3, #1
 8001b24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b32:	4619      	mov	r1, r3
 8001b34:	4837      	ldr	r0, [pc, #220]	@ (8001c14 <MX_GPIO_Init+0x2e0>)
 8001b36:	f005 fe31 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b40:	2300      	movs	r3, #0
 8001b42:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4838      	ldr	r0, [pc, #224]	@ (8001c30 <MX_GPIO_Init+0x2fc>)
 8001b50:	f005 fe24 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001b54:	2308      	movs	r3, #8
 8001b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b60:	2300      	movs	r3, #0
 8001b62:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001b64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b68:	4619      	mov	r1, r3
 8001b6a:	482b      	ldr	r0, [pc, #172]	@ (8001c18 <MX_GPIO_Init+0x2e4>)
 8001b6c:	f005 fe16 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001b70:	2310      	movs	r3, #16
 8001b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b74:	2300      	movs	r3, #0
 8001b76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b80:	4619      	mov	r1, r3
 8001b82:	4823      	ldr	r0, [pc, #140]	@ (8001c10 <MX_GPIO_Init+0x2dc>)
 8001b84:	f005 fe0a 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001b88:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	481f      	ldr	r0, [pc, #124]	@ (8001c1c <MX_GPIO_Init+0x2e8>)
 8001b9e:	f005 fdfd 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001ba2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001bb4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4818      	ldr	r0, [pc, #96]	@ (8001c1c <MX_GPIO_Init+0x2e8>)
 8001bbc:	f005 fdee 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001bc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bc6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001bca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001bd0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	480f      	ldr	r0, [pc, #60]	@ (8001c14 <MX_GPIO_Init+0x2e0>)
 8001bd8:	f005 fde0 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001bdc:	2310      	movs	r3, #16
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001bec:	230a      	movs	r3, #10
 8001bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001bf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4809      	ldr	r0, [pc, #36]	@ (8001c1c <MX_GPIO_Init+0x2e8>)
 8001bf8:	f005 fdd0 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001bfc:	23c8      	movs	r3, #200	@ 0xc8
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c00:	2301      	movs	r3, #1
 8001c02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c08:	e014      	b.n	8001c34 <MX_GPIO_Init+0x300>
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40020c00 	.word	0x40020c00
 8001c14:	40022000 	.word	0x40022000
 8001c18:	40022800 	.word	0x40022800
 8001c1c:	40021c00 	.word	0x40021c00
 8001c20:	40021800 	.word	0x40021800
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40022400 	.word	0x40022400
 8001c30:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4819      	ldr	r0, [pc, #100]	@ (8001ca4 <MX_GPIO_Init+0x370>)
 8001c40:	f005 fdac 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c44:	2305      	movs	r3, #5
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c50:	2303      	movs	r3, #3
 8001c52:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c54:	230a      	movs	r3, #10
 8001c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4812      	ldr	r0, [pc, #72]	@ (8001ca8 <MX_GPIO_Init+0x374>)
 8001c60:	f005 fd9c 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001c64:	2304      	movs	r3, #4
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001c70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c74:	4619      	mov	r1, r3
 8001c76:	480b      	ldr	r0, [pc, #44]	@ (8001ca4 <MX_GPIO_Init+0x370>)
 8001c78:	f005 fd90 	bl	800779c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001c7c:	2328      	movs	r3, #40	@ 0x28
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c8c:	230a      	movs	r3, #10
 8001c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c94:	4619      	mov	r1, r3
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_GPIO_Init+0x378>)
 8001c98:	f005 fd80 	bl	800779c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c9c:	bf00      	nop
 8001c9e:	3740      	adds	r7, #64	@ 0x40
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021800 	.word	0x40021800
 8001ca8:	40020800 	.word	0x40020800
 8001cac:	40020000 	.word	0x40020000

08001cb0 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
    RxCallbackCount++;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	@ (8001d50 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	4a24      	ldr	r2, [pc, #144]	@ (8001d50 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa0>)
 8001cbe:	6013      	str	r3, [r2, #0]

    // Downsample for display: AUDIO_BUFFER_SIZE samples  WAVE_SAMPLES
    uint16_t decimate = AUDIO_BUFFER_SIZE / WAVE_SAMPLES / 2; // Divide by 2 for stereo
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	80fb      	strh	r3, [r7, #6]

    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	e020      	b.n	8001d0c <BSP_AUDIO_IN_TransferComplete_CallBack+0x5c>
    {
        uint16_t src_idx = i * decimate * 2;  // *2 for stereo interleaving
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	88fa      	ldrh	r2, [r7, #6]
 8001cd0:	fb12 f303 	smulbb	r3, r2, r3
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	80bb      	strh	r3, [r7, #4]

        if (src_idx < AUDIO_BUFFER_SIZE - 1)
 8001cda:	88bb      	ldrh	r3, [r7, #4]
 8001cdc:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d810      	bhi.n	8001d06 <BSP_AUDIO_IN_TransferComplete_CallBack+0x56>
        {
            waveform_left[i] = RxBuffer[src_idx];
 8001ce4:	88bb      	ldrh	r3, [r7, #4]
 8001ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d54 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001ce8:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001cec:	4a1a      	ldr	r2, [pc, #104]	@ (8001d58 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa8>)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            waveform_right[i] = RxBuffer[src_idx + 1];
 8001cf4:	88bb      	ldrh	r3, [r7, #4]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	4a16      	ldr	r2, [pc, #88]	@ (8001d54 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001cfa:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001cfe:	4a17      	ldr	r2, [pc, #92]	@ (8001d5c <BSP_AUDIO_IN_TransferComplete_CallBack+0xac>)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001d12:	dbda      	blt.n	8001cca <BSP_AUDIO_IN_TransferComplete_CallBack+0x1a>
        }
    }

    // Signal that new waveform data is ready
    waveform_ready = 1;
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <BSP_AUDIO_IN_TransferComplete_CallBack+0xb0>)
 8001d16:	2201      	movs	r2, #1
 8001d18:	701a      	strb	r2, [r3, #0]

    // Copy audio for loopback
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	e00a      	b.n	8001d36 <BSP_AUDIO_IN_TransferComplete_CallBack+0x86>
    {
        TxBuffer[i] = RxBuffer[i];
 8001d20:	4a0c      	ldr	r2, [pc, #48]	@ (8001d54 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d28:	4a0e      	ldr	r2, [pc, #56]	@ (8001d64 <BSP_AUDIO_IN_TransferComplete_CallBack+0xb4>)
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	3301      	adds	r3, #1
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d3c:	dbf0      	blt.n	8001d20 <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>
    }

    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001d3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d42:	4808      	ldr	r0, [pc, #32]	@ (8001d64 <BSP_AUDIO_IN_TransferComplete_CallBack+0xb4>)
 8001d44:	f7fe fc2e 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001d48:	bf00      	nop
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20013014 	.word	0x20013014
 8001d54:	20010000 	.word	0x20010000
 8001d58:	20013018 	.word	0x20013018
 8001d5c:	200133d8 	.word	0x200133d8
 8001d60:	20013798 	.word	0x20013798
 8001d64:	20011000 	.word	0x20011000

08001d68 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001d7e:	463b      	mov	r3, r7
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001d8a:	f004 f857 	bl	8005e3c <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001d92:	2300      	movs	r3, #0
 8001d94:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001d9a:	231f      	movs	r3, #31
 8001d9c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001d9e:	2387      	movs	r3, #135	@ 0x87
 8001da0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001da6:	2303      	movs	r3, #3
 8001da8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001daa:	2301      	movs	r3, #1
 8001dac:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001dae:	2301      	movs	r3, #1
 8001db0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001db2:	2300      	movs	r3, #0
 8001db4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001db6:	2300      	movs	r3, #0
 8001db8:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001dba:	463b      	mov	r3, r7
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f004 f875 	bl	8005eac <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001dca:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <User_MPU_Config+0xc4>)
 8001dcc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001dce:	230e      	movs	r3, #14
 8001dd0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001de2:	2301      	movs	r3, #1
 8001de4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001dee:	463b      	mov	r3, r7
 8001df0:	4618      	mov	r0, r3
 8001df2:	f004 f85b 	bl	8005eac <HAL_MPU_ConfigRegion>

  /* Region 2: SDRAM (0xC0000000) - 8MB - Normal, Write-back, Write-allocate */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001df6:	2301      	movs	r3, #1
 8001df8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8001dfe:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001e02:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8001e04:	2316      	movs	r3, #22
 8001e06:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e10:	2303      	movs	r3, #3
 8001e12:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e14:	2301      	movs	r3, #1
 8001e16:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001e20:	2301      	movs	r3, #1
 8001e22:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e24:	463b      	mov	r3, r7
 8001e26:	4618      	mov	r0, r3
 8001e28:	f004 f840 	bl	8005eac <HAL_MPU_ConfigRegion>



  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001e2c:	2004      	movs	r0, #4
 8001e2e:	f004 f81d 	bl	8005e6c <HAL_MPU_Enable>
}
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20010000 	.word	0x20010000

08001e40 <StartDefaultTask>:
//  }
//  /* USER CODE END 5 */
//}

void StartDefaultTask(void const * argument)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001e48:	f015 fe6c 	bl	8017b24 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */

  osDelay(100);
 8001e4c:	2064      	movs	r0, #100	@ 0x64
 8001e4e:	f013 fb67 	bl	8015520 <osDelay>
  LCD_ClearArea(0, 0, LCD_WIDTH, LCD_HEIGHT, COLOR_BLACK);
 8001e52:	2300      	movs	r3, #0
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001e5a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e5e:	2100      	movs	r1, #0
 8001e60:	2000      	movs	r0, #0
 8001e62:	f7fe fc1b 	bl	800069c <LCD_ClearArea>
  LCD_DrawHLine(0, WAVE_Y_LEFT, LCD_WIDTH, COLOR_GRAY);
 8001e66:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001e6a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e6e:	213c      	movs	r1, #60	@ 0x3c
 8001e70:	2000      	movs	r0, #0
 8001e72:	f7fe fbeb 	bl	800064c <LCD_DrawHLine>
  LCD_DrawHLine(0, WAVE_Y_RIGHT, LCD_WIDTH, COLOR_GRAY);
 8001e76:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001e7a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e7e:	21b4      	movs	r1, #180	@ 0xb4
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7fe fbe3 	bl	800064c <LCD_DrawHLine>

  uint32_t draw_counter = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
    // Update every 10th callback instead of 4th
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <StartDefaultTask+0x84>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d012      	beq.n	8001eba <StartDefaultTask+0x7a>
 8001e94:	68f9      	ldr	r1, [r7, #12]
 8001e96:	1c4b      	adds	r3, r1, #1
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <StartDefaultTask+0x88>)
 8001e9c:	fba3 2301 	umull	r2, r3, r3, r1
 8001ea0:	08da      	lsrs	r2, r3, #3
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4413      	add	r3, r2
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	1aca      	subs	r2, r1, r3
 8001eac:	2a00      	cmp	r2, #0
 8001eae:	d104      	bne.n	8001eba <StartDefaultTask+0x7a>
    {
      LCD_DrawWaveforms();
 8001eb0:	f7fe fc32 	bl	8000718 <LCD_DrawWaveforms>
      waveform_ready = 0;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	@ (8001ec4 <StartDefaultTask+0x84>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
    }

    osDelay(50);  // Longer delay = less frequent checks
 8001eba:	2032      	movs	r0, #50	@ 0x32
 8001ebc:	f013 fb30 	bl	8015520 <osDelay>
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001ec0:	e7e3      	b.n	8001e8a <StartDefaultTask+0x4a>
 8001ec2:	bf00      	nop
 8001ec4:	20013798 	.word	0x20013798
 8001ec8:	cccccccd 	.word	0xcccccccd

08001ecc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d101      	bne.n	8001ee2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001ede:	f003 fbef 	bl	80056c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40001000 	.word	0x40001000

08001ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef4:	b672      	cpsid	i
}
 8001ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <Error_Handler+0x8>

08001efc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a10      	ldr	r2, [pc, #64]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	607b      	str	r3, [r7, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f26:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <HAL_MspInit+0x4c>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	210f      	movs	r1, #15
 8001f36:	f06f 0001 	mvn.w	r0, #1
 8001f3a:	f003 ff55 	bl	8005de8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800

08001f4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	@ 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a21      	ldr	r2, [pc, #132]	@ (8001ff0 <HAL_ADC_MspInit+0xa4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d13c      	bne.n	8001fe8 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001f6e:	4b21      	ldr	r3, [pc, #132]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	4a20      	ldr	r2, [pc, #128]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f86:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f8c:	f043 0320 	orr.w	r3, r3, #32
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f003 0320 	and.w	r3, r3, #32
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	4a14      	ldr	r2, [pc, #80]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001faa:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <HAL_ADC_MspInit+0xa8>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001fb6:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001fba:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	4619      	mov	r1, r3
 8001fca:	480b      	ldr	r0, [pc, #44]	@ (8001ff8 <HAL_ADC_MspInit+0xac>)
 8001fcc:	f005 fbe6 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4806      	ldr	r0, [pc, #24]	@ (8001ffc <HAL_ADC_MspInit+0xb0>)
 8001fe4:	f005 fbda 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001fe8:	bf00      	nop
 8001fea:	3728      	adds	r7, #40	@ 0x28
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40012200 	.word	0x40012200
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40021400 	.word	0x40021400
 8001ffc:	40020000 	.word	0x40020000

08002000 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <HAL_CRC_MspInit+0x38>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d10b      	bne.n	800202a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002012:	4b0a      	ldr	r3, [pc, #40]	@ (800203c <HAL_CRC_MspInit+0x3c>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	4a09      	ldr	r2, [pc, #36]	@ (800203c <HAL_CRC_MspInit+0x3c>)
 8002018:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800201c:	6313      	str	r3, [r2, #48]	@ 0x30
 800201e:	4b07      	ldr	r3, [pc, #28]	@ (800203c <HAL_CRC_MspInit+0x3c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800202a:	bf00      	nop
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40023000 	.word	0x40023000
 800203c:	40023800 	.word	0x40023800

08002040 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08e      	sub	sp, #56	@ 0x38
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a50      	ldr	r2, [pc, #320]	@ (80021a0 <HAL_DCMI_MspInit+0x160>)
 800205e:	4293      	cmp	r3, r2
 8002060:	f040 809a 	bne.w	8002198 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002064:	4b4f      	ldr	r3, [pc, #316]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 8002066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002068:	4a4e      	ldr	r2, [pc, #312]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002070:	4b4c      	ldr	r3, [pc, #304]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 8002072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	623b      	str	r3, [r7, #32]
 800207a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800207c:	4b49      	ldr	r3, [pc, #292]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	4a48      	ldr	r2, [pc, #288]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	6313      	str	r3, [r2, #48]	@ 0x30
 8002088:	4b46      	ldr	r3, [pc, #280]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 800208a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208c:	f003 0310 	and.w	r3, r3, #16
 8002090:	61fb      	str	r3, [r7, #28]
 8002092:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002094:	4b43      	ldr	r3, [pc, #268]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 8002096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002098:	4a42      	ldr	r2, [pc, #264]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 800209a:	f043 0308 	orr.w	r3, r3, #8
 800209e:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a0:	4b40      	ldr	r3, [pc, #256]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a4:	f003 0308 	and.w	r3, r3, #8
 80020a8:	61bb      	str	r3, [r7, #24]
 80020aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020ac:	4b3d      	ldr	r3, [pc, #244]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b0:	4a3c      	ldr	r2, [pc, #240]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b8:	4b3a      	ldr	r3, [pc, #232]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80020c4:	4b37      	ldr	r3, [pc, #220]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c8:	4a36      	ldr	r2, [pc, #216]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d0:	4b34      	ldr	r3, [pc, #208]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020dc:	4b31      	ldr	r3, [pc, #196]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e0:	4a30      	ldr	r2, [pc, #192]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e8:	4b2e      	ldr	r3, [pc, #184]	@ (80021a4 <HAL_DCMI_MspInit+0x164>)
 80020ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80020f4:	2360      	movs	r3, #96	@ 0x60
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002100:	2300      	movs	r3, #0
 8002102:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002104:	230d      	movs	r3, #13
 8002106:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002108:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800210c:	4619      	mov	r1, r3
 800210e:	4826      	ldr	r0, [pc, #152]	@ (80021a8 <HAL_DCMI_MspInit+0x168>)
 8002110:	f005 fb44 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8002114:	2308      	movs	r3, #8
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002124:	230d      	movs	r3, #13
 8002126:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8002128:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	481f      	ldr	r0, [pc, #124]	@ (80021ac <HAL_DCMI_MspInit+0x16c>)
 8002130:	f005 fb34 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8002134:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002146:	230d      	movs	r3, #13
 8002148:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800214e:	4619      	mov	r1, r3
 8002150:	4817      	ldr	r0, [pc, #92]	@ (80021b0 <HAL_DCMI_MspInit+0x170>)
 8002152:	f005 fb23 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8002156:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215c:	2302      	movs	r3, #2
 800215e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002164:	2300      	movs	r3, #0
 8002166:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002168:	230d      	movs	r3, #13
 800216a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800216c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002170:	4619      	mov	r1, r3
 8002172:	4810      	ldr	r0, [pc, #64]	@ (80021b4 <HAL_DCMI_MspInit+0x174>)
 8002174:	f005 fb12 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8002178:	2350      	movs	r3, #80	@ 0x50
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002188:	230d      	movs	r3, #13
 800218a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002190:	4619      	mov	r1, r3
 8002192:	4809      	ldr	r0, [pc, #36]	@ (80021b8 <HAL_DCMI_MspInit+0x178>)
 8002194:	f005 fb02 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8002198:	bf00      	nop
 800219a:	3738      	adds	r7, #56	@ 0x38
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	50050000 	.word	0x50050000
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40020c00 	.word	0x40020c00
 80021b0:	40021800 	.word	0x40021800
 80021b4:	40021c00 	.word	0x40021c00
 80021b8:	40020000 	.word	0x40020000

080021bc <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002200 <HAL_DMA2D_MspInit+0x44>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d113      	bne.n	80021f6 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80021ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <HAL_DMA2D_MspInit+0x48>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002204 <HAL_DMA2D_MspInit+0x48>)
 80021d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <HAL_DMA2D_MspInit+0x48>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2105      	movs	r1, #5
 80021ea:	205a      	movs	r0, #90	@ 0x5a
 80021ec:	f003 fdfc 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80021f0:	205a      	movs	r0, #90	@ 0x5a
 80021f2:	f003 fe15 	bl	8005e20 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	4002b000 	.word	0x4002b000
 8002204:	40023800 	.word	0x40023800

08002208 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08e      	sub	sp, #56	@ 0x38
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a3f      	ldr	r2, [pc, #252]	@ (8002324 <HAL_ETH_MspInit+0x11c>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d178      	bne.n	800231c <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800222a:	4b3f      	ldr	r3, [pc, #252]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a3e      	ldr	r2, [pc, #248]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002230:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b3c      	ldr	r3, [pc, #240]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	623b      	str	r3, [r7, #32]
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	4b39      	ldr	r3, [pc, #228]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a38      	ldr	r2, [pc, #224]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002248:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b36      	ldr	r3, [pc, #216]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002256:	61fb      	str	r3, [r7, #28]
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	4b33      	ldr	r3, [pc, #204]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4a32      	ldr	r2, [pc, #200]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002260:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4b30      	ldr	r3, [pc, #192]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002272:	4b2d      	ldr	r3, [pc, #180]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	4a2c      	ldr	r2, [pc, #176]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002278:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800227c:	6313      	str	r3, [r2, #48]	@ 0x30
 800227e:	4b2a      	ldr	r3, [pc, #168]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800228a:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a26      	ldr	r2, [pc, #152]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002290:	f043 0304 	orr.w	r3, r3, #4
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0304 	and.w	r3, r3, #4
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a2:	4b21      	ldr	r3, [pc, #132]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	4a20      	ldr	r2, [pc, #128]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002328 <HAL_ETH_MspInit+0x120>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80022ba:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 80022be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c8:	2302      	movs	r3, #2
 80022ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022cc:	230b      	movs	r3, #11
 80022ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022d4:	4619      	mov	r1, r3
 80022d6:	4815      	ldr	r0, [pc, #84]	@ (800232c <HAL_ETH_MspInit+0x124>)
 80022d8:	f005 fa60 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80022dc:	2332      	movs	r3, #50	@ 0x32
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022e8:	2302      	movs	r3, #2
 80022ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022ec:	230b      	movs	r3, #11
 80022ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f4:	4619      	mov	r1, r3
 80022f6:	480e      	ldr	r0, [pc, #56]	@ (8002330 <HAL_ETH_MspInit+0x128>)
 80022f8:	f005 fa50 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022fc:	2386      	movs	r3, #134	@ 0x86
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002308:	2302      	movs	r3, #2
 800230a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800230c:	230b      	movs	r3, #11
 800230e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002314:	4619      	mov	r1, r3
 8002316:	4807      	ldr	r0, [pc, #28]	@ (8002334 <HAL_ETH_MspInit+0x12c>)
 8002318:	f005 fa40 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800231c:	bf00      	nop
 800231e:	3738      	adds	r7, #56	@ 0x38
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40028000 	.word	0x40028000
 8002328:	40023800 	.word	0x40023800
 800232c:	40021800 	.word	0x40021800
 8002330:	40020800 	.word	0x40020800
 8002334:	40020000 	.word	0x40020000

08002338 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b0ac      	sub	sp, #176	@ 0xb0
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	2284      	movs	r2, #132	@ 0x84
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f015 ff87 	bl	801826c <memset>
  if(hi2c->Instance==I2C1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a44      	ldr	r2, [pc, #272]	@ (8002474 <HAL_I2C_MspInit+0x13c>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d13d      	bne.n	80023e4 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002368:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800236c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800236e:	2300      	movs	r3, #0
 8002370:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002372:	f107 0318 	add.w	r3, r7, #24
 8002376:	4618      	mov	r0, r3
 8002378:	f009 fd5c 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002382:	f7ff fdb5 	bl	8001ef0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002386:	4b3c      	ldr	r3, [pc, #240]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	4a3b      	ldr	r2, [pc, #236]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 800238c:	f043 0302 	orr.w	r3, r3, #2
 8002390:	6313      	str	r3, [r2, #48]	@ 0x30
 8002392:	4b39      	ldr	r3, [pc, #228]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800239e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023a6:	2312      	movs	r3, #18
 80023a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023ac:	2301      	movs	r3, #1
 80023ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b2:	2300      	movs	r3, #0
 80023b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023b8:	2304      	movs	r3, #4
 80023ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023be:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023c2:	4619      	mov	r1, r3
 80023c4:	482d      	ldr	r0, [pc, #180]	@ (800247c <HAL_I2C_MspInit+0x144>)
 80023c6:	f005 f9e9 	bl	800779c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 80023d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d6:	4b28      	ldr	r3, [pc, #160]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80023e2:	e042      	b.n	800246a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a25      	ldr	r2, [pc, #148]	@ (8002480 <HAL_I2C_MspInit+0x148>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d13d      	bne.n	800246a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80023ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80023f4:	2300      	movs	r3, #0
 80023f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023fa:	f107 0318 	add.w	r3, r7, #24
 80023fe:	4618      	mov	r0, r3
 8002400:	f009 fd18 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800240a:	f7ff fd71 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800240e:	4b1a      	ldr	r3, [pc, #104]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	4a19      	ldr	r2, [pc, #100]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002418:	6313      	str	r3, [r2, #48]	@ 0x30
 800241a:	4b17      	ldr	r3, [pc, #92]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002426:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800242a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800242e:	2312      	movs	r3, #18
 8002430:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002434:	2301      	movs	r3, #1
 8002436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243a:	2303      	movs	r3, #3
 800243c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002440:	2304      	movs	r3, #4
 8002442:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002446:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800244a:	4619      	mov	r1, r3
 800244c:	480d      	ldr	r0, [pc, #52]	@ (8002484 <HAL_I2C_MspInit+0x14c>)
 800244e:	f005 f9a5 	bl	800779c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002452:	4b09      	ldr	r3, [pc, #36]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	4a08      	ldr	r2, [pc, #32]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002458:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800245c:	6413      	str	r3, [r2, #64]	@ 0x40
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_I2C_MspInit+0x140>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
}
 800246a:	bf00      	nop
 800246c:	37b0      	adds	r7, #176	@ 0xb0
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40005400 	.word	0x40005400
 8002478:	40023800 	.word	0x40023800
 800247c:	40020400 	.word	0x40020400
 8002480:	40005c00 	.word	0x40005c00
 8002484:	40021c00 	.word	0x40021c00

08002488 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a15      	ldr	r2, [pc, #84]	@ (80024ec <HAL_I2C_MspDeInit+0x64>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d110      	bne.n	80024bc <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800249a:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <HAL_I2C_MspDeInit+0x68>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	4a14      	ldr	r2, [pc, #80]	@ (80024f0 <HAL_I2C_MspDeInit+0x68>)
 80024a0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024a4:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80024a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024aa:	4812      	ldr	r0, [pc, #72]	@ (80024f4 <HAL_I2C_MspDeInit+0x6c>)
 80024ac:	f005 fb22 	bl	8007af4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80024b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024b4:	480f      	ldr	r0, [pc, #60]	@ (80024f4 <HAL_I2C_MspDeInit+0x6c>)
 80024b6:	f005 fb1d 	bl	8007af4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80024ba:	e013      	b.n	80024e4 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0d      	ldr	r2, [pc, #52]	@ (80024f8 <HAL_I2C_MspDeInit+0x70>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d10e      	bne.n	80024e4 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80024c6:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <HAL_I2C_MspDeInit+0x68>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	4a09      	ldr	r2, [pc, #36]	@ (80024f0 <HAL_I2C_MspDeInit+0x68>)
 80024cc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024d0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80024d2:	2180      	movs	r1, #128	@ 0x80
 80024d4:	4809      	ldr	r0, [pc, #36]	@ (80024fc <HAL_I2C_MspDeInit+0x74>)
 80024d6:	f005 fb0d 	bl	8007af4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80024da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024de:	4807      	ldr	r0, [pc, #28]	@ (80024fc <HAL_I2C_MspDeInit+0x74>)
 80024e0:	f005 fb08 	bl	8007af4 <HAL_GPIO_DeInit>
}
 80024e4:	bf00      	nop
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40005400 	.word	0x40005400
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40020400 	.word	0x40020400
 80024f8:	40005c00 	.word	0x40005c00
 80024fc:	40021c00 	.word	0x40021c00

08002500 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08e      	sub	sp, #56	@ 0x38
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a55      	ldr	r2, [pc, #340]	@ (8002674 <HAL_LTDC_MspInit+0x174>)
 800251e:	4293      	cmp	r3, r2
 8002520:	f040 80a3 	bne.w	800266a <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002524:	4b54      	ldr	r3, [pc, #336]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002528:	4a53      	ldr	r2, [pc, #332]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800252a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800252e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002530:	4b51      	ldr	r3, [pc, #324]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002538:	623b      	str	r3, [r7, #32]
 800253a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800253c:	4b4e      	ldr	r3, [pc, #312]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002540:	4a4d      	ldr	r2, [pc, #308]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002542:	f043 0310 	orr.w	r3, r3, #16
 8002546:	6313      	str	r3, [r2, #48]	@ 0x30
 8002548:	4b4b      	ldr	r3, [pc, #300]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002554:	4b48      	ldr	r3, [pc, #288]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002558:	4a47      	ldr	r2, [pc, #284]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800255a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800255e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002560:	4b45      	ldr	r3, [pc, #276]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002568:	61bb      	str	r3, [r7, #24]
 800256a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800256c:	4b42      	ldr	r3, [pc, #264]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800256e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002570:	4a41      	ldr	r2, [pc, #260]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002576:	6313      	str	r3, [r2, #48]	@ 0x30
 8002578:	4b3f      	ldr	r3, [pc, #252]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002584:	4b3c      	ldr	r3, [pc, #240]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	4a3b      	ldr	r2, [pc, #236]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800258a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800258e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002590:	4b39      	ldr	r3, [pc, #228]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 8002592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800259c:	4b36      	ldr	r3, [pc, #216]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	4a35      	ldr	r2, [pc, #212]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 80025a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a8:	4b33      	ldr	r3, [pc, #204]	@ (8002678 <HAL_LTDC_MspInit+0x178>)
 80025aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80025b4:	2310      	movs	r3, #16
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80025c4:	230e      	movs	r3, #14
 80025c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80025c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025cc:	4619      	mov	r1, r3
 80025ce:	482b      	ldr	r0, [pc, #172]	@ (800267c <HAL_LTDC_MspInit+0x17c>)
 80025d0:	f005 f8e4 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80025d4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025da:	2302      	movs	r3, #2
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e2:	2300      	movs	r3, #0
 80025e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80025e6:	230e      	movs	r3, #14
 80025e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80025ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ee:	4619      	mov	r1, r3
 80025f0:	4823      	ldr	r0, [pc, #140]	@ (8002680 <HAL_LTDC_MspInit+0x180>)
 80025f2:	f005 f8d3 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80025f6:	23f7      	movs	r3, #247	@ 0xf7
 80025f8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fa:	2302      	movs	r3, #2
 80025fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002602:	2300      	movs	r3, #0
 8002604:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002606:	230e      	movs	r3, #14
 8002608:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800260a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800260e:	4619      	mov	r1, r3
 8002610:	481c      	ldr	r0, [pc, #112]	@ (8002684 <HAL_LTDC_MspInit+0x184>)
 8002612:	f005 f8c3 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8002616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261c:	2302      	movs	r3, #2
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002620:	2300      	movs	r3, #0
 8002622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002624:	2300      	movs	r3, #0
 8002626:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002628:	2309      	movs	r3, #9
 800262a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800262c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002630:	4619      	mov	r1, r3
 8002632:	4815      	ldr	r0, [pc, #84]	@ (8002688 <HAL_LTDC_MspInit+0x188>)
 8002634:	f005 f8b2 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002638:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800264a:	230e      	movs	r3, #14
 800264c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800264e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002652:	4619      	mov	r1, r3
 8002654:	480d      	ldr	r0, [pc, #52]	@ (800268c <HAL_LTDC_MspInit+0x18c>)
 8002656:	f005 f8a1 	bl	800779c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800265a:	2200      	movs	r2, #0
 800265c:	2105      	movs	r1, #5
 800265e:	2058      	movs	r0, #88	@ 0x58
 8002660:	f003 fbc2 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002664:	2058      	movs	r0, #88	@ 0x58
 8002666:	f003 fbdb 	bl	8005e20 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800266a:	bf00      	nop
 800266c:	3738      	adds	r7, #56	@ 0x38
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40016800 	.word	0x40016800
 8002678:	40023800 	.word	0x40023800
 800267c:	40021000 	.word	0x40021000
 8002680:	40022400 	.word	0x40022400
 8002684:	40022800 	.word	0x40022800
 8002688:	40021800 	.word	0x40021800
 800268c:	40022000 	.word	0x40022000

08002690 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08c      	sub	sp, #48	@ 0x30
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002698:	f107 031c 	add.w	r3, r7, #28
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
 80026a6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a3b      	ldr	r2, [pc, #236]	@ (800279c <HAL_QSPI_MspInit+0x10c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d170      	bne.n	8002794 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80026b2:	4b3b      	ldr	r3, [pc, #236]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b6:	4a3a      	ldr	r2, [pc, #232]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	6393      	str	r3, [r2, #56]	@ 0x38
 80026be:	4b38      	ldr	r3, [pc, #224]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80026ca:	4b35      	ldr	r3, [pc, #212]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	4a34      	ldr	r2, [pc, #208]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026d0:	f043 0310 	orr.w	r3, r3, #16
 80026d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d6:	4b32      	ldr	r3, [pc, #200]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e2:	4b2f      	ldr	r3, [pc, #188]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	4a2e      	ldr	r2, [pc, #184]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ee:	4b2c      	ldr	r3, [pc, #176]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026fa:	4b29      	ldr	r3, [pc, #164]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	4a28      	ldr	r2, [pc, #160]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 8002700:	f043 0308 	orr.w	r3, r3, #8
 8002704:	6313      	str	r3, [r2, #48]	@ 0x30
 8002706:	4b26      	ldr	r3, [pc, #152]	@ (80027a0 <HAL_QSPI_MspInit+0x110>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002712:	2304      	movs	r3, #4
 8002714:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002716:	2302      	movs	r3, #2
 8002718:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800271e:	2303      	movs	r3, #3
 8002720:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002722:	2309      	movs	r3, #9
 8002724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002726:	f107 031c 	add.w	r3, r7, #28
 800272a:	4619      	mov	r1, r3
 800272c:	481d      	ldr	r0, [pc, #116]	@ (80027a4 <HAL_QSPI_MspInit+0x114>)
 800272e:	f005 f835 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002732:	2340      	movs	r3, #64	@ 0x40
 8002734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002736:	2302      	movs	r3, #2
 8002738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273a:	2300      	movs	r3, #0
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273e:	2303      	movs	r3, #3
 8002740:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002742:	230a      	movs	r3, #10
 8002744:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002746:	f107 031c 	add.w	r3, r7, #28
 800274a:	4619      	mov	r1, r3
 800274c:	4816      	ldr	r0, [pc, #88]	@ (80027a8 <HAL_QSPI_MspInit+0x118>)
 800274e:	f005 f825 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002752:	2304      	movs	r3, #4
 8002754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002756:	2302      	movs	r3, #2
 8002758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275e:	2303      	movs	r3, #3
 8002760:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002762:	2309      	movs	r3, #9
 8002764:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002766:	f107 031c 	add.w	r3, r7, #28
 800276a:	4619      	mov	r1, r3
 800276c:	480e      	ldr	r0, [pc, #56]	@ (80027a8 <HAL_QSPI_MspInit+0x118>)
 800276e:	f005 f815 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002772:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002778:	2302      	movs	r3, #2
 800277a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002780:	2303      	movs	r3, #3
 8002782:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002784:	2309      	movs	r3, #9
 8002786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002788:	f107 031c 	add.w	r3, r7, #28
 800278c:	4619      	mov	r1, r3
 800278e:	4807      	ldr	r0, [pc, #28]	@ (80027ac <HAL_QSPI_MspInit+0x11c>)
 8002790:	f005 f804 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002794:	bf00      	nop
 8002796:	3730      	adds	r7, #48	@ 0x30
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	a0001000 	.word	0xa0001000
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40020400 	.word	0x40020400
 80027ac:	40020c00 	.word	0x40020c00

080027b0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b0a4      	sub	sp, #144	@ 0x90
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	2284      	movs	r2, #132	@ 0x84
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f015 fd53 	bl	801826c <memset>
  if(hrtc->Instance==RTC)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002804 <HAL_RTC_MspInit+0x54>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d114      	bne.n	80027fa <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80027d0:	2320      	movs	r3, #32
 80027d2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80027d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027da:	f107 030c 	add.w	r3, r7, #12
 80027de:	4618      	mov	r0, r3
 80027e0:	f009 fb28 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80027ea:	f7ff fb81 	bl	8001ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027ee:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <HAL_RTC_MspInit+0x58>)
 80027f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f2:	4a05      	ldr	r2, [pc, #20]	@ (8002808 <HAL_RTC_MspInit+0x58>)
 80027f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027f8:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80027fa:	bf00      	nop
 80027fc:	3790      	adds	r7, #144	@ 0x90
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40002800 	.word	0x40002800
 8002808:	40023800 	.word	0x40023800

0800280c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08a      	sub	sp, #40	@ 0x28
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a25      	ldr	r2, [pc, #148]	@ (80028c0 <HAL_SD_MspInit+0xb4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d144      	bne.n	80028b8 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800282e:	4b25      	ldr	r3, [pc, #148]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	4a24      	ldr	r2, [pc, #144]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002834:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002838:	6453      	str	r3, [r2, #68]	@ 0x44
 800283a:	4b22      	ldr	r3, [pc, #136]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002846:	4b1f      	ldr	r3, [pc, #124]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	4a1e      	ldr	r2, [pc, #120]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 800284c:	f043 0304 	orr.w	r3, r3, #4
 8002850:	6313      	str	r3, [r2, #48]	@ 0x30
 8002852:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800285e:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 8002864:	f043 0308 	orr.w	r3, r3, #8
 8002868:	6313      	str	r3, [r2, #48]	@ 0x30
 800286a:	4b16      	ldr	r3, [pc, #88]	@ (80028c4 <HAL_SD_MspInit+0xb8>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	60bb      	str	r3, [r7, #8]
 8002874:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002876:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800287a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287c:	2302      	movs	r3, #2
 800287e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002884:	2303      	movs	r3, #3
 8002886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002888:	230c      	movs	r3, #12
 800288a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	480d      	ldr	r0, [pc, #52]	@ (80028c8 <HAL_SD_MspInit+0xbc>)
 8002894:	f004 ff82 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002898:	2304      	movs	r3, #4
 800289a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289c:	2302      	movs	r3, #2
 800289e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80028a8:	230c      	movs	r3, #12
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80028ac:	f107 0314 	add.w	r3, r7, #20
 80028b0:	4619      	mov	r1, r3
 80028b2:	4806      	ldr	r0, [pc, #24]	@ (80028cc <HAL_SD_MspInit+0xc0>)
 80028b4:	f004 ff72 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80028b8:	bf00      	nop
 80028ba:	3728      	adds	r7, #40	@ 0x28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40012c00 	.word	0x40012c00
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40020800 	.word	0x40020800
 80028cc:	40020c00 	.word	0x40020c00

080028d0 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b0aa      	sub	sp, #168	@ 0xa8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028e8:	f107 0310 	add.w	r3, r7, #16
 80028ec:	2284      	movs	r2, #132	@ 0x84
 80028ee:	2100      	movs	r1, #0
 80028f0:	4618      	mov	r0, r3
 80028f2:	f015 fcbb 	bl	801826c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 80028fe:	d143      	bne.n	8002988 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002904:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8002906:	2364      	movs	r3, #100	@ 0x64
 8002908:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800290a:	2302      	movs	r3, #2
 800290c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800290e:	2302      	movs	r3, #2
 8002910:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002912:	2302      	movs	r3, #2
 8002914:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8002916:	2301      	movs	r3, #1
 8002918:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800291a:	f107 0310 	add.w	r3, r7, #16
 800291e:	4618      	mov	r0, r3
 8002920:	f009 fa88 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800292a:	f7ff fae1 	bl	8001ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800292e:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	4a17      	ldr	r2, [pc, #92]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 8002934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002938:	6413      	str	r3, [r2, #64]	@ 0x40
 800293a:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002946:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a11      	ldr	r2, [pc, #68]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 800294c:	f043 0308 	orr.w	r3, r3, #8
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <HAL_SPDIFRX_MspInit+0xc0>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800295e:	2380      	movs	r3, #128	@ 0x80
 8002960:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002970:	2300      	movs	r3, #0
 8002972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002976:	2308      	movs	r3, #8
 8002978:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800297c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002980:	4619      	mov	r1, r3
 8002982:	4804      	ldr	r0, [pc, #16]	@ (8002994 <HAL_SPDIFRX_MspInit+0xc4>)
 8002984:	f004 ff0a 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8002988:	bf00      	nop
 800298a:	37a8      	adds	r7, #168	@ 0xa8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40023800 	.word	0x40023800
 8002994:	40020c00 	.word	0x40020c00

08002998 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08a      	sub	sp, #40	@ 0x28
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	f107 0314 	add.w	r3, r7, #20
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a25      	ldr	r2, [pc, #148]	@ (8002a4c <HAL_SPI_MspInit+0xb4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d144      	bne.n	8002a44 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029ba:	4b25      	ldr	r3, [pc, #148]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	4a24      	ldr	r2, [pc, #144]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c6:	4b22      	ldr	r3, [pc, #136]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80029d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b1c      	ldr	r3, [pc, #112]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ea:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a18      	ldr	r2, [pc, #96]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029f0:	f043 0302 	orr.w	r3, r3, #2
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b16      	ldr	r3, [pc, #88]	@ (8002a50 <HAL_SPI_MspInit+0xb8>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	60bb      	str	r3, [r7, #8]
 8002a00:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002a02:	2302      	movs	r3, #2
 8002a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a12:	2305      	movs	r3, #5
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8002a16:	f107 0314 	add.w	r3, r7, #20
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <HAL_SPI_MspInit+0xbc>)
 8002a1e:	f004 febd 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002a22:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a34:	2305      	movs	r3, #5
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a38:	f107 0314 	add.w	r3, r7, #20
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4806      	ldr	r0, [pc, #24]	@ (8002a58 <HAL_SPI_MspInit+0xc0>)
 8002a40:	f004 feac 	bl	800779c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002a44:	bf00      	nop
 8002a46:	3728      	adds	r7, #40	@ 0x28
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40003800 	.word	0x40003800
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40022000 	.word	0x40022000
 8002a58:	40020400 	.word	0x40020400

08002a5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b089      	sub	sp, #36	@ 0x24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a2e      	ldr	r2, [pc, #184]	@ (8002b24 <HAL_TIM_Base_MspInit+0xc8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d10c      	bne.n	8002a88 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	4a2d      	ldr	r2, [pc, #180]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	61fb      	str	r3, [r7, #28]
 8002a84:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002a86:	e046      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a90:	d10c      	bne.n	8002aac <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a92:	4b25      	ldr	r3, [pc, #148]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	4a24      	ldr	r2, [pc, #144]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a9e:	4b22      	ldr	r3, [pc, #136]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	61bb      	str	r3, [r7, #24]
 8002aa8:	69bb      	ldr	r3, [r7, #24]
}
 8002aaa:	e034      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8002b2c <HAL_TIM_Base_MspInit+0xd0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d10c      	bne.n	8002ad0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	4a1b      	ldr	r2, [pc, #108]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002abc:	f043 0302 	orr.w	r3, r3, #2
 8002ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac2:	4b19      	ldr	r3, [pc, #100]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	697b      	ldr	r3, [r7, #20]
}
 8002ace:	e022      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a16      	ldr	r2, [pc, #88]	@ (8002b30 <HAL_TIM_Base_MspInit+0xd4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d10c      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ada:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	4a12      	ldr	r2, [pc, #72]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002ae0:	f043 0308 	orr.w	r3, r3, #8
 8002ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ae6:	4b10      	ldr	r3, [pc, #64]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	693b      	ldr	r3, [r7, #16]
}
 8002af2:	e010      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <HAL_TIM_Base_MspInit+0xd8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d10b      	bne.n	8002b16 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002afe:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b02:	4a09      	ldr	r2, [pc, #36]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002b04:	f043 0302 	orr.w	r3, r3, #2
 8002b08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b0a:	4b07      	ldr	r3, [pc, #28]	@ (8002b28 <HAL_TIM_Base_MspInit+0xcc>)
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
}
 8002b16:	bf00      	nop
 8002b18:	3724      	adds	r7, #36	@ 0x24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40010000 	.word	0x40010000
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000c00 	.word	0x40000c00
 8002b34:	40010400 	.word	0x40010400

08002b38 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a0a      	ldr	r2, [pc, #40]	@ (8002b70 <HAL_TIM_PWM_MspInit+0x38>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d10b      	bne.n	8002b62 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	4a09      	ldr	r2, [pc, #36]	@ (8002b74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b56:	4b07      	ldr	r3, [pc, #28]	@ (8002b74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002b62:	bf00      	nop
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40001800 	.word	0x40001800
 8002b74:	40023800 	.word	0x40023800

08002b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08c      	sub	sp, #48	@ 0x30
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b80:	f107 031c 	add.w	r3, r7, #28
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	60da      	str	r2, [r3, #12]
 8002b8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a56      	ldr	r2, [pc, #344]	@ (8002cf0 <HAL_TIM_MspPostInit+0x178>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d11d      	bne.n	8002bd6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9a:	4b56      	ldr	r3, [pc, #344]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	4a55      	ldr	r2, [pc, #340]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ba6:	4b53      	ldr	r3, [pc, #332]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002bb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8002bc8:	f107 031c 	add.w	r3, r7, #28
 8002bcc:	4619      	mov	r1, r3
 8002bce:	484a      	ldr	r0, [pc, #296]	@ (8002cf8 <HAL_TIM_MspPostInit+0x180>)
 8002bd0:	f004 fde4 	bl	800779c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002bd4:	e087      	b.n	8002ce6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bde:	d11d      	bne.n	8002c1c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be0:	4b44      	ldr	r3, [pc, #272]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be4:	4a43      	ldr	r2, [pc, #268]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bec:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002bf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c02:	2300      	movs	r3, #0
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c06:	2300      	movs	r3, #0
 8002c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002c0e:	f107 031c 	add.w	r3, r7, #28
 8002c12:	4619      	mov	r1, r3
 8002c14:	4838      	ldr	r0, [pc, #224]	@ (8002cf8 <HAL_TIM_MspPostInit+0x180>)
 8002c16:	f004 fdc1 	bl	800779c <HAL_GPIO_Init>
}
 8002c1a:	e064      	b.n	8002ce6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a36      	ldr	r2, [pc, #216]	@ (8002cfc <HAL_TIM_MspPostInit+0x184>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d11c      	bne.n	8002c60 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c26:	4b33      	ldr	r3, [pc, #204]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	4a32      	ldr	r2, [pc, #200]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c2c:	f043 0302 	orr.w	r3, r3, #2
 8002c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c32:	4b30      	ldr	r3, [pc, #192]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002c3e:	2310      	movs	r3, #16
 8002c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	2302      	movs	r3, #2
 8002c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002c52:	f107 031c 	add.w	r3, r7, #28
 8002c56:	4619      	mov	r1, r3
 8002c58:	4829      	ldr	r0, [pc, #164]	@ (8002d00 <HAL_TIM_MspPostInit+0x188>)
 8002c5a:	f004 fd9f 	bl	800779c <HAL_GPIO_Init>
}
 8002c5e:	e042      	b.n	8002ce6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a27      	ldr	r2, [pc, #156]	@ (8002d04 <HAL_TIM_MspPostInit+0x18c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d11c      	bne.n	8002ca4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002c6a:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	4a21      	ldr	r2, [pc, #132]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c76:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002c82:	2301      	movs	r3, #1
 8002c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c92:	2302      	movs	r3, #2
 8002c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002c96:	f107 031c 	add.w	r3, r7, #28
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	481a      	ldr	r0, [pc, #104]	@ (8002d08 <HAL_TIM_MspPostInit+0x190>)
 8002c9e:	f004 fd7d 	bl	800779c <HAL_GPIO_Init>
}
 8002ca2:	e020      	b.n	8002ce6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a18      	ldr	r2, [pc, #96]	@ (8002d0c <HAL_TIM_MspPostInit+0x194>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d11b      	bne.n	8002ce6 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cae:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	4a10      	ldr	r2, [pc, #64]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002cb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cba:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf4 <HAL_TIM_MspPostInit+0x17c>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002cc6:	2340      	movs	r3, #64	@ 0x40
 8002cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002cd6:	2309      	movs	r3, #9
 8002cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002cda:	f107 031c 	add.w	r3, r7, #28
 8002cde:	4619      	mov	r1, r3
 8002ce0:	480b      	ldr	r0, [pc, #44]	@ (8002d10 <HAL_TIM_MspPostInit+0x198>)
 8002ce2:	f004 fd5b 	bl	800779c <HAL_GPIO_Init>
}
 8002ce6:	bf00      	nop
 8002ce8:	3730      	adds	r7, #48	@ 0x30
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40010000 	.word	0x40010000
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40020000 	.word	0x40020000
 8002cfc:	40000400 	.word	0x40000400
 8002d00:	40020400 	.word	0x40020400
 8002d04:	40000c00 	.word	0x40000c00
 8002d08:	40022000 	.word	0x40022000
 8002d0c:	40001800 	.word	0x40001800
 8002d10:	40021c00 	.word	0x40021c00

08002d14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b0ae      	sub	sp, #184	@ 0xb8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d2c:	f107 0320 	add.w	r3, r7, #32
 8002d30:	2284      	movs	r2, #132	@ 0x84
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f015 fa99 	bl	801826c <memset>
  if(huart->Instance==USART1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a53      	ldr	r2, [pc, #332]	@ (8002e8c <HAL_UART_MspInit+0x178>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d15d      	bne.n	8002e00 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d44:	2340      	movs	r3, #64	@ 0x40
 8002d46:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d4c:	f107 0320 	add.w	r3, r7, #32
 8002d50:	4618      	mov	r0, r3
 8002d52:	f009 f86f 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d5c:	f7ff f8c8 	bl	8001ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d60:	4b4b      	ldr	r3, [pc, #300]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d64:	4a4a      	ldr	r2, [pc, #296]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d66:	f043 0310 	orr.w	r3, r3, #16
 8002d6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6c:	4b48      	ldr	r3, [pc, #288]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	61fb      	str	r3, [r7, #28]
 8002d76:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d78:	4b45      	ldr	r3, [pc, #276]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7c:	4a44      	ldr	r2, [pc, #272]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d7e:	f043 0302 	orr.w	r3, r3, #2
 8002d82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d84:	4b42      	ldr	r3, [pc, #264]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	61bb      	str	r3, [r7, #24]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d90:	4b3f      	ldr	r3, [pc, #252]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d94:	4a3e      	ldr	r2, [pc, #248]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d96:	f043 0301 	orr.w	r3, r3, #1
 8002d9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d9c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002da8:	2380      	movs	r3, #128	@ 0x80
 8002daa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002dc6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4831      	ldr	r0, [pc, #196]	@ (8002e94 <HAL_UART_MspInit+0x180>)
 8002dce:	f004 fce5 	bl	800779c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002dd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de6:	2300      	movs	r3, #0
 8002de8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002dec:	2307      	movs	r3, #7
 8002dee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002df2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002df6:	4619      	mov	r1, r3
 8002df8:	4827      	ldr	r0, [pc, #156]	@ (8002e98 <HAL_UART_MspInit+0x184>)
 8002dfa:	f004 fccf 	bl	800779c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002dfe:	e040      	b.n	8002e82 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a25      	ldr	r2, [pc, #148]	@ (8002e9c <HAL_UART_MspInit+0x188>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d13b      	bne.n	8002e82 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002e0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e0e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002e10:	2300      	movs	r3, #0
 8002e12:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e14:	f107 0320 	add.w	r3, r7, #32
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f009 f80b 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002e24:	f7ff f864 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002e28:	4b19      	ldr	r3, [pc, #100]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2c:	4a18      	ldr	r2, [pc, #96]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e2e:	f043 0320 	orr.w	r3, r3, #32
 8002e32:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e34:	4b16      	ldr	r3, [pc, #88]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e40:	4b13      	ldr	r3, [pc, #76]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e44:	4a12      	ldr	r2, [pc, #72]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4c:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <HAL_UART_MspInit+0x17c>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002e58:	23c0      	movs	r3, #192	@ 0xc0
 8002e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002e70:	2308      	movs	r3, #8
 8002e72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e76:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4808      	ldr	r0, [pc, #32]	@ (8002ea0 <HAL_UART_MspInit+0x18c>)
 8002e7e:	f004 fc8d 	bl	800779c <HAL_GPIO_Init>
}
 8002e82:	bf00      	nop
 8002e84:	37b8      	adds	r7, #184	@ 0xb8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40011000 	.word	0x40011000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40020400 	.word	0x40020400
 8002e98:	40020000 	.word	0x40020000
 8002e9c:	40011400 	.word	0x40011400
 8002ea0:	40020800 	.word	0x40020800

08002ea4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002eaa:	1d3b      	adds	r3, r7, #4
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	60da      	str	r2, [r3, #12]
 8002eb6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002eb8:	4b3a      	ldr	r3, [pc, #232]	@ (8002fa4 <HAL_FMC_MspInit+0x100>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d16d      	bne.n	8002f9c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002ec0:	4b38      	ldr	r3, [pc, #224]	@ (8002fa4 <HAL_FMC_MspInit+0x100>)
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <HAL_FMC_MspInit+0x104>)
 8002ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eca:	4a37      	ldr	r2, [pc, #220]	@ (8002fa8 <HAL_FMC_MspInit+0x104>)
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	6393      	str	r3, [r2, #56]	@ 0x38
 8002ed2:	4b35      	ldr	r3, [pc, #212]	@ (8002fa8 <HAL_FMC_MspInit+0x104>)
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	603b      	str	r3, [r7, #0]
 8002edc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002ede:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002ee2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ef0:	230c      	movs	r3, #12
 8002ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	482c      	ldr	r0, [pc, #176]	@ (8002fac <HAL_FMC_MspInit+0x108>)
 8002efa:	f004 fc4f 	bl	800779c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002efe:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002f02:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f10:	230c      	movs	r3, #12
 8002f12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f14:	1d3b      	adds	r3, r7, #4
 8002f16:	4619      	mov	r1, r3
 8002f18:	4825      	ldr	r0, [pc, #148]	@ (8002fb0 <HAL_FMC_MspInit+0x10c>)
 8002f1a:	f004 fc3f 	bl	800779c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002f1e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002f22:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f24:	2302      	movs	r3, #2
 8002f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f30:	230c      	movs	r3, #12
 8002f32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f34:	1d3b      	adds	r3, r7, #4
 8002f36:	4619      	mov	r1, r3
 8002f38:	481e      	ldr	r0, [pc, #120]	@ (8002fb4 <HAL_FMC_MspInit+0x110>)
 8002f3a:	f004 fc2f 	bl	800779c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002f3e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002f42:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f50:	230c      	movs	r3, #12
 8002f52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f54:	1d3b      	adds	r3, r7, #4
 8002f56:	4619      	mov	r1, r3
 8002f58:	4817      	ldr	r0, [pc, #92]	@ (8002fb8 <HAL_FMC_MspInit+0x114>)
 8002f5a:	f004 fc1f 	bl	800779c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002f5e:	2328      	movs	r3, #40	@ 0x28
 8002f60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f6e:	230c      	movs	r3, #12
 8002f70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002f72:	1d3b      	adds	r3, r7, #4
 8002f74:	4619      	mov	r1, r3
 8002f76:	4811      	ldr	r0, [pc, #68]	@ (8002fbc <HAL_FMC_MspInit+0x118>)
 8002f78:	f004 fc10 	bl	800779c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002f7c:	2308      	movs	r3, #8
 8002f7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f80:	2302      	movs	r3, #2
 8002f82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f8c:	230c      	movs	r3, #12
 8002f8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002f90:	1d3b      	adds	r3, r7, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	480a      	ldr	r0, [pc, #40]	@ (8002fc0 <HAL_FMC_MspInit+0x11c>)
 8002f96:	f004 fc01 	bl	800779c <HAL_GPIO_Init>
 8002f9a:	e000      	b.n	8002f9e <HAL_FMC_MspInit+0xfa>
    return;
 8002f9c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	200137a4 	.word	0x200137a4
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40021800 	.word	0x40021800
 8002fb4:	40020c00 	.word	0x40020c00
 8002fb8:	40021400 	.word	0x40021400
 8002fbc:	40021c00 	.word	0x40021c00
 8002fc0:	40020800 	.word	0x40020800

08002fc4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002fcc:	f7ff ff6a 	bl	8002ea4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b08a      	sub	sp, #40	@ 0x28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a62      	ldr	r2, [pc, #392]	@ (8003170 <HAL_SAI_MspInit+0x198>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d15c      	bne.n	80030a4 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002fea:	4b62      	ldr	r3, [pc, #392]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10b      	bne.n	800300a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002ff2:	4b61      	ldr	r3, [pc, #388]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff6:	4a60      	ldr	r2, [pc, #384]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 8002ff8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ffe:	4b5e      	ldr	r3, [pc, #376]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003002:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800300a:	4b5a      	ldr	r3, [pc, #360]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3301      	adds	r3, #1
 8003010:	4a58      	ldr	r2, [pc, #352]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 8003012:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003014:	23f0      	movs	r3, #240	@ 0xf0
 8003016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003018:	2302      	movs	r3, #2
 800301a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301c:	2300      	movs	r3, #0
 800301e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003020:	2300      	movs	r3, #0
 8003022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003024:	230a      	movs	r3, #10
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003028:	f107 0314 	add.w	r3, r7, #20
 800302c:	4619      	mov	r1, r3
 800302e:	4853      	ldr	r0, [pc, #332]	@ (800317c <HAL_SAI_MspInit+0x1a4>)
 8003030:	f004 fbb4 	bl	800779c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8003034:	4b52      	ldr	r3, [pc, #328]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003036:	4a53      	ldr	r2, [pc, #332]	@ (8003184 <HAL_SAI_MspInit+0x1ac>)
 8003038:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 800303a:	4b51      	ldr	r3, [pc, #324]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 800303c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003040:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003042:	4b4f      	ldr	r3, [pc, #316]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003044:	2240      	movs	r2, #64	@ 0x40
 8003046:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8003048:	4b4d      	ldr	r3, [pc, #308]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 800304a:	2200      	movs	r2, #0
 800304c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800304e:	4b4c      	ldr	r3, [pc, #304]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003050:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003054:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003056:	4b4a      	ldr	r3, [pc, #296]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003058:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800305c:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800305e:	4b48      	ldr	r3, [pc, #288]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003060:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003064:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8003066:	4b46      	ldr	r3, [pc, #280]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003068:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800306c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 800306e:	4b44      	ldr	r3, [pc, #272]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003070:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003074:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003076:	4b42      	ldr	r3, [pc, #264]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003078:	2200      	movs	r2, #0
 800307a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 800307c:	4840      	ldr	r0, [pc, #256]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 800307e:	f003 f8c1 	bl	8006204 <HAL_DMA_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8003088:	f7fe ff32 	bl	8001ef0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a3c      	ldr	r2, [pc, #240]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003090:	671a      	str	r2, [r3, #112]	@ 0x70
 8003092:	4a3b      	ldr	r2, [pc, #236]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a39      	ldr	r2, [pc, #228]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 800309c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800309e:	4a38      	ldr	r2, [pc, #224]	@ (8003180 <HAL_SAI_MspInit+0x1a8>)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a37      	ldr	r2, [pc, #220]	@ (8003188 <HAL_SAI_MspInit+0x1b0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d15c      	bne.n	8003168 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 80030ae:	4b31      	ldr	r3, [pc, #196]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10b      	bne.n	80030ce <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80030b6:	4b30      	ldr	r3, [pc, #192]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 80030bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003178 <HAL_SAI_MspInit+0x1a0>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80030ce:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3301      	adds	r3, #1
 80030d4:	4a27      	ldr	r2, [pc, #156]	@ (8003174 <HAL_SAI_MspInit+0x19c>)
 80030d6:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80030d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	2302      	movs	r3, #2
 80030e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e6:	2300      	movs	r3, #0
 80030e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80030ea:	230a      	movs	r3, #10
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80030ee:	f107 0314 	add.w	r3, r7, #20
 80030f2:	4619      	mov	r1, r3
 80030f4:	4825      	ldr	r0, [pc, #148]	@ (800318c <HAL_SAI_MspInit+0x1b4>)
 80030f6:	f004 fb51 	bl	800779c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 80030fa:	4b25      	ldr	r3, [pc, #148]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 80030fc:	4a25      	ldr	r2, [pc, #148]	@ (8003194 <HAL_SAI_MspInit+0x1bc>)
 80030fe:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003102:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003106:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003108:	4b21      	ldr	r3, [pc, #132]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 800310a:	2200      	movs	r2, #0
 800310c:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003110:	2200      	movs	r2, #0
 8003112:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8003114:	4b1e      	ldr	r3, [pc, #120]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003116:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800311a:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800311c:	4b1c      	ldr	r3, [pc, #112]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 800311e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003122:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003124:	4b1a      	ldr	r3, [pc, #104]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003126:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800312a:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800312c:	4b18      	ldr	r3, [pc, #96]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 800312e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003132:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8003134:	4b16      	ldr	r3, [pc, #88]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003136:	2200      	movs	r2, #0
 8003138:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 800313c:	2200      	movs	r2, #0
 800313e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8003140:	4813      	ldr	r0, [pc, #76]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003142:	f003 f85f 	bl	8006204 <HAL_DMA_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 800314c:	f7fe fed0 	bl	8001ef0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a0f      	ldr	r2, [pc, #60]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003154:	671a      	str	r2, [r3, #112]	@ 0x70
 8003156:	4a0e      	ldr	r2, [pc, #56]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a0c      	ldr	r2, [pc, #48]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003160:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003162:	4a0b      	ldr	r2, [pc, #44]	@ (8003190 <HAL_SAI_MspInit+0x1b8>)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8003168:	bf00      	nop
 800316a:	3728      	adds	r7, #40	@ 0x28
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	40015c04 	.word	0x40015c04
 8003174:	200137a8 	.word	0x200137a8
 8003178:	40023800 	.word	0x40023800
 800317c:	40022000 	.word	0x40022000
 8003180:	20012b10 	.word	0x20012b10
 8003184:	40026470 	.word	0x40026470
 8003188:	40015c24 	.word	0x40015c24
 800318c:	40021800 	.word	0x40021800
 8003190:	20012b70 	.word	0x20012b70
 8003194:	400264a0 	.word	0x400264a0

08003198 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a23      	ldr	r2, [pc, #140]	@ (8003234 <HAL_SAI_MspDeInit+0x9c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d11c      	bne.n	80031e4 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 80031aa:	4b23      	ldr	r3, [pc, #140]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	4a21      	ldr	r2, [pc, #132]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031b2:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 80031b4:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d105      	bne.n	80031c8 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 80031bc:	4b1f      	ldr	r3, [pc, #124]	@ (800323c <HAL_SAI_MspDeInit+0xa4>)
 80031be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c0:	4a1e      	ldr	r2, [pc, #120]	@ (800323c <HAL_SAI_MspDeInit+0xa4>)
 80031c2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80031c6:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 80031c8:	21f0      	movs	r1, #240	@ 0xf0
 80031ca:	481d      	ldr	r0, [pc, #116]	@ (8003240 <HAL_SAI_MspDeInit+0xa8>)
 80031cc:	f004 fc92 	bl	8007af4 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 f8c3 	bl	8006360 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 f8be 	bl	8006360 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a16      	ldr	r2, [pc, #88]	@ (8003244 <HAL_SAI_MspDeInit+0xac>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d11d      	bne.n	800322a <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 80031ee:	4b12      	ldr	r3, [pc, #72]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	4a10      	ldr	r2, [pc, #64]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031f6:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 80031f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003238 <HAL_SAI_MspDeInit+0xa0>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d105      	bne.n	800320c <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8003200:	4b0e      	ldr	r3, [pc, #56]	@ (800323c <HAL_SAI_MspDeInit+0xa4>)
 8003202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003204:	4a0d      	ldr	r2, [pc, #52]	@ (800323c <HAL_SAI_MspDeInit+0xa4>)
 8003206:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800320a:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 800320c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003210:	480d      	ldr	r0, [pc, #52]	@ (8003248 <HAL_SAI_MspDeInit+0xb0>)
 8003212:	f004 fc6f 	bl	8007af4 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321a:	4618      	mov	r0, r3
 800321c:	f003 f8a0 	bl	8006360 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003224:	4618      	mov	r0, r3
 8003226:	f003 f89b 	bl	8006360 <HAL_DMA_DeInit>
    }
}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40015c04 	.word	0x40015c04
 8003238:	200137a8 	.word	0x200137a8
 800323c:	40023800 	.word	0x40023800
 8003240:	40022000 	.word	0x40022000
 8003244:	40015c24 	.word	0x40015c24
 8003248:	40021800 	.word	0x40021800

0800324c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08e      	sub	sp, #56	@ 0x38
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003258:	2300      	movs	r3, #0
 800325a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800325c:	4b33      	ldr	r3, [pc, #204]	@ (800332c <HAL_InitTick+0xe0>)
 800325e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003260:	4a32      	ldr	r2, [pc, #200]	@ (800332c <HAL_InitTick+0xe0>)
 8003262:	f043 0310 	orr.w	r3, r3, #16
 8003266:	6413      	str	r3, [r2, #64]	@ 0x40
 8003268:	4b30      	ldr	r3, [pc, #192]	@ (800332c <HAL_InitTick+0xe0>)
 800326a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326c:	f003 0310 	and.w	r3, r3, #16
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003274:	f107 0210 	add.w	r2, r7, #16
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	4611      	mov	r1, r2
 800327e:	4618      	mov	r0, r3
 8003280:	f008 fda6 	bl	800bdd0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328a:	2b00      	cmp	r3, #0
 800328c:	d103      	bne.n	8003296 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800328e:	f008 fd77 	bl	800bd80 <HAL_RCC_GetPCLK1Freq>
 8003292:	6378      	str	r0, [r7, #52]	@ 0x34
 8003294:	e004      	b.n	80032a0 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003296:	f008 fd73 	bl	800bd80 <HAL_RCC_GetPCLK1Freq>
 800329a:	4603      	mov	r3, r0
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a2:	4a23      	ldr	r2, [pc, #140]	@ (8003330 <HAL_InitTick+0xe4>)
 80032a4:	fba2 2303 	umull	r2, r3, r2, r3
 80032a8:	0c9b      	lsrs	r3, r3, #18
 80032aa:	3b01      	subs	r3, #1
 80032ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80032ae:	4b21      	ldr	r3, [pc, #132]	@ (8003334 <HAL_InitTick+0xe8>)
 80032b0:	4a21      	ldr	r2, [pc, #132]	@ (8003338 <HAL_InitTick+0xec>)
 80032b2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80032b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003334 <HAL_InitTick+0xe8>)
 80032b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80032ba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80032bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003334 <HAL_InitTick+0xe8>)
 80032be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80032c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003334 <HAL_InitTick+0xe8>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003334 <HAL_InitTick+0xe8>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032ce:	4b19      	ldr	r3, [pc, #100]	@ (8003334 <HAL_InitTick+0xe8>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80032d4:	4817      	ldr	r0, [pc, #92]	@ (8003334 <HAL_InitTick+0xe8>)
 80032d6:	f00b ff10 	bl	800f0fa <HAL_TIM_Base_Init>
 80032da:	4603      	mov	r3, r0
 80032dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80032e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d11b      	bne.n	8003320 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80032e8:	4812      	ldr	r0, [pc, #72]	@ (8003334 <HAL_InitTick+0xe8>)
 80032ea:	f00b ff5d 	bl	800f1a8 <HAL_TIM_Base_Start_IT>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80032f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d111      	bne.n	8003320 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80032fc:	2036      	movs	r0, #54	@ 0x36
 80032fe:	f002 fd8f 	bl	8005e20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b0f      	cmp	r3, #15
 8003306:	d808      	bhi.n	800331a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003308:	2200      	movs	r2, #0
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	2036      	movs	r0, #54	@ 0x36
 800330e:	f002 fd6b 	bl	8005de8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003312:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <HAL_InitTick+0xf0>)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	e002      	b.n	8003320 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003320:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003324:	4618      	mov	r0, r3
 8003326:	3738      	adds	r7, #56	@ 0x38
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40023800 	.word	0x40023800
 8003330:	431bde83 	.word	0x431bde83
 8003334:	200137ac 	.word	0x200137ac
 8003338:	40001000 	.word	0x40001000
 800333c:	20012038 	.word	0x20012038

08003340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <NMI_Handler+0x4>

08003348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <HardFault_Handler+0x4>

08003350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <MemManage_Handler+0x4>

08003358 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <BusFault_Handler+0x4>

08003360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <UsageFault_Handler+0x4>

08003368 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
	...

08003378 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800337c:	4802      	ldr	r0, [pc, #8]	@ (8003388 <TIM6_DAC_IRQHandler+0x10>)
 800337e:	f00b ffe2 	bl	800f346 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	200137ac 	.word	0x200137ac

0800338c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003390:	4802      	ldr	r0, [pc, #8]	@ (800339c <DMA2_Stream4_IRQHandler+0x10>)
 8003392:	f003 f8a3 	bl	80064dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20012b10 	.word	0x20012b10

080033a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80033a4:	4802      	ldr	r0, [pc, #8]	@ (80033b0 <OTG_FS_IRQHandler+0x10>)
 80033a6:	f004 ff9f 	bl	80082e8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	2001bf74 	.word	0x2001bf74

080033b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80033b8:	4802      	ldr	r0, [pc, #8]	@ (80033c4 <DMA2_Stream6_IRQHandler+0x10>)
 80033ba:	f003 f88f 	bl	80064dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20012b70 	.word	0x20012b70

080033c8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80033cc:	4802      	ldr	r0, [pc, #8]	@ (80033d8 <LTDC_IRQHandler+0x10>)
 80033ce:	f007 fcdd 	bl	800ad8c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200128f4 	.word	0x200128f4

080033dc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80033e0:	4802      	ldr	r0, [pc, #8]	@ (80033ec <DMA2D_IRQHandler+0x10>)
 80033e2:	f003 fc4f 	bl	8006c84 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	2001275c 	.word	0x2001275c

080033f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033f8:	4a14      	ldr	r2, [pc, #80]	@ (800344c <_sbrk+0x5c>)
 80033fa:	4b15      	ldr	r3, [pc, #84]	@ (8003450 <_sbrk+0x60>)
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003404:	4b13      	ldr	r3, [pc, #76]	@ (8003454 <_sbrk+0x64>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d102      	bne.n	8003412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800340c:	4b11      	ldr	r3, [pc, #68]	@ (8003454 <_sbrk+0x64>)
 800340e:	4a12      	ldr	r2, [pc, #72]	@ (8003458 <_sbrk+0x68>)
 8003410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003412:	4b10      	ldr	r3, [pc, #64]	@ (8003454 <_sbrk+0x64>)
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4413      	add	r3, r2
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	429a      	cmp	r2, r3
 800341e:	d207      	bcs.n	8003430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003420:	f014 ff3c 	bl	801829c <__errno>
 8003424:	4603      	mov	r3, r0
 8003426:	220c      	movs	r2, #12
 8003428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800342a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800342e:	e009      	b.n	8003444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003430:	4b08      	ldr	r3, [pc, #32]	@ (8003454 <_sbrk+0x64>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003436:	4b07      	ldr	r3, [pc, #28]	@ (8003454 <_sbrk+0x64>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4413      	add	r3, r2
 800343e:	4a05      	ldr	r2, [pc, #20]	@ (8003454 <_sbrk+0x64>)
 8003440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003442:	68fb      	ldr	r3, [r7, #12]
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	20010000 	.word	0x20010000
 8003450:	00000400 	.word	0x00000400
 8003454:	200137f8 	.word	0x200137f8
 8003458:	20000000 	.word	0x20000000

0800345c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003460:	4b06      	ldr	r3, [pc, #24]	@ (800347c <SystemInit+0x20>)
 8003462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003466:	4a05      	ldr	r2, [pc, #20]	@ (800347c <SystemInit+0x20>)
 8003468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800346c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003470:	bf00      	nop
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	e000ed00 	.word	0xe000ed00

08003480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003480:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003484:	f7ff ffea 	bl	800345c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003488:	480c      	ldr	r0, [pc, #48]	@ (80034bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800348a:	490d      	ldr	r1, [pc, #52]	@ (80034c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800348c:	4a0d      	ldr	r2, [pc, #52]	@ (80034c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800348e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003490:	e002      	b.n	8003498 <LoopCopyDataInit>

08003492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003496:	3304      	adds	r3, #4

08003498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800349a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800349c:	d3f9      	bcc.n	8003492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800349e:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034a0:	4c0a      	ldr	r4, [pc, #40]	@ (80034cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80034a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034a4:	e001      	b.n	80034aa <LoopFillZerobss>

080034a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034a8:	3204      	adds	r2, #4

080034aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034ac:	d3fb      	bcc.n	80034a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80034ae:	f014 fefb 	bl	80182a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034b2:	f7fd f997 	bl	80007e4 <main>
  bx  lr    
 80034b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80034b8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80034bc:	20012000 	.word	0x20012000
  ldr r1, =_edata
 80034c0:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 80034c4:	0801847c 	.word	0x0801847c
  ldr r2, =_sbss
 80034c8:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 80034cc:	2001c49c 	.word	0x2001c49c

080034d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034d0:	e7fe      	b.n	80034d0 <ADC_IRQHandler>
	...

080034d4 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
 80034da:	607b      	str	r3, [r7, #4]
 80034dc:	4603      	mov	r3, r0
 80034de:	81fb      	strh	r3, [r7, #14]
 80034e0:	460b      	mov	r3, r1
 80034e2:	81bb      	strh	r3, [r7, #12]
 80034e4:	4613      	mov	r3, r2
 80034e6:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80034ec:	89bb      	ldrh	r3, [r7, #12]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 80034f2:	89bb      	ldrh	r3, [r7, #12]
 80034f4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034f8:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 80034fa:	2300      	movs	r3, #0
 80034fc:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 80034fe:	f001 fc71 	bl	8004de4 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003502:	89fb      	ldrh	r3, [r7, #14]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2203      	movs	r2, #3
 8003508:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800350c:	4618      	mov	r0, r3
 800350e:	f001 fafb 	bl	8004b08 <CODEC_IO_Write>
 8003512:	4603      	mov	r3, r0
 8003514:	461a      	mov	r2, r3
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	4413      	add	r3, r2
 800351a:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 800351c:	89fb      	ldrh	r3, [r7, #14]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2200      	movs	r2, #0
 8003522:	f640 0117 	movw	r1, #2071	@ 0x817
 8003526:	4618      	mov	r0, r3
 8003528:	f001 faee 	bl	8004b08 <CODEC_IO_Write>
 800352c:	4603      	mov	r3, r0
 800352e:	461a      	mov	r2, r3
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	4413      	add	r3, r2
 8003534:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8003536:	89fb      	ldrh	r3, [r7, #14]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2200      	movs	r2, #0
 800353c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003540:	4618      	mov	r0, r3
 8003542:	f001 fae1 	bl	8004b08 <CODEC_IO_Write>
 8003546:	4603      	mov	r3, r0
 8003548:	461a      	mov	r2, r3
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	4413      	add	r3, r2
 800354e:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003550:	89fb      	ldrh	r3, [r7, #14]
 8003552:	b2db      	uxtb	r3, r3
 8003554:	226c      	movs	r2, #108	@ 0x6c
 8003556:	2139      	movs	r1, #57	@ 0x39
 8003558:	4618      	mov	r0, r3
 800355a:	f001 fad5 	bl	8004b08 <CODEC_IO_Write>
 800355e:	4603      	mov	r3, r0
 8003560:	461a      	mov	r2, r3
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	4413      	add	r3, r2
 8003566:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8003568:	8afb      	ldrh	r3, [r7, #22]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00c      	beq.n	8003588 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2213      	movs	r2, #19
 8003574:	2101      	movs	r1, #1
 8003576:	4618      	mov	r0, r3
 8003578:	f001 fac6 	bl	8004b08 <CODEC_IO_Write>
 800357c:	4603      	mov	r3, r0
 800357e:	461a      	mov	r2, r3
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	4413      	add	r3, r2
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	e00b      	b.n	80035a0 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8003588:	89fb      	ldrh	r3, [r7, #14]
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2203      	movs	r2, #3
 800358e:	2101      	movs	r1, #1
 8003590:	4618      	mov	r0, r3
 8003592:	f001 fab9 	bl	8004b08 <CODEC_IO_Write>
 8003596:	4603      	mov	r3, r0
 8003598:	461a      	mov	r2, r3
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	4413      	add	r3, r2
 800359e:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80035a0:	2032      	movs	r0, #50	@ 0x32
 80035a2:	f001 fc87 	bl	8004eb4 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80035a6:	8b3b      	ldrh	r3, [r7, #24]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 815f 	beq.w	800386c <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80035ae:	4bae      	ldr	r3, [pc, #696]	@ (8003868 <wm8994_Init+0x394>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80035b4:	8b3b      	ldrh	r3, [r7, #24]
 80035b6:	2b03      	cmp	r3, #3
 80035b8:	f000 808c 	beq.w	80036d4 <wm8994_Init+0x200>
 80035bc:	2b03      	cmp	r3, #3
 80035be:	f300 8111 	bgt.w	80037e4 <wm8994_Init+0x310>
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d002      	beq.n	80035cc <wm8994_Init+0xf8>
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d042      	beq.n	8003650 <wm8994_Init+0x17c>
 80035ca:	e10b      	b.n	80037e4 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80035cc:	89fb      	ldrh	r3, [r7, #14]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80035d4:	2105      	movs	r1, #5
 80035d6:	4618      	mov	r0, r3
 80035d8:	f001 fa96 	bl	8004b08 <CODEC_IO_Write>
 80035dc:	4603      	mov	r3, r0
 80035de:	461a      	mov	r2, r3
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	4413      	add	r3, r2
 80035e4:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80035e6:	89fb      	ldrh	r3, [r7, #14]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2200      	movs	r2, #0
 80035ec:	f240 6101 	movw	r1, #1537	@ 0x601
 80035f0:	4618      	mov	r0, r3
 80035f2:	f001 fa89 	bl	8004b08 <CODEC_IO_Write>
 80035f6:	4603      	mov	r3, r0
 80035f8:	461a      	mov	r2, r3
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	4413      	add	r3, r2
 80035fe:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003600:	89fb      	ldrh	r3, [r7, #14]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2200      	movs	r2, #0
 8003606:	f240 6102 	movw	r1, #1538	@ 0x602
 800360a:	4618      	mov	r0, r3
 800360c:	f001 fa7c 	bl	8004b08 <CODEC_IO_Write>
 8003610:	4603      	mov	r3, r0
 8003612:	461a      	mov	r2, r3
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	4413      	add	r3, r2
 8003618:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800361a:	89fb      	ldrh	r3, [r7, #14]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2202      	movs	r2, #2
 8003620:	f240 6104 	movw	r1, #1540	@ 0x604
 8003624:	4618      	mov	r0, r3
 8003626:	f001 fa6f 	bl	8004b08 <CODEC_IO_Write>
 800362a:	4603      	mov	r3, r0
 800362c:	461a      	mov	r2, r3
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	4413      	add	r3, r2
 8003632:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003634:	89fb      	ldrh	r3, [r7, #14]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2202      	movs	r2, #2
 800363a:	f240 6105 	movw	r1, #1541	@ 0x605
 800363e:	4618      	mov	r0, r3
 8003640:	f001 fa62 	bl	8004b08 <CODEC_IO_Write>
 8003644:	4603      	mov	r3, r0
 8003646:	461a      	mov	r2, r3
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	4413      	add	r3, r2
 800364c:	61fb      	str	r3, [r7, #28]
      break;
 800364e:	e110      	b.n	8003872 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003650:	89fb      	ldrh	r3, [r7, #14]
 8003652:	b2db      	uxtb	r3, r3
 8003654:	f240 3203 	movw	r2, #771	@ 0x303
 8003658:	2105      	movs	r1, #5
 800365a:	4618      	mov	r0, r3
 800365c:	f001 fa54 	bl	8004b08 <CODEC_IO_Write>
 8003660:	4603      	mov	r3, r0
 8003662:	461a      	mov	r2, r3
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	4413      	add	r3, r2
 8003668:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800366a:	89fb      	ldrh	r3, [r7, #14]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2201      	movs	r2, #1
 8003670:	f240 6101 	movw	r1, #1537	@ 0x601
 8003674:	4618      	mov	r0, r3
 8003676:	f001 fa47 	bl	8004b08 <CODEC_IO_Write>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	4413      	add	r3, r2
 8003682:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003684:	89fb      	ldrh	r3, [r7, #14]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2201      	movs	r2, #1
 800368a:	f240 6102 	movw	r1, #1538	@ 0x602
 800368e:	4618      	mov	r0, r3
 8003690:	f001 fa3a 	bl	8004b08 <CODEC_IO_Write>
 8003694:	4603      	mov	r3, r0
 8003696:	461a      	mov	r2, r3
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	4413      	add	r3, r2
 800369c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800369e:	89fb      	ldrh	r3, [r7, #14]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2200      	movs	r2, #0
 80036a4:	f240 6104 	movw	r1, #1540	@ 0x604
 80036a8:	4618      	mov	r0, r3
 80036aa:	f001 fa2d 	bl	8004b08 <CODEC_IO_Write>
 80036ae:	4603      	mov	r3, r0
 80036b0:	461a      	mov	r2, r3
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	4413      	add	r3, r2
 80036b6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2200      	movs	r2, #0
 80036be:	f240 6105 	movw	r1, #1541	@ 0x605
 80036c2:	4618      	mov	r0, r3
 80036c4:	f001 fa20 	bl	8004b08 <CODEC_IO_Write>
 80036c8:	4603      	mov	r3, r0
 80036ca:	461a      	mov	r2, r3
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	4413      	add	r3, r2
 80036d0:	61fb      	str	r3, [r7, #28]
      break;
 80036d2:	e0ce      	b.n	8003872 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80036d4:	8afb      	ldrh	r3, [r7, #22]
 80036d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036da:	d141      	bne.n	8003760 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80036dc:	89fb      	ldrh	r3, [r7, #14]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80036e4:	2105      	movs	r1, #5
 80036e6:	4618      	mov	r0, r3
 80036e8:	f001 fa0e 	bl	8004b08 <CODEC_IO_Write>
 80036ec:	4603      	mov	r3, r0
 80036ee:	461a      	mov	r2, r3
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	4413      	add	r3, r2
 80036f4:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 80036f6:	89fb      	ldrh	r3, [r7, #14]
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2203      	movs	r2, #3
 80036fc:	f240 6101 	movw	r1, #1537	@ 0x601
 8003700:	4618      	mov	r0, r3
 8003702:	f001 fa01 	bl	8004b08 <CODEC_IO_Write>
 8003706:	4603      	mov	r3, r0
 8003708:	461a      	mov	r2, r3
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	4413      	add	r3, r2
 800370e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003710:	89fb      	ldrh	r3, [r7, #14]
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2203      	movs	r2, #3
 8003716:	f240 6102 	movw	r1, #1538	@ 0x602
 800371a:	4618      	mov	r0, r3
 800371c:	f001 f9f4 	bl	8004b08 <CODEC_IO_Write>
 8003720:	4603      	mov	r3, r0
 8003722:	461a      	mov	r2, r3
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	4413      	add	r3, r2
 8003728:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800372a:	89fb      	ldrh	r3, [r7, #14]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2203      	movs	r2, #3
 8003730:	f240 6104 	movw	r1, #1540	@ 0x604
 8003734:	4618      	mov	r0, r3
 8003736:	f001 f9e7 	bl	8004b08 <CODEC_IO_Write>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	4413      	add	r3, r2
 8003742:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8003744:	89fb      	ldrh	r3, [r7, #14]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2203      	movs	r2, #3
 800374a:	f240 6105 	movw	r1, #1541	@ 0x605
 800374e:	4618      	mov	r0, r3
 8003750:	f001 f9da 	bl	8004b08 <CODEC_IO_Write>
 8003754:	4603      	mov	r3, r0
 8003756:	461a      	mov	r2, r3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	4413      	add	r3, r2
 800375c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 800375e:	e088      	b.n	8003872 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003760:	89fb      	ldrh	r3, [r7, #14]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003768:	2105      	movs	r1, #5
 800376a:	4618      	mov	r0, r3
 800376c:	f001 f9cc 	bl	8004b08 <CODEC_IO_Write>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	4413      	add	r3, r2
 8003778:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800377a:	89fb      	ldrh	r3, [r7, #14]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2201      	movs	r2, #1
 8003780:	f240 6101 	movw	r1, #1537	@ 0x601
 8003784:	4618      	mov	r0, r3
 8003786:	f001 f9bf 	bl	8004b08 <CODEC_IO_Write>
 800378a:	4603      	mov	r3, r0
 800378c:	461a      	mov	r2, r3
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	4413      	add	r3, r2
 8003792:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003794:	89fb      	ldrh	r3, [r7, #14]
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2201      	movs	r2, #1
 800379a:	f240 6102 	movw	r1, #1538	@ 0x602
 800379e:	4618      	mov	r0, r3
 80037a0:	f001 f9b2 	bl	8004b08 <CODEC_IO_Write>
 80037a4:	4603      	mov	r3, r0
 80037a6:	461a      	mov	r2, r3
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	4413      	add	r3, r2
 80037ac:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80037ae:	89fb      	ldrh	r3, [r7, #14]
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2202      	movs	r2, #2
 80037b4:	f240 6104 	movw	r1, #1540	@ 0x604
 80037b8:	4618      	mov	r0, r3
 80037ba:	f001 f9a5 	bl	8004b08 <CODEC_IO_Write>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	4413      	add	r3, r2
 80037c6:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80037c8:	89fb      	ldrh	r3, [r7, #14]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2202      	movs	r2, #2
 80037ce:	f240 6105 	movw	r1, #1541	@ 0x605
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 f998 	bl	8004b08 <CODEC_IO_Write>
 80037d8:	4603      	mov	r3, r0
 80037da:	461a      	mov	r2, r3
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	4413      	add	r3, r2
 80037e0:	61fb      	str	r3, [r7, #28]
      break;
 80037e2:	e046      	b.n	8003872 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f240 3203 	movw	r2, #771	@ 0x303
 80037ec:	2105      	movs	r1, #5
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f98a 	bl	8004b08 <CODEC_IO_Write>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	4413      	add	r3, r2
 80037fc:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80037fe:	89fb      	ldrh	r3, [r7, #14]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2201      	movs	r2, #1
 8003804:	f240 6101 	movw	r1, #1537	@ 0x601
 8003808:	4618      	mov	r0, r3
 800380a:	f001 f97d 	bl	8004b08 <CODEC_IO_Write>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	4413      	add	r3, r2
 8003816:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003818:	89fb      	ldrh	r3, [r7, #14]
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2201      	movs	r2, #1
 800381e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003822:	4618      	mov	r0, r3
 8003824:	f001 f970 	bl	8004b08 <CODEC_IO_Write>
 8003828:	4603      	mov	r3, r0
 800382a:	461a      	mov	r2, r3
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	4413      	add	r3, r2
 8003830:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003832:	89fb      	ldrh	r3, [r7, #14]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2200      	movs	r2, #0
 8003838:	f240 6104 	movw	r1, #1540	@ 0x604
 800383c:	4618      	mov	r0, r3
 800383e:	f001 f963 	bl	8004b08 <CODEC_IO_Write>
 8003842:	4603      	mov	r3, r0
 8003844:	461a      	mov	r2, r3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	4413      	add	r3, r2
 800384a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800384c:	89fb      	ldrh	r3, [r7, #14]
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2200      	movs	r2, #0
 8003852:	f240 6105 	movw	r1, #1541	@ 0x605
 8003856:	4618      	mov	r0, r3
 8003858:	f001 f956 	bl	8004b08 <CODEC_IO_Write>
 800385c:	4603      	mov	r3, r0
 800385e:	461a      	mov	r2, r3
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	4413      	add	r3, r2
 8003864:	61fb      	str	r3, [r7, #28]
      break;
 8003866:	e004      	b.n	8003872 <wm8994_Init+0x39e>
 8003868:	200137fc 	.word	0x200137fc
    }
  }
  else
  {
    outputEnabled = 0;
 800386c:	4b99      	ldr	r3, [pc, #612]	@ (8003ad4 <wm8994_Init+0x600>)
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8003872:	8afb      	ldrh	r3, [r7, #22]
 8003874:	2b00      	cmp	r3, #0
 8003876:	f000 81ab 	beq.w	8003bd0 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800387a:	4b97      	ldr	r3, [pc, #604]	@ (8003ad8 <wm8994_Init+0x604>)
 800387c:	2201      	movs	r2, #1
 800387e:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003880:	8afb      	ldrh	r3, [r7, #22]
 8003882:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003886:	f000 8129 	beq.w	8003adc <wm8994_Init+0x608>
 800388a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800388e:	f300 819b 	bgt.w	8003bc8 <wm8994_Init+0x6f4>
 8003892:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003896:	d05a      	beq.n	800394e <wm8994_Init+0x47a>
 8003898:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800389c:	f300 8194 	bgt.w	8003bc8 <wm8994_Init+0x6f4>
 80038a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a4:	f000 80c6 	beq.w	8003a34 <wm8994_Init+0x560>
 80038a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ac:	f040 818c 	bne.w	8003bc8 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80038b0:	89fb      	ldrh	r3, [r7, #14]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80038b8:	2104      	movs	r1, #4
 80038ba:	4618      	mov	r0, r3
 80038bc:	f001 f924 	bl	8004b08 <CODEC_IO_Write>
 80038c0:	4603      	mov	r3, r0
 80038c2:	461a      	mov	r2, r3
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	4413      	add	r3, r2
 80038c8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80038ca:	89fb      	ldrh	r3, [r7, #14]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	22db      	movs	r2, #219	@ 0xdb
 80038d0:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80038d4:	4618      	mov	r0, r3
 80038d6:	f001 f917 	bl	8004b08 <CODEC_IO_Write>
 80038da:	4603      	mov	r3, r0
 80038dc:	461a      	mov	r2, r3
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	4413      	add	r3, r2
 80038e2:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80038e4:	89fb      	ldrh	r3, [r7, #14]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80038ec:	2102      	movs	r1, #2
 80038ee:	4618      	mov	r0, r3
 80038f0:	f001 f90a 	bl	8004b08 <CODEC_IO_Write>
 80038f4:	4603      	mov	r3, r0
 80038f6:	461a      	mov	r2, r3
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	4413      	add	r3, r2
 80038fc:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80038fe:	89fb      	ldrh	r3, [r7, #14]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2202      	movs	r2, #2
 8003904:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003908:	4618      	mov	r0, r3
 800390a:	f001 f8fd 	bl	8004b08 <CODEC_IO_Write>
 800390e:	4603      	mov	r3, r0
 8003910:	461a      	mov	r2, r3
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	4413      	add	r3, r2
 8003916:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003918:	89fb      	ldrh	r3, [r7, #14]
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2202      	movs	r2, #2
 800391e:	f240 6109 	movw	r1, #1545	@ 0x609
 8003922:	4618      	mov	r0, r3
 8003924:	f001 f8f0 	bl	8004b08 <CODEC_IO_Write>
 8003928:	4603      	mov	r3, r0
 800392a:	461a      	mov	r2, r3
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	4413      	add	r3, r2
 8003930:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8003932:	89fb      	ldrh	r3, [r7, #14]
 8003934:	b2db      	uxtb	r3, r3
 8003936:	220e      	movs	r2, #14
 8003938:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800393c:	4618      	mov	r0, r3
 800393e:	f001 f8e3 	bl	8004b08 <CODEC_IO_Write>
 8003942:	4603      	mov	r3, r0
 8003944:	461a      	mov	r2, r3
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	4413      	add	r3, r2
 800394a:	61fb      	str	r3, [r7, #28]
      break;
 800394c:	e143      	b.n	8003bd6 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 800394e:	89fb      	ldrh	r3, [r7, #14]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2211      	movs	r2, #17
 8003954:	2128      	movs	r1, #40	@ 0x28
 8003956:	4618      	mov	r0, r3
 8003958:	f001 f8d6 	bl	8004b08 <CODEC_IO_Write>
 800395c:	4603      	mov	r3, r0
 800395e:	461a      	mov	r2, r3
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	4413      	add	r3, r2
 8003964:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8003966:	89fb      	ldrh	r3, [r7, #14]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2235      	movs	r2, #53	@ 0x35
 800396c:	2129      	movs	r1, #41	@ 0x29
 800396e:	4618      	mov	r0, r3
 8003970:	f001 f8ca 	bl	8004b08 <CODEC_IO_Write>
 8003974:	4603      	mov	r3, r0
 8003976:	461a      	mov	r2, r3
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	4413      	add	r3, r2
 800397c:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 800397e:	89fb      	ldrh	r3, [r7, #14]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2235      	movs	r2, #53	@ 0x35
 8003984:	212a      	movs	r1, #42	@ 0x2a
 8003986:	4618      	mov	r0, r3
 8003988:	f001 f8be 	bl	8004b08 <CODEC_IO_Write>
 800398c:	4603      	mov	r3, r0
 800398e:	461a      	mov	r2, r3
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	4413      	add	r3, r2
 8003994:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8003996:	89fb      	ldrh	r3, [r7, #14]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	f240 3203 	movw	r2, #771	@ 0x303
 800399e:	2104      	movs	r1, #4
 80039a0:	4618      	mov	r0, r3
 80039a2:	f001 f8b1 	bl	8004b08 <CODEC_IO_Write>
 80039a6:	4603      	mov	r3, r0
 80039a8:	461a      	mov	r2, r3
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	4413      	add	r3, r2
 80039ae:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80039b0:	89fb      	ldrh	r3, [r7, #14]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	22db      	movs	r2, #219	@ 0xdb
 80039b6:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80039ba:	4618      	mov	r0, r3
 80039bc:	f001 f8a4 	bl	8004b08 <CODEC_IO_Write>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461a      	mov	r2, r3
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	4413      	add	r3, r2
 80039c8:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80039ca:	89fb      	ldrh	r3, [r7, #14]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	f246 3250 	movw	r2, #25424	@ 0x6350
 80039d2:	2102      	movs	r1, #2
 80039d4:	4618      	mov	r0, r3
 80039d6:	f001 f897 	bl	8004b08 <CODEC_IO_Write>
 80039da:	4603      	mov	r3, r0
 80039dc:	461a      	mov	r2, r3
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	4413      	add	r3, r2
 80039e2:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80039e4:	89fb      	ldrh	r3, [r7, #14]
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2202      	movs	r2, #2
 80039ea:	f240 6106 	movw	r1, #1542	@ 0x606
 80039ee:	4618      	mov	r0, r3
 80039f0:	f001 f88a 	bl	8004b08 <CODEC_IO_Write>
 80039f4:	4603      	mov	r3, r0
 80039f6:	461a      	mov	r2, r3
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	4413      	add	r3, r2
 80039fc:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80039fe:	89fb      	ldrh	r3, [r7, #14]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2202      	movs	r2, #2
 8003a04:	f240 6107 	movw	r1, #1543	@ 0x607
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f001 f87d 	bl	8004b08 <CODEC_IO_Write>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	461a      	mov	r2, r3
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	4413      	add	r3, r2
 8003a16:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003a18:	89fb      	ldrh	r3, [r7, #14]
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	220d      	movs	r2, #13
 8003a1e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003a22:	4618      	mov	r0, r3
 8003a24:	f001 f870 	bl	8004b08 <CODEC_IO_Write>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	4413      	add	r3, r2
 8003a30:	61fb      	str	r3, [r7, #28]
      break;
 8003a32:	e0d0      	b.n	8003bd6 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8003a34:	89fb      	ldrh	r3, [r7, #14]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8003a3c:	2104      	movs	r1, #4
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f001 f862 	bl	8004b08 <CODEC_IO_Write>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461a      	mov	r2, r3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003a4e:	89fb      	ldrh	r3, [r7, #14]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	22db      	movs	r2, #219	@ 0xdb
 8003a54:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f001 f855 	bl	8004b08 <CODEC_IO_Write>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	461a      	mov	r2, r3
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4413      	add	r3, r2
 8003a66:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003a68:	89fb      	ldrh	r3, [r7, #14]
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003a70:	2102      	movs	r1, #2
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 f848 	bl	8004b08 <CODEC_IO_Write>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	4413      	add	r3, r2
 8003a80:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003a82:	89fb      	ldrh	r3, [r7, #14]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2202      	movs	r2, #2
 8003a88:	f240 6106 	movw	r1, #1542	@ 0x606
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f001 f83b 	bl	8004b08 <CODEC_IO_Write>
 8003a92:	4603      	mov	r3, r0
 8003a94:	461a      	mov	r2, r3
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003a9c:	89fb      	ldrh	r3, [r7, #14]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	f240 6107 	movw	r1, #1543	@ 0x607
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f001 f82e 	bl	8004b08 <CODEC_IO_Write>
 8003aac:	4603      	mov	r3, r0
 8003aae:	461a      	mov	r2, r3
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003ab6:	89fb      	ldrh	r3, [r7, #14]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	220d      	movs	r2, #13
 8003abc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f001 f821 	bl	8004b08 <CODEC_IO_Write>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	4413      	add	r3, r2
 8003ace:	61fb      	str	r3, [r7, #28]
      break; 
 8003ad0:	e081      	b.n	8003bd6 <wm8994_Init+0x702>
 8003ad2:	bf00      	nop
 8003ad4:	200137fc 	.word	0x200137fc
 8003ad8:	20013800 	.word	0x20013800
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003adc:	89fb      	ldrh	r3, [r7, #14]
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8003ae4:	2104      	movs	r1, #4
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f001 f80e 	bl	8004b08 <CODEC_IO_Write>
 8003aec:	4603      	mov	r3, r0
 8003aee:	461a      	mov	r2, r3
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	4413      	add	r3, r2
 8003af4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003af6:	89fb      	ldrh	r3, [r7, #14]
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	22db      	movs	r2, #219	@ 0xdb
 8003afc:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003b00:	4618      	mov	r0, r3
 8003b02:	f001 f801 	bl	8004b08 <CODEC_IO_Write>
 8003b06:	4603      	mov	r3, r0
 8003b08:	461a      	mov	r2, r3
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003b10:	89fb      	ldrh	r3, [r7, #14]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	22db      	movs	r2, #219	@ 0xdb
 8003b16:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 fff4 	bl	8004b08 <CODEC_IO_Write>
 8003b20:	4603      	mov	r3, r0
 8003b22:	461a      	mov	r2, r3
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	4413      	add	r3, r2
 8003b28:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8003b2a:	89fb      	ldrh	r3, [r7, #14]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8003b32:	2102      	movs	r1, #2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 ffe7 	bl	8004b08 <CODEC_IO_Write>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	4413      	add	r3, r2
 8003b42:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003b44:	89fb      	ldrh	r3, [r7, #14]
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2202      	movs	r2, #2
 8003b4a:	f240 6106 	movw	r1, #1542	@ 0x606
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 ffda 	bl	8004b08 <CODEC_IO_Write>
 8003b54:	4603      	mov	r3, r0
 8003b56:	461a      	mov	r2, r3
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003b5e:	89fb      	ldrh	r3, [r7, #14]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2202      	movs	r2, #2
 8003b64:	f240 6107 	movw	r1, #1543	@ 0x607
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 ffcd 	bl	8004b08 <CODEC_IO_Write>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	461a      	mov	r2, r3
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	4413      	add	r3, r2
 8003b76:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003b78:	89fb      	ldrh	r3, [r7, #14]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 ffc0 	bl	8004b08 <CODEC_IO_Write>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	4413      	add	r3, r2
 8003b90:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003b92:	89fb      	ldrh	r3, [r7, #14]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2202      	movs	r2, #2
 8003b98:	f240 6109 	movw	r1, #1545	@ 0x609
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f000 ffb3 	bl	8004b08 <CODEC_IO_Write>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	4413      	add	r3, r2
 8003baa:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003bac:	89fb      	ldrh	r3, [r7, #14]
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	220d      	movs	r2, #13
 8003bb2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 ffa6 	bl	8004b08 <CODEC_IO_Write>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	61fb      	str	r3, [r7, #28]
      break;    
 8003bc6:	e006      	b.n	8003bd6 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	61fb      	str	r3, [r7, #28]
      break;
 8003bce:	e002      	b.n	8003bd6 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003bd0:	4ba4      	ldr	r3, [pc, #656]	@ (8003e64 <wm8994_Init+0x990>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4aa3      	ldr	r2, [pc, #652]	@ (8003e68 <wm8994_Init+0x994>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d079      	beq.n	8003cd2 <wm8994_Init+0x7fe>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4aa1      	ldr	r2, [pc, #644]	@ (8003e68 <wm8994_Init+0x994>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	f200 80ad 	bhi.w	8003d42 <wm8994_Init+0x86e>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d061      	beq.n	8003cb6 <wm8994_Init+0x7e2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	f200 80a2 	bhi.w	8003d42 <wm8994_Init+0x86e>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c04:	4293      	cmp	r3, r2
 8003c06:	f000 808e 	beq.w	8003d26 <wm8994_Init+0x852>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c10:	4293      	cmp	r3, r2
 8003c12:	f200 8096 	bhi.w	8003d42 <wm8994_Init+0x86e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003c1c:	d03d      	beq.n	8003c9a <wm8994_Init+0x7c6>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003c24:	f200 808d 	bhi.w	8003d42 <wm8994_Init+0x86e>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d06b      	beq.n	8003d0a <wm8994_Init+0x836>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	f200 8082 	bhi.w	8003d42 <wm8994_Init+0x86e>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003c44:	d01b      	beq.n	8003c7e <wm8994_Init+0x7aa>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003c4c:	d879      	bhi.n	8003d42 <wm8994_Init+0x86e>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003c54:	d005      	beq.n	8003c62 <wm8994_Init+0x78e>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d046      	beq.n	8003cee <wm8994_Init+0x81a>
 8003c60:	e06f      	b.n	8003d42 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003c62:	89fb      	ldrh	r3, [r7, #14]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2203      	movs	r2, #3
 8003c68:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 ff4b 	bl	8004b08 <CODEC_IO_Write>
 8003c72:	4603      	mov	r3, r0
 8003c74:	461a      	mov	r2, r3
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	4413      	add	r3, r2
 8003c7a:	61fb      	str	r3, [r7, #28]
    break;
 8003c7c:	e06f      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003c7e:	89fb      	ldrh	r3, [r7, #14]
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2233      	movs	r2, #51	@ 0x33
 8003c84:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 ff3d 	bl	8004b08 <CODEC_IO_Write>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	461a      	mov	r2, r3
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	4413      	add	r3, r2
 8003c96:	61fb      	str	r3, [r7, #28]
    break;
 8003c98:	e061      	b.n	8003d5e <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003c9a:	89fb      	ldrh	r3, [r7, #14]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2263      	movs	r2, #99	@ 0x63
 8003ca0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 ff2f 	bl	8004b08 <CODEC_IO_Write>
 8003caa:	4603      	mov	r3, r0
 8003cac:	461a      	mov	r2, r3
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	61fb      	str	r3, [r7, #28]
    break;
 8003cb4:	e053      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003cb6:	89fb      	ldrh	r3, [r7, #14]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2283      	movs	r2, #131	@ 0x83
 8003cbc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 ff21 	bl	8004b08 <CODEC_IO_Write>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	461a      	mov	r2, r3
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	4413      	add	r3, r2
 8003cce:	61fb      	str	r3, [r7, #28]
    break;
 8003cd0:	e045      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003cd2:	89fb      	ldrh	r3, [r7, #14]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	22a3      	movs	r2, #163	@ 0xa3
 8003cd8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 ff13 	bl	8004b08 <CODEC_IO_Write>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	4413      	add	r3, r2
 8003cea:	61fb      	str	r3, [r7, #28]
    break;
 8003cec:	e037      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003cee:	89fb      	ldrh	r3, [r7, #14]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2213      	movs	r2, #19
 8003cf4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 ff05 	bl	8004b08 <CODEC_IO_Write>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461a      	mov	r2, r3
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	4413      	add	r3, r2
 8003d06:	61fb      	str	r3, [r7, #28]
    break;
 8003d08:	e029      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003d0a:	89fb      	ldrh	r3, [r7, #14]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2243      	movs	r2, #67	@ 0x43
 8003d10:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fef7 	bl	8004b08 <CODEC_IO_Write>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	4413      	add	r3, r2
 8003d22:	61fb      	str	r3, [r7, #28]
    break;
 8003d24:	e01b      	b.n	8003d5e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003d26:	89fb      	ldrh	r3, [r7, #14]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2273      	movs	r2, #115	@ 0x73
 8003d2c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fee9 	bl	8004b08 <CODEC_IO_Write>
 8003d36:	4603      	mov	r3, r0
 8003d38:	461a      	mov	r2, r3
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	61fb      	str	r3, [r7, #28]
    break; 
 8003d40:	e00d      	b.n	8003d5e <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003d42:	89fb      	ldrh	r3, [r7, #14]
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2283      	movs	r2, #131	@ 0x83
 8003d48:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fedb 	bl	8004b08 <CODEC_IO_Write>
 8003d52:	4603      	mov	r3, r0
 8003d54:	461a      	mov	r2, r3
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	4413      	add	r3, r2
 8003d5a:	61fb      	str	r3, [r7, #28]
    break; 
 8003d5c:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003d5e:	8afb      	ldrh	r3, [r7, #22]
 8003d60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d64:	d10e      	bne.n	8003d84 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003d66:	89fb      	ldrh	r3, [r7, #14]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003d6e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fec8 	bl	8004b08 <CODEC_IO_Write>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	4413      	add	r3, r2
 8003d80:	61fb      	str	r3, [r7, #28]
 8003d82:	e00d      	b.n	8003da0 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003d84:	89fb      	ldrh	r3, [r7, #14]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003d8c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 feb9 	bl	8004b08 <CODEC_IO_Write>
 8003d96:	4603      	mov	r3, r0
 8003d98:	461a      	mov	r2, r3
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003da0:	89fb      	ldrh	r3, [r7, #14]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2200      	movs	r2, #0
 8003da6:	f240 3102 	movw	r1, #770	@ 0x302
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 feac 	bl	8004b08 <CODEC_IO_Write>
 8003db0:	4603      	mov	r3, r0
 8003db2:	461a      	mov	r2, r3
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	4413      	add	r3, r2
 8003db8:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003dba:	89fb      	ldrh	r3, [r7, #14]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	220a      	movs	r2, #10
 8003dc0:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fe9f 	bl	8004b08 <CODEC_IO_Write>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	461a      	mov	r2, r3
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003dd4:	89fb      	ldrh	r3, [r7, #14]
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fe92 	bl	8004b08 <CODEC_IO_Write>
 8003de4:	4603      	mov	r3, r0
 8003de6:	461a      	mov	r2, r3
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	4413      	add	r3, r2
 8003dec:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003dee:	8b3b      	ldrh	r3, [r7, #24]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 817b 	beq.w	80040ec <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003df6:	8b3b      	ldrh	r3, [r7, #24]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d157      	bne.n	8003eac <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003dfc:	89fb      	ldrh	r3, [r7, #14]
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e04:	212d      	movs	r1, #45	@ 0x2d
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 fe7e 	bl	8004b08 <CODEC_IO_Write>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	461a      	mov	r2, r3
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	4413      	add	r3, r2
 8003e14:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003e16:	89fb      	ldrh	r3, [r7, #14]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e1e:	212e      	movs	r1, #46	@ 0x2e
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fe71 	bl	8004b08 <CODEC_IO_Write>
 8003e26:	4603      	mov	r3, r0
 8003e28:	461a      	mov	r2, r3
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003e30:	4b0e      	ldr	r3, [pc, #56]	@ (8003e6c <wm8994_Init+0x998>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d01b      	beq.n	8003e70 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003e38:	89fb      	ldrh	r3, [r7, #14]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003e40:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003e44:	4618      	mov	r0, r3
 8003e46:	f000 fe5f 	bl	8004b08 <CODEC_IO_Write>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	4413      	add	r3, r2
 8003e52:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003e54:	4b05      	ldr	r3, [pc, #20]	@ (8003e6c <wm8994_Init+0x998>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003e5a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003e5e:	f001 f829 	bl	8004eb4 <AUDIO_IO_Delay>
 8003e62:	e016      	b.n	8003e92 <wm8994_Init+0x9be>
 8003e64:	20013800 	.word	0x20013800
 8003e68:	00017700 	.word	0x00017700
 8003e6c:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003e70:	89fb      	ldrh	r3, [r7, #14]
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003e78:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fe43 	bl	8004b08 <CODEC_IO_Write>
 8003e82:	4603      	mov	r3, r0
 8003e84:	461a      	mov	r2, r3
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	4413      	add	r3, r2
 8003e8a:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003e8c:	2032      	movs	r0, #50	@ 0x32
 8003e8e:	f001 f811 	bl	8004eb4 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003e92:	89fb      	ldrh	r3, [r7, #14]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2200      	movs	r2, #0
 8003e98:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 fe33 	bl	8004b08 <CODEC_IO_Write>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003eac:	89fb      	ldrh	r3, [r7, #14]
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003eb4:	2103      	movs	r1, #3
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 fe26 	bl	8004b08 <CODEC_IO_Write>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003ec6:	89fb      	ldrh	r3, [r7, #14]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2122      	movs	r1, #34	@ 0x22
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fe1a 	bl	8004b08 <CODEC_IO_Write>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	4413      	add	r3, r2
 8003edc:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003ede:	89fb      	ldrh	r3, [r7, #14]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2123      	movs	r1, #35	@ 0x23
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fe0e 	bl	8004b08 <CODEC_IO_Write>
 8003eec:	4603      	mov	r3, r0
 8003eee:	461a      	mov	r2, r3
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003ef6:	89fb      	ldrh	r3, [r7, #14]
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003efe:	2136      	movs	r1, #54	@ 0x36
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fe01 	bl	8004b08 <CODEC_IO_Write>
 8003f06:	4603      	mov	r3, r0
 8003f08:	461a      	mov	r2, r3
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003f10:	89fb      	ldrh	r3, [r7, #14]
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003f18:	2101      	movs	r1, #1
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fdf4 	bl	8004b08 <CODEC_IO_Write>
 8003f20:	4603      	mov	r3, r0
 8003f22:	461a      	mov	r2, r3
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	4413      	add	r3, r2
 8003f28:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003f2a:	8afb      	ldrh	r3, [r7, #22]
 8003f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f30:	d10d      	bne.n	8003f4e <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003f32:	89fb      	ldrh	r3, [r7, #14]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f240 2205 	movw	r2, #517	@ 0x205
 8003f3a:	2151      	movs	r1, #81	@ 0x51
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 fde3 	bl	8004b08 <CODEC_IO_Write>
 8003f42:	4603      	mov	r3, r0
 8003f44:	461a      	mov	r2, r3
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	4413      	add	r3, r2
 8003f4a:	61fb      	str	r3, [r7, #28]
 8003f4c:	e00b      	b.n	8003f66 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003f4e:	89fb      	ldrh	r3, [r7, #14]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2205      	movs	r2, #5
 8003f54:	2151      	movs	r1, #81	@ 0x51
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 fdd6 	bl	8004b08 <CODEC_IO_Write>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	461a      	mov	r2, r3
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	4413      	add	r3, r2
 8003f64:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003f66:	8b7b      	ldrh	r3, [r7, #26]
 8003f68:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003f6c:	f043 0303 	orr.w	r3, r3, #3
 8003f70:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003f72:	89fb      	ldrh	r3, [r7, #14]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	8b7a      	ldrh	r2, [r7, #26]
 8003f78:	2101      	movs	r1, #1
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 fdc4 	bl	8004b08 <CODEC_IO_Write>
 8003f80:	4603      	mov	r3, r0
 8003f82:	461a      	mov	r2, r3
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	4413      	add	r3, r2
 8003f88:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003f8a:	89fb      	ldrh	r3, [r7, #14]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2222      	movs	r2, #34	@ 0x22
 8003f90:	2160      	movs	r1, #96	@ 0x60
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fdb8 	bl	8004b08 <CODEC_IO_Write>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003fa2:	89fb      	ldrh	r3, [r7, #14]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003faa:	214c      	movs	r1, #76	@ 0x4c
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 fdab 	bl	8004b08 <CODEC_IO_Write>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	4413      	add	r3, r2
 8003fba:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003fbc:	200f      	movs	r0, #15
 8003fbe:	f000 ff79 	bl	8004eb4 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003fc2:	89fb      	ldrh	r3, [r7, #14]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	212d      	movs	r1, #45	@ 0x2d
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fd9c 	bl	8004b08 <CODEC_IO_Write>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003fda:	89fb      	ldrh	r3, [r7, #14]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2201      	movs	r2, #1
 8003fe0:	212e      	movs	r1, #46	@ 0x2e
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fd90 	bl	8004b08 <CODEC_IO_Write>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	461a      	mov	r2, r3
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	4413      	add	r3, r2
 8003ff0:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003ff2:	89fb      	ldrh	r3, [r7, #14]
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003ffa:	2103      	movs	r1, #3
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f000 fd83 	bl	8004b08 <CODEC_IO_Write>
 8004002:	4603      	mov	r3, r0
 8004004:	461a      	mov	r2, r3
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	4413      	add	r3, r2
 800400a:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 800400c:	89fb      	ldrh	r3, [r7, #14]
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2233      	movs	r2, #51	@ 0x33
 8004012:	2154      	movs	r1, #84	@ 0x54
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fd77 	bl	8004b08 <CODEC_IO_Write>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	4413      	add	r3, r2
 8004022:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8004024:	f240 1001 	movw	r0, #257	@ 0x101
 8004028:	f000 ff44 	bl	8004eb4 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 800402c:	89fb      	ldrh	r3, [r7, #14]
 800402e:	b2db      	uxtb	r3, r3
 8004030:	22ee      	movs	r2, #238	@ 0xee
 8004032:	2160      	movs	r1, #96	@ 0x60
 8004034:	4618      	mov	r0, r3
 8004036:	f000 fd67 	bl	8004b08 <CODEC_IO_Write>
 800403a:	4603      	mov	r3, r0
 800403c:	461a      	mov	r2, r3
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	4413      	add	r3, r2
 8004042:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8004044:	89fb      	ldrh	r3, [r7, #14]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	22c0      	movs	r2, #192	@ 0xc0
 800404a:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fd5a 	bl	8004b08 <CODEC_IO_Write>
 8004054:	4603      	mov	r3, r0
 8004056:	461a      	mov	r2, r3
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	4413      	add	r3, r2
 800405c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 800405e:	89fb      	ldrh	r3, [r7, #14]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	22c0      	movs	r2, #192	@ 0xc0
 8004064:	f240 6111 	movw	r1, #1553	@ 0x611
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fd4d 	bl	8004b08 <CODEC_IO_Write>
 800406e:	4603      	mov	r3, r0
 8004070:	461a      	mov	r2, r3
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	4413      	add	r3, r2
 8004076:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004078:	89fb      	ldrh	r3, [r7, #14]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2210      	movs	r2, #16
 800407e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fd40 	bl	8004b08 <CODEC_IO_Write>
 8004088:	4603      	mov	r3, r0
 800408a:	461a      	mov	r2, r3
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	4413      	add	r3, r2
 8004090:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8004092:	89fb      	ldrh	r3, [r7, #14]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	22c0      	movs	r2, #192	@ 0xc0
 8004098:	f240 6112 	movw	r1, #1554	@ 0x612
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fd33 	bl	8004b08 <CODEC_IO_Write>
 80040a2:	4603      	mov	r3, r0
 80040a4:	461a      	mov	r2, r3
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	4413      	add	r3, r2
 80040aa:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 80040ac:	89fb      	ldrh	r3, [r7, #14]
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	22c0      	movs	r2, #192	@ 0xc0
 80040b2:	f240 6113 	movw	r1, #1555	@ 0x613
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 fd26 	bl	8004b08 <CODEC_IO_Write>
 80040bc:	4603      	mov	r3, r0
 80040be:	461a      	mov	r2, r3
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	4413      	add	r3, r2
 80040c4:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80040c6:	89fb      	ldrh	r3, [r7, #14]
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2210      	movs	r2, #16
 80040cc:	f240 4122 	movw	r1, #1058	@ 0x422
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 fd19 	bl	8004b08 <CODEC_IO_Write>
 80040d6:	4603      	mov	r3, r0
 80040d8:	461a      	mov	r2, r3
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	4413      	add	r3, r2
 80040de:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80040e0:	7afa      	ldrb	r2, [r7, #11]
 80040e2:	89fb      	ldrh	r3, [r7, #14]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 f984 	bl	80043f4 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 80040ec:	8afb      	ldrh	r3, [r7, #22]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80a6 	beq.w	8004240 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 80040f4:	8afb      	ldrh	r3, [r7, #22]
 80040f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040fa:	d003      	beq.n	8004104 <wm8994_Init+0xc30>
 80040fc:	8afb      	ldrh	r3, [r7, #22]
 80040fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004102:	d12b      	bne.n	800415c <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8004104:	8b7b      	ldrh	r3, [r7, #26]
 8004106:	f043 0313 	orr.w	r3, r3, #19
 800410a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800410c:	89fb      	ldrh	r3, [r7, #14]
 800410e:	b2db      	uxtb	r3, r3
 8004110:	8b7a      	ldrh	r2, [r7, #26]
 8004112:	2101      	movs	r1, #1
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fcf7 	bl	8004b08 <CODEC_IO_Write>
 800411a:	4603      	mov	r3, r0
 800411c:	461a      	mov	r2, r3
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	4413      	add	r3, r2
 8004122:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8004124:	89fb      	ldrh	r3, [r7, #14]
 8004126:	b2db      	uxtb	r3, r3
 8004128:	2202      	movs	r2, #2
 800412a:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 800412e:	4618      	mov	r0, r3
 8004130:	f000 fcea 	bl	8004b08 <CODEC_IO_Write>
 8004134:	4603      	mov	r3, r0
 8004136:	461a      	mov	r2, r3
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	4413      	add	r3, r2
 800413c:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 800413e:	89fb      	ldrh	r3, [r7, #14]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004146:	f240 4111 	movw	r1, #1041	@ 0x411
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fcdc 	bl	8004b08 <CODEC_IO_Write>
 8004150:	4603      	mov	r3, r0
 8004152:	461a      	mov	r2, r3
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	4413      	add	r3, r2
 8004158:	61fb      	str	r3, [r7, #28]
 800415a:	e06b      	b.n	8004234 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800415c:	8afb      	ldrh	r3, [r7, #22]
 800415e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004162:	d139      	bne.n	80041d8 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8004164:	8b7b      	ldrh	r3, [r7, #26]
 8004166:	f043 0313 	orr.w	r3, r3, #19
 800416a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800416c:	89fb      	ldrh	r3, [r7, #14]
 800416e:	b2db      	uxtb	r3, r3
 8004170:	8b7a      	ldrh	r2, [r7, #26]
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fcc7 	bl	8004b08 <CODEC_IO_Write>
 800417a:	4603      	mov	r3, r0
 800417c:	461a      	mov	r2, r3
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	4413      	add	r3, r2
 8004182:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8004184:	89fb      	ldrh	r3, [r7, #14]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2202      	movs	r2, #2
 800418a:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fcba 	bl	8004b08 <CODEC_IO_Write>
 8004194:	4603      	mov	r3, r0
 8004196:	461a      	mov	r2, r3
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	4413      	add	r3, r2
 800419c:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800419e:	89fb      	ldrh	r3, [r7, #14]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80041a6:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fcac 	bl	8004b08 <CODEC_IO_Write>
 80041b0:	4603      	mov	r3, r0
 80041b2:	461a      	mov	r2, r3
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	4413      	add	r3, r2
 80041b8:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 80041ba:	89fb      	ldrh	r3, [r7, #14]
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80041c2:	f240 4111 	movw	r1, #1041	@ 0x411
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fc9e 	bl	8004b08 <CODEC_IO_Write>
 80041cc:	4603      	mov	r3, r0
 80041ce:	461a      	mov	r2, r3
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	4413      	add	r3, r2
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	e02d      	b.n	8004234 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 80041d8:	8afb      	ldrh	r3, [r7, #22]
 80041da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041de:	d003      	beq.n	80041e8 <wm8994_Init+0xd14>
 80041e0:	8afb      	ldrh	r3, [r7, #22]
 80041e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041e6:	d125      	bne.n	8004234 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 80041e8:	89fb      	ldrh	r3, [r7, #14]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	220b      	movs	r2, #11
 80041ee:	2118      	movs	r1, #24
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 fc89 	bl	8004b08 <CODEC_IO_Write>
 80041f6:	4603      	mov	r3, r0
 80041f8:	461a      	mov	r2, r3
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	4413      	add	r3, r2
 80041fe:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8004200:	89fb      	ldrh	r3, [r7, #14]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	220b      	movs	r2, #11
 8004206:	211a      	movs	r1, #26
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fc7d 	bl	8004b08 <CODEC_IO_Write>
 800420e:	4603      	mov	r3, r0
 8004210:	461a      	mov	r2, r3
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	4413      	add	r3, r2
 8004216:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8004218:	89fb      	ldrh	r3, [r7, #14]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8004220:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8004224:	4618      	mov	r0, r3
 8004226:	f000 fc6f 	bl	8004b08 <CODEC_IO_Write>
 800422a:	4603      	mov	r3, r0
 800422c:	461a      	mov	r2, r3
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	4413      	add	r3, r2
 8004232:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8004234:	7afa      	ldrb	r2, [r7, #11]
 8004236:	89fb      	ldrh	r3, [r7, #14]
 8004238:	4611      	mov	r1, r2
 800423a:	4618      	mov	r0, r3
 800423c:	f000 f8da 	bl	80043f4 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8004240:	69fb      	ldr	r3, [r7, #28]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3720      	adds	r7, #32
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop

0800424c <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8004250:	f000 fdd2 	bl	8004df8 <AUDIO_IO_DeInit>
}
 8004254:	bf00      	nop
 8004256:	bd80      	pop	{r7, pc}

08004258 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	4603      	mov	r3, r0
 8004260:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8004262:	f000 fdbf 	bl	8004de4 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2100      	movs	r1, #0
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fdf5 	bl	8004e5c <AUDIO_IO_Read>
 8004272:	4603      	mov	r3, r0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	6039      	str	r1, [r7, #0]
 8004286:	80fb      	strh	r3, [r7, #6]
 8004288:	4613      	mov	r3, r2
 800428a:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004290:	88fb      	ldrh	r3, [r7, #6]
 8004292:	2100      	movs	r1, #0
 8004294:	4618      	mov	r0, r3
 8004296:	f000 f9d1 	bl	800463c <wm8994_SetMute>
 800429a:	4602      	mov	r2, r0
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4413      	add	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80042a2:	68fb      	ldr	r3, [r7, #12]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	2101      	movs	r1, #1
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 f9bc 	bl	800463c <wm8994_SetMute>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2201      	movs	r2, #1
 80042d2:	2102      	movs	r1, #2
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 fc17 	bl	8004b08 <CODEC_IO_Write>
 80042da:	4603      	mov	r3, r0
 80042dc:	461a      	mov	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	4413      	add	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80042e4:	68fb      	ldr	r3, [r7, #12]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	4603      	mov	r3, r0
 80042f6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80042fc:	88fb      	ldrh	r3, [r7, #6]
 80042fe:	2100      	movs	r1, #0
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f99b 	bl	800463c <wm8994_SetMute>
 8004306:	4602      	mov	r2, r0
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4413      	add	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800430e:	68fb      	ldr	r3, [r7, #12]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	4603      	mov	r3, r0
 8004320:	6039      	str	r1, [r7, #0]
 8004322:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8004328:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <wm8994_Stop+0xd8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d05a      	beq.n	80043e6 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	2101      	movs	r1, #1
 8004334:	4618      	mov	r0, r3
 8004336:	f000 f981 	bl	800463c <wm8994_SetMute>
 800433a:	4602      	mov	r2, r0
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4413      	add	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b02      	cmp	r3, #2
 8004346:	d04e      	beq.n	80043e6 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004350:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004354:	4618      	mov	r0, r3
 8004356:	f000 fbd7 	bl	8004b08 <CODEC_IO_Write>
 800435a:	4603      	mov	r3, r0
 800435c:	461a      	mov	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4413      	add	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004364:	88fb      	ldrh	r3, [r7, #6]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800436c:	f240 4122 	movw	r1, #1058	@ 0x422
 8004370:	4618      	mov	r0, r3
 8004372:	f000 fbc9 	bl	8004b08 <CODEC_IO_Write>
 8004376:	4603      	mov	r3, r0
 8004378:	461a      	mov	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4413      	add	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8004380:	88fb      	ldrh	r3, [r7, #6]
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2200      	movs	r2, #0
 8004386:	212d      	movs	r1, #45	@ 0x2d
 8004388:	4618      	mov	r0, r3
 800438a:	f000 fbbd 	bl	8004b08 <CODEC_IO_Write>
 800438e:	4603      	mov	r3, r0
 8004390:	461a      	mov	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	4413      	add	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2200      	movs	r2, #0
 800439e:	212e      	movs	r1, #46	@ 0x2e
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fbb1 	bl	8004b08 <CODEC_IO_Write>
 80043a6:	4603      	mov	r3, r0
 80043a8:	461a      	mov	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4413      	add	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80043b0:	88fb      	ldrh	r3, [r7, #6]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2200      	movs	r2, #0
 80043b6:	2105      	movs	r1, #5
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fba5 	bl	8004b08 <CODEC_IO_Write>
 80043be:	4603      	mov	r3, r0
 80043c0:	461a      	mov	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4413      	add	r3, r2
 80043c6:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2200      	movs	r2, #0
 80043ce:	2100      	movs	r1, #0
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fb99 	bl	8004b08 <CODEC_IO_Write>
 80043d6:	4603      	mov	r3, r0
 80043d8:	461a      	mov	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4413      	add	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80043e0:	4b03      	ldr	r3, [pc, #12]	@ (80043f0 <wm8994_Stop+0xd8>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80043e6:	68fb      	ldr	r3, [r7, #12]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3710      	adds	r7, #16
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	200137fc 	.word	0x200137fc

080043f4 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	4603      	mov	r3, r0
 80043fc:	460a      	mov	r2, r1
 80043fe:	80fb      	strh	r3, [r7, #6]
 8004400:	4613      	mov	r3, r2
 8004402:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004404:	2300      	movs	r3, #0
 8004406:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004408:	797b      	ldrb	r3, [r7, #5]
 800440a:	2b64      	cmp	r3, #100	@ 0x64
 800440c:	d80b      	bhi.n	8004426 <wm8994_SetVolume+0x32>
 800440e:	797a      	ldrb	r2, [r7, #5]
 8004410:	4613      	mov	r3, r2
 8004412:	019b      	lsls	r3, r3, #6
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	4a86      	ldr	r2, [pc, #536]	@ (8004630 <wm8994_SetVolume+0x23c>)
 8004418:	fb82 1203 	smull	r1, r2, r2, r3
 800441c:	1152      	asrs	r2, r2, #5
 800441e:	17db      	asrs	r3, r3, #31
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	b2db      	uxtb	r3, r3
 8004424:	e000      	b.n	8004428 <wm8994_SetVolume+0x34>
 8004426:	2364      	movs	r3, #100	@ 0x64
 8004428:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 800442a:	4b82      	ldr	r3, [pc, #520]	@ (8004634 <wm8994_SetVolume+0x240>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 809b 	beq.w	800456a <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8004434:	7afb      	ldrb	r3, [r7, #11]
 8004436:	2b3e      	cmp	r3, #62	@ 0x3e
 8004438:	d93d      	bls.n	80044b6 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	2100      	movs	r1, #0
 800443e:	4618      	mov	r0, r3
 8004440:	f000 f8fc 	bl	800463c <wm8994_SetMute>
 8004444:	4602      	mov	r2, r0
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4413      	add	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	f240 127f 	movw	r2, #383	@ 0x17f
 8004454:	211c      	movs	r1, #28
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fb56 	bl	8004b08 <CODEC_IO_Write>
 800445c:	4603      	mov	r3, r0
 800445e:	461a      	mov	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4413      	add	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	b2db      	uxtb	r3, r3
 800446a:	f240 127f 	movw	r2, #383	@ 0x17f
 800446e:	211d      	movs	r1, #29
 8004470:	4618      	mov	r0, r3
 8004472:	f000 fb49 	bl	8004b08 <CODEC_IO_Write>
 8004476:	4603      	mov	r3, r0
 8004478:	461a      	mov	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004480:	88fb      	ldrh	r3, [r7, #6]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	f240 127f 	movw	r2, #383	@ 0x17f
 8004488:	2126      	movs	r1, #38	@ 0x26
 800448a:	4618      	mov	r0, r3
 800448c:	f000 fb3c 	bl	8004b08 <CODEC_IO_Write>
 8004490:	4603      	mov	r3, r0
 8004492:	461a      	mov	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4413      	add	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	f240 127f 	movw	r2, #383	@ 0x17f
 80044a2:	2127      	movs	r1, #39	@ 0x27
 80044a4:	4618      	mov	r0, r3
 80044a6:	f000 fb2f 	bl	8004b08 <CODEC_IO_Write>
 80044aa:	4603      	mov	r3, r0
 80044ac:	461a      	mov	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4413      	add	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
 80044b4:	e059      	b.n	800456a <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80044b6:	797b      	ldrb	r3, [r7, #5]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d109      	bne.n	80044d0 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	2101      	movs	r1, #1
 80044c0:	4618      	mov	r0, r3
 80044c2:	f000 f8bb 	bl	800463c <wm8994_SetMute>
 80044c6:	4602      	mov	r2, r0
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	e04c      	b.n	800456a <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 f8b1 	bl	800463c <wm8994_SetMute>
 80044da:	4602      	mov	r2, r0
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4413      	add	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	b2d8      	uxtb	r0, r3
 80044e6:	7afb      	ldrb	r3, [r7, #11]
 80044e8:	b21b      	sxth	r3, r3
 80044ea:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80044ee:	b21b      	sxth	r3, r3
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	211c      	movs	r1, #28
 80044f6:	f000 fb07 	bl	8004b08 <CODEC_IO_Write>
 80044fa:	4603      	mov	r3, r0
 80044fc:	461a      	mov	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	b2d8      	uxtb	r0, r3
 8004508:	7afb      	ldrb	r3, [r7, #11]
 800450a:	b21b      	sxth	r3, r3
 800450c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004510:	b21b      	sxth	r3, r3
 8004512:	b29b      	uxth	r3, r3
 8004514:	461a      	mov	r2, r3
 8004516:	211d      	movs	r1, #29
 8004518:	f000 faf6 	bl	8004b08 <CODEC_IO_Write>
 800451c:	4603      	mov	r3, r0
 800451e:	461a      	mov	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4413      	add	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	b2d8      	uxtb	r0, r3
 800452a:	7afb      	ldrb	r3, [r7, #11]
 800452c:	b21b      	sxth	r3, r3
 800452e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004532:	b21b      	sxth	r3, r3
 8004534:	b29b      	uxth	r3, r3
 8004536:	461a      	mov	r2, r3
 8004538:	2126      	movs	r1, #38	@ 0x26
 800453a:	f000 fae5 	bl	8004b08 <CODEC_IO_Write>
 800453e:	4603      	mov	r3, r0
 8004540:	461a      	mov	r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	4413      	add	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	b2d8      	uxtb	r0, r3
 800454c:	7afb      	ldrb	r3, [r7, #11]
 800454e:	b21b      	sxth	r3, r3
 8004550:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004554:	b21b      	sxth	r3, r3
 8004556:	b29b      	uxth	r3, r3
 8004558:	461a      	mov	r2, r3
 800455a:	2127      	movs	r1, #39	@ 0x27
 800455c:	f000 fad4 	bl	8004b08 <CODEC_IO_Write>
 8004560:	4603      	mov	r3, r0
 8004562:	461a      	mov	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4413      	add	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 800456a:	4b33      	ldr	r3, [pc, #204]	@ (8004638 <wm8994_SetVolume+0x244>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d059      	beq.n	8004626 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8004572:	797b      	ldrb	r3, [r7, #5]
 8004574:	2b63      	cmp	r3, #99	@ 0x63
 8004576:	d80c      	bhi.n	8004592 <wm8994_SetVolume+0x19e>
 8004578:	797a      	ldrb	r2, [r7, #5]
 800457a:	4613      	mov	r3, r2
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	4a2b      	ldr	r2, [pc, #172]	@ (8004630 <wm8994_SetVolume+0x23c>)
 8004584:	fb82 1203 	smull	r1, r2, r2, r3
 8004588:	1152      	asrs	r2, r2, #5
 800458a:	17db      	asrs	r3, r3, #31
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	b2db      	uxtb	r3, r3
 8004590:	e000      	b.n	8004594 <wm8994_SetVolume+0x1a0>
 8004592:	23ef      	movs	r3, #239	@ 0xef
 8004594:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	b2d8      	uxtb	r0, r3
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	b21b      	sxth	r3, r3
 800459e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a2:	b21b      	sxth	r3, r3
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	461a      	mov	r2, r3
 80045a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80045ac:	f000 faac 	bl	8004b08 <CODEC_IO_Write>
 80045b0:	4603      	mov	r3, r0
 80045b2:	461a      	mov	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80045ba:	88fb      	ldrh	r3, [r7, #6]
 80045bc:	b2d8      	uxtb	r0, r3
 80045be:	7afb      	ldrb	r3, [r7, #11]
 80045c0:	b21b      	sxth	r3, r3
 80045c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045c6:	b21b      	sxth	r3, r3
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	f240 4101 	movw	r1, #1025	@ 0x401
 80045d0:	f000 fa9a 	bl	8004b08 <CODEC_IO_Write>
 80045d4:	4603      	mov	r3, r0
 80045d6:	461a      	mov	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4413      	add	r3, r2
 80045dc:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	b2d8      	uxtb	r0, r3
 80045e2:	7afb      	ldrb	r3, [r7, #11]
 80045e4:	b21b      	sxth	r3, r3
 80045e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ea:	b21b      	sxth	r3, r3
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	f240 4104 	movw	r1, #1028	@ 0x404
 80045f4:	f000 fa88 	bl	8004b08 <CODEC_IO_Write>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004602:	88fb      	ldrh	r3, [r7, #6]
 8004604:	b2d8      	uxtb	r0, r3
 8004606:	7afb      	ldrb	r3, [r7, #11]
 8004608:	b21b      	sxth	r3, r3
 800460a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460e:	b21b      	sxth	r3, r3
 8004610:	b29b      	uxth	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	f240 4105 	movw	r1, #1029	@ 0x405
 8004618:	f000 fa76 	bl	8004b08 <CODEC_IO_Write>
 800461c:	4603      	mov	r3, r0
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4413      	add	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8004626:	68fb      	ldr	r3, [r7, #12]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	51eb851f 	.word	0x51eb851f
 8004634:	200137fc 	.word	0x200137fc
 8004638:	20013800 	.word	0x20013800

0800463c <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	6039      	str	r1, [r7, #0]
 8004646:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 800464c:	4b21      	ldr	r3, [pc, #132]	@ (80046d4 <wm8994_SetMute+0x98>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d039      	beq.n	80046c8 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d11c      	bne.n	8004694 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004662:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004666:	4618      	mov	r0, r3
 8004668:	f000 fa4e 	bl	8004b08 <CODEC_IO_Write>
 800466c:	4603      	mov	r3, r0
 800466e:	461a      	mov	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4413      	add	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004676:	88fb      	ldrh	r3, [r7, #6]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800467e:	f240 4122 	movw	r1, #1058	@ 0x422
 8004682:	4618      	mov	r0, r3
 8004684:	f000 fa40 	bl	8004b08 <CODEC_IO_Write>
 8004688:	4603      	mov	r3, r0
 800468a:	461a      	mov	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4413      	add	r3, r2
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	e019      	b.n	80046c8 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004694:	88fb      	ldrh	r3, [r7, #6]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2210      	movs	r2, #16
 800469a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 fa32 	bl	8004b08 <CODEC_IO_Write>
 80046a4:	4603      	mov	r3, r0
 80046a6:	461a      	mov	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4413      	add	r3, r2
 80046ac:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80046ae:	88fb      	ldrh	r3, [r7, #6]
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2210      	movs	r2, #16
 80046b4:	f240 4122 	movw	r1, #1058	@ 0x422
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fa25 	bl	8004b08 <CODEC_IO_Write>
 80046be:	4603      	mov	r3, r0
 80046c0:	461a      	mov	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4413      	add	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80046c8:	68fb      	ldr	r3, [r7, #12]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	200137fc 	.word	0x200137fc

080046d8 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	4603      	mov	r3, r0
 80046e0:	460a      	mov	r2, r1
 80046e2:	80fb      	strh	r3, [r7, #6]
 80046e4:	4613      	mov	r3, r2
 80046e6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80046ec:	797b      	ldrb	r3, [r7, #5]
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	f000 808c 	beq.w	800480c <wm8994_SetOutputMode+0x134>
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	f300 80cb 	bgt.w	8004890 <wm8994_SetOutputMode+0x1b8>
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d002      	beq.n	8004704 <wm8994_SetOutputMode+0x2c>
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d042      	beq.n	8004788 <wm8994_SetOutputMode+0xb0>
 8004702:	e0c5      	b.n	8004890 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004704:	88fb      	ldrh	r3, [r7, #6]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800470c:	2105      	movs	r1, #5
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f9fa 	bl	8004b08 <CODEC_IO_Write>
 8004714:	4603      	mov	r3, r0
 8004716:	461a      	mov	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4413      	add	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800471e:	88fb      	ldrh	r3, [r7, #6]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2200      	movs	r2, #0
 8004724:	f240 6101 	movw	r1, #1537	@ 0x601
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f9ed 	bl	8004b08 <CODEC_IO_Write>
 800472e:	4603      	mov	r3, r0
 8004730:	461a      	mov	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4413      	add	r3, r2
 8004736:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004738:	88fb      	ldrh	r3, [r7, #6]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2200      	movs	r2, #0
 800473e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f9e0 	bl	8004b08 <CODEC_IO_Write>
 8004748:	4603      	mov	r3, r0
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4413      	add	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2202      	movs	r2, #2
 8004758:	f240 6104 	movw	r1, #1540	@ 0x604
 800475c:	4618      	mov	r0, r3
 800475e:	f000 f9d3 	bl	8004b08 <CODEC_IO_Write>
 8004762:	4603      	mov	r3, r0
 8004764:	461a      	mov	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4413      	add	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2202      	movs	r2, #2
 8004772:	f240 6105 	movw	r1, #1541	@ 0x605
 8004776:	4618      	mov	r0, r3
 8004778:	f000 f9c6 	bl	8004b08 <CODEC_IO_Write>
 800477c:	4603      	mov	r3, r0
 800477e:	461a      	mov	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4413      	add	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
    break;
 8004786:	e0c5      	b.n	8004914 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	f240 3203 	movw	r2, #771	@ 0x303
 8004790:	2105      	movs	r1, #5
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f9b8 	bl	8004b08 <CODEC_IO_Write>
 8004798:	4603      	mov	r3, r0
 800479a:	461a      	mov	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4413      	add	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2201      	movs	r2, #1
 80047a8:	f240 6101 	movw	r1, #1537	@ 0x601
 80047ac:	4618      	mov	r0, r3
 80047ae:	f000 f9ab 	bl	8004b08 <CODEC_IO_Write>
 80047b2:	4603      	mov	r3, r0
 80047b4:	461a      	mov	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4413      	add	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2201      	movs	r2, #1
 80047c2:	f240 6102 	movw	r1, #1538	@ 0x602
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 f99e 	bl	8004b08 <CODEC_IO_Write>
 80047cc:	4603      	mov	r3, r0
 80047ce:	461a      	mov	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	4413      	add	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80047d6:	88fb      	ldrh	r3, [r7, #6]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2200      	movs	r2, #0
 80047dc:	f240 6104 	movw	r1, #1540	@ 0x604
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 f991 	bl	8004b08 <CODEC_IO_Write>
 80047e6:	4603      	mov	r3, r0
 80047e8:	461a      	mov	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	4413      	add	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80047f0:	88fb      	ldrh	r3, [r7, #6]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2200      	movs	r2, #0
 80047f6:	f240 6105 	movw	r1, #1541	@ 0x605
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f984 	bl	8004b08 <CODEC_IO_Write>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4413      	add	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]
    break;
 800480a:	e083      	b.n	8004914 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800480c:	88fb      	ldrh	r3, [r7, #6]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004814:	2105      	movs	r1, #5
 8004816:	4618      	mov	r0, r3
 8004818:	f000 f976 	bl	8004b08 <CODEC_IO_Write>
 800481c:	4603      	mov	r3, r0
 800481e:	461a      	mov	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4413      	add	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2201      	movs	r2, #1
 800482c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004830:	4618      	mov	r0, r3
 8004832:	f000 f969 	bl	8004b08 <CODEC_IO_Write>
 8004836:	4603      	mov	r3, r0
 8004838:	461a      	mov	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4413      	add	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2201      	movs	r2, #1
 8004846:	f240 6102 	movw	r1, #1538	@ 0x602
 800484a:	4618      	mov	r0, r3
 800484c:	f000 f95c 	bl	8004b08 <CODEC_IO_Write>
 8004850:	4603      	mov	r3, r0
 8004852:	461a      	mov	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2202      	movs	r2, #2
 8004860:	f240 6104 	movw	r1, #1540	@ 0x604
 8004864:	4618      	mov	r0, r3
 8004866:	f000 f94f 	bl	8004b08 <CODEC_IO_Write>
 800486a:	4603      	mov	r3, r0
 800486c:	461a      	mov	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4413      	add	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004874:	88fb      	ldrh	r3, [r7, #6]
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2202      	movs	r2, #2
 800487a:	f240 6105 	movw	r1, #1541	@ 0x605
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f942 	bl	8004b08 <CODEC_IO_Write>
 8004884:	4603      	mov	r3, r0
 8004886:	461a      	mov	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4413      	add	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
    break;
 800488e:	e041      	b.n	8004914 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f240 3203 	movw	r2, #771	@ 0x303
 8004898:	2105      	movs	r1, #5
 800489a:	4618      	mov	r0, r3
 800489c:	f000 f934 	bl	8004b08 <CODEC_IO_Write>
 80048a0:	4603      	mov	r3, r0
 80048a2:	461a      	mov	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2201      	movs	r2, #1
 80048b0:	f240 6101 	movw	r1, #1537	@ 0x601
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 f927 	bl	8004b08 <CODEC_IO_Write>
 80048ba:	4603      	mov	r3, r0
 80048bc:	461a      	mov	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4413      	add	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2201      	movs	r2, #1
 80048ca:	f240 6102 	movw	r1, #1538	@ 0x602
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f91a 	bl	8004b08 <CODEC_IO_Write>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4413      	add	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80048de:	88fb      	ldrh	r3, [r7, #6]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2200      	movs	r2, #0
 80048e4:	f240 6104 	movw	r1, #1540	@ 0x604
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 f90d 	bl	8004b08 <CODEC_IO_Write>
 80048ee:	4603      	mov	r3, r0
 80048f0:	461a      	mov	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4413      	add	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80048f8:	88fb      	ldrh	r3, [r7, #6]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2200      	movs	r2, #0
 80048fe:	f240 6105 	movw	r1, #1541	@ 0x605
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f900 	bl	8004b08 <CODEC_IO_Write>
 8004908:	4603      	mov	r3, r0
 800490a:	461a      	mov	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
    break;    
 8004912:	bf00      	nop
  }  
  return counter;
 8004914:	68fb      	ldr	r3, [r7, #12]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
	...

08004920 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	6039      	str	r1, [r7, #0]
 800492a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800492c:	2300      	movs	r3, #0
 800492e:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	4a64      	ldr	r2, [pc, #400]	@ (8004ac4 <wm8994_SetFrequency+0x1a4>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d079      	beq.n	8004a2c <wm8994_SetFrequency+0x10c>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	4a62      	ldr	r2, [pc, #392]	@ (8004ac4 <wm8994_SetFrequency+0x1a4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	f200 80ad 	bhi.w	8004a9c <wm8994_SetFrequency+0x17c>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004948:	4293      	cmp	r3, r2
 800494a:	d061      	beq.n	8004a10 <wm8994_SetFrequency+0xf0>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004952:	4293      	cmp	r3, r2
 8004954:	f200 80a2 	bhi.w	8004a9c <wm8994_SetFrequency+0x17c>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800495e:	4293      	cmp	r3, r2
 8004960:	f000 808e 	beq.w	8004a80 <wm8994_SetFrequency+0x160>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800496a:	4293      	cmp	r3, r2
 800496c:	f200 8096 	bhi.w	8004a9c <wm8994_SetFrequency+0x17c>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004976:	d03d      	beq.n	80049f4 <wm8994_SetFrequency+0xd4>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800497e:	f200 808d 	bhi.w	8004a9c <wm8994_SetFrequency+0x17c>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004988:	4293      	cmp	r3, r2
 800498a:	d06b      	beq.n	8004a64 <wm8994_SetFrequency+0x144>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004992:	4293      	cmp	r3, r2
 8004994:	f200 8082 	bhi.w	8004a9c <wm8994_SetFrequency+0x17c>
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800499e:	d01b      	beq.n	80049d8 <wm8994_SetFrequency+0xb8>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80049a6:	d879      	bhi.n	8004a9c <wm8994_SetFrequency+0x17c>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80049ae:	d005      	beq.n	80049bc <wm8994_SetFrequency+0x9c>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d046      	beq.n	8004a48 <wm8994_SetFrequency+0x128>
 80049ba:	e06f      	b.n	8004a9c <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80049bc:	88fb      	ldrh	r3, [r7, #6]
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2203      	movs	r2, #3
 80049c2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 f89e 	bl	8004b08 <CODEC_IO_Write>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461a      	mov	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4413      	add	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]
    break;
 80049d6:	e06f      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80049d8:	88fb      	ldrh	r3, [r7, #6]
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2233      	movs	r2, #51	@ 0x33
 80049de:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 f890 	bl	8004b08 <CODEC_IO_Write>
 80049e8:	4603      	mov	r3, r0
 80049ea:	461a      	mov	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4413      	add	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]
    break;
 80049f2:	e061      	b.n	8004ab8 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2263      	movs	r2, #99	@ 0x63
 80049fa:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80049fe:	4618      	mov	r0, r3
 8004a00:	f000 f882 	bl	8004b08 <CODEC_IO_Write>
 8004a04:	4603      	mov	r3, r0
 8004a06:	461a      	mov	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]
    break;
 8004a0e:	e053      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004a10:	88fb      	ldrh	r3, [r7, #6]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2283      	movs	r2, #131	@ 0x83
 8004a16:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 f874 	bl	8004b08 <CODEC_IO_Write>
 8004a20:	4603      	mov	r3, r0
 8004a22:	461a      	mov	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4413      	add	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]
    break;
 8004a2a:	e045      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8004a2c:	88fb      	ldrh	r3, [r7, #6]
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	22a3      	movs	r2, #163	@ 0xa3
 8004a32:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 f866 	bl	8004b08 <CODEC_IO_Write>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	461a      	mov	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4413      	add	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]
    break;
 8004a46:	e037      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2213      	movs	r2, #19
 8004a4e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 f858 	bl	8004b08 <CODEC_IO_Write>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4413      	add	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]
    break;
 8004a62:	e029      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8004a64:	88fb      	ldrh	r3, [r7, #6]
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2243      	movs	r2, #67	@ 0x43
 8004a6a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 f84a 	bl	8004b08 <CODEC_IO_Write>
 8004a74:	4603      	mov	r3, r0
 8004a76:	461a      	mov	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]
    break;
 8004a7e:	e01b      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2273      	movs	r2, #115	@ 0x73
 8004a86:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 f83c 	bl	8004b08 <CODEC_IO_Write>
 8004a90:	4603      	mov	r3, r0
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	4413      	add	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
    break; 
 8004a9a:	e00d      	b.n	8004ab8 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004a9c:	88fb      	ldrh	r3, [r7, #6]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2283      	movs	r2, #131	@ 0x83
 8004aa2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f82e 	bl	8004b08 <CODEC_IO_Write>
 8004aac:	4603      	mov	r3, r0
 8004aae:	461a      	mov	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]
    break; 
 8004ab6:	bf00      	nop
  }
  return counter;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	00017700 	.word	0x00017700

08004ac8 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	4603      	mov	r3, r0
 8004ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8004ad6:	88fb      	ldrh	r3, [r7, #6]
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2200      	movs	r2, #0
 8004adc:	2100      	movs	r1, #0
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 f812 	bl	8004b08 <CODEC_IO_Write>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8004ae8:	4b05      	ldr	r3, [pc, #20]	@ (8004b00 <wm8994_Reset+0x38>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004aee:	4b05      	ldr	r3, [pc, #20]	@ (8004b04 <wm8994_Reset+0x3c>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]

  return counter;
 8004af4:	68fb      	ldr	r3, [r7, #12]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	200137fc 	.word	0x200137fc
 8004b04:	20013800 	.word	0x20013800

08004b08 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	4603      	mov	r3, r0
 8004b10:	71fb      	strb	r3, [r7, #7]
 8004b12:	460b      	mov	r3, r1
 8004b14:	80bb      	strh	r3, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8004b1e:	887a      	ldrh	r2, [r7, #2]
 8004b20:	88b9      	ldrh	r1, [r7, #4]
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 f96f 	bl	8004e08 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	b2db      	uxtb	r3, r3
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08c      	sub	sp, #48	@ 0x30
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a51      	ldr	r2, [pc, #324]	@ (8004c88 <I2Cx_MspInit+0x150>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d14d      	bne.n	8004be4 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004b48:	4b50      	ldr	r3, [pc, #320]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4c:	4a4f      	ldr	r2, [pc, #316]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b54:	4b4d      	ldr	r3, [pc, #308]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b5c:	61bb      	str	r3, [r7, #24]
 8004b5e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004b60:	2380      	movs	r3, #128	@ 0x80
 8004b62:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004b64:	2312      	movs	r3, #18
 8004b66:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004b70:	2304      	movs	r3, #4
 8004b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004b74:	f107 031c 	add.w	r3, r7, #28
 8004b78:	4619      	mov	r1, r3
 8004b7a:	4845      	ldr	r0, [pc, #276]	@ (8004c90 <I2Cx_MspInit+0x158>)
 8004b7c:	f002 fe0e 	bl	800779c <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004b80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004b86:	f107 031c 	add.w	r3, r7, #28
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4840      	ldr	r0, [pc, #256]	@ (8004c90 <I2Cx_MspInit+0x158>)
 8004b8e:	f002 fe05 	bl	800779c <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004b92:	4b3e      	ldr	r3, [pc, #248]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b96:	4a3d      	ldr	r2, [pc, #244]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004b98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b9e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ba6:	617b      	str	r3, [r7, #20]
 8004ba8:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8004baa:	4b38      	ldr	r3, [pc, #224]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	4a37      	ldr	r2, [pc, #220]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bb0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bb4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8004bb6:	4b35      	ldr	r3, [pc, #212]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	4a34      	ldr	r2, [pc, #208]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004bc0:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	210f      	movs	r1, #15
 8004bc6:	2048      	movs	r0, #72	@ 0x48
 8004bc8:	f001 f90e 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004bcc:	2048      	movs	r0, #72	@ 0x48
 8004bce:	f001 f927 	bl	8005e20 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	210f      	movs	r1, #15
 8004bd6:	2049      	movs	r0, #73	@ 0x49
 8004bd8:	f001 f906 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004bdc:	2049      	movs	r0, #73	@ 0x49
 8004bde:	f001 f91f 	bl	8005e20 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8004be2:	e04d      	b.n	8004c80 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004be4:	4b29      	ldr	r3, [pc, #164]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be8:	4a28      	ldr	r2, [pc, #160]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bea:	f043 0302 	orr.w	r3, r3, #2
 8004bee:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bf0:	4b26      	ldr	r3, [pc, #152]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	613b      	str	r3, [r7, #16]
 8004bfa:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004bfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c00:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004c02:	2312      	movs	r3, #18
 8004c04:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004c0e:	2304      	movs	r3, #4
 8004c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c12:	f107 031c 	add.w	r3, r7, #28
 8004c16:	4619      	mov	r1, r3
 8004c18:	481e      	ldr	r0, [pc, #120]	@ (8004c94 <I2Cx_MspInit+0x15c>)
 8004c1a:	f002 fdbf 	bl	800779c <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004c1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c24:	f107 031c 	add.w	r3, r7, #28
 8004c28:	4619      	mov	r1, r3
 8004c2a:	481a      	ldr	r0, [pc, #104]	@ (8004c94 <I2Cx_MspInit+0x15c>)
 8004c2c:	f002 fdb6 	bl	800779c <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004c30:	4b16      	ldr	r3, [pc, #88]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c34:	4a15      	ldr	r2, [pc, #84]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c3c:	4b13      	ldr	r3, [pc, #76]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c44:	60fb      	str	r3, [r7, #12]
 8004c46:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004c48:	4b10      	ldr	r3, [pc, #64]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	4a0f      	ldr	r2, [pc, #60]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c52:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004c54:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	4a0c      	ldr	r2, [pc, #48]	@ (8004c8c <I2Cx_MspInit+0x154>)
 8004c5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c5e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004c60:	2200      	movs	r2, #0
 8004c62:	210f      	movs	r1, #15
 8004c64:	201f      	movs	r0, #31
 8004c66:	f001 f8bf 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8004c6a:	201f      	movs	r0, #31
 8004c6c:	f001 f8d8 	bl	8005e20 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004c70:	2200      	movs	r2, #0
 8004c72:	210f      	movs	r1, #15
 8004c74:	2020      	movs	r0, #32
 8004c76:	f001 f8b7 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004c7a:	2020      	movs	r0, #32
 8004c7c:	f001 f8d0 	bl	8005e20 <HAL_NVIC_EnableIRQ>
}
 8004c80:	bf00      	nop
 8004c82:	3730      	adds	r7, #48	@ 0x30
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	20013804 	.word	0x20013804
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	40021c00 	.word	0x40021c00
 8004c94:	40020400 	.word	0x40020400

08004c98 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f005 fc6f 	bl	800a584 <HAL_I2C_GetState>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d125      	bne.n	8004cf8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a14      	ldr	r2, [pc, #80]	@ (8004d00 <I2Cx_Init+0x68>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d103      	bne.n	8004cbc <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a13      	ldr	r2, [pc, #76]	@ (8004d04 <I2Cx_Init+0x6c>)
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	e002      	b.n	8004cc2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a12      	ldr	r2, [pc, #72]	@ (8004d08 <I2Cx_Init+0x70>)
 8004cc0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a11      	ldr	r2, [pc, #68]	@ (8004d0c <I2Cx_Init+0x74>)
 8004cc6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7ff ff23 	bl	8004b38 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f005 f94c 	bl	8009f90 <HAL_I2C_Init>
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	20013804 	.word	0x20013804
 8004d04:	40005c00 	.word	0x40005c00
 8004d08:	40005400 	.word	0x40005400
 8004d0c:	40912732 	.word	0x40912732

08004d10 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08a      	sub	sp, #40	@ 0x28
 8004d14:	af04      	add	r7, sp, #16
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	4608      	mov	r0, r1
 8004d1a:	4611      	mov	r1, r2
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	4603      	mov	r3, r0
 8004d20:	72fb      	strb	r3, [r7, #11]
 8004d22:	460b      	mov	r3, r1
 8004d24:	813b      	strh	r3, [r7, #8]
 8004d26:	4613      	mov	r3, r2
 8004d28:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004d2e:	7afb      	ldrb	r3, [r7, #11]
 8004d30:	b299      	uxth	r1, r3
 8004d32:	88f8      	ldrh	r0, [r7, #6]
 8004d34:	893a      	ldrh	r2, [r7, #8]
 8004d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d3a:	9302      	str	r3, [sp, #8]
 8004d3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d3e:	9301      	str	r3, [sp, #4]
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	4603      	mov	r3, r0
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f005 fb02 	bl	800a350 <HAL_I2C_Mem_Read>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004d50:	7dfb      	ldrb	r3, [r7, #23]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d004      	beq.n	8004d60 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004d56:	7afb      	ldrb	r3, [r7, #11]
 8004d58:	4619      	mov	r1, r3
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 f832 	bl	8004dc4 <I2Cx_Error>
  }
  return status;    
 8004d60:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3718      	adds	r7, #24
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b08a      	sub	sp, #40	@ 0x28
 8004d6e:	af04      	add	r7, sp, #16
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	4608      	mov	r0, r1
 8004d74:	4611      	mov	r1, r2
 8004d76:	461a      	mov	r2, r3
 8004d78:	4603      	mov	r3, r0
 8004d7a:	72fb      	strb	r3, [r7, #11]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	813b      	strh	r3, [r7, #8]
 8004d80:	4613      	mov	r3, r2
 8004d82:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004d84:	2300      	movs	r3, #0
 8004d86:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004d88:	7afb      	ldrb	r3, [r7, #11]
 8004d8a:	b299      	uxth	r1, r3
 8004d8c:	88f8      	ldrh	r0, [r7, #6]
 8004d8e:	893a      	ldrh	r2, [r7, #8]
 8004d90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d94:	9302      	str	r3, [sp, #8]
 8004d96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d98:	9301      	str	r3, [sp, #4]
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	4603      	mov	r3, r0
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f005 f9c1 	bl	800a128 <HAL_I2C_Mem_Write>
 8004da6:	4603      	mov	r3, r0
 8004da8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004daa:	7dfb      	ldrb	r3, [r7, #23]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d004      	beq.n	8004dba <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004db0:	7afb      	ldrb	r3, [r7, #11]
 8004db2:	4619      	mov	r1, r3
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f805 	bl	8004dc4 <I2Cx_Error>
  }
  return status;
 8004dba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3718      	adds	r7, #24
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f005 f979 	bl	800a0c8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff ff5e 	bl	8004c98 <I2Cx_Init>
}
 8004ddc:	bf00      	nop
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004de8:	4802      	ldr	r0, [pc, #8]	@ (8004df4 <AUDIO_IO_Init+0x10>)
 8004dea:	f7ff ff55 	bl	8004c98 <I2Cx_Init>
}
 8004dee:	bf00      	nop
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20013804 	.word	0x20013804

08004df8 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
}
 8004dfc:	bf00      	nop
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
	...

08004e08 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	4603      	mov	r3, r0
 8004e10:	71fb      	strb	r3, [r7, #7]
 8004e12:	460b      	mov	r3, r1
 8004e14:	80bb      	strh	r3, [r7, #4]
 8004e16:	4613      	mov	r3, r2
 8004e18:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004e1a:	887b      	ldrh	r3, [r7, #2]
 8004e1c:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004e1e:	89fb      	ldrh	r3, [r7, #14]
 8004e20:	0a1b      	lsrs	r3, r3, #8
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004e26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e2a:	021b      	lsls	r3, r3, #8
 8004e2c:	b21a      	sxth	r2, r3
 8004e2e:	887b      	ldrh	r3, [r7, #2]
 8004e30:	b21b      	sxth	r3, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	b21b      	sxth	r3, r3
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004e3a:	88ba      	ldrh	r2, [r7, #4]
 8004e3c:	79f9      	ldrb	r1, [r7, #7]
 8004e3e:	2302      	movs	r3, #2
 8004e40:	9301      	str	r3, [sp, #4]
 8004e42:	1cbb      	adds	r3, r7, #2
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	2302      	movs	r3, #2
 8004e48:	4803      	ldr	r0, [pc, #12]	@ (8004e58 <AUDIO_IO_Write+0x50>)
 8004e4a:	f7ff ff8e 	bl	8004d6a <I2Cx_WriteMultiple>
}
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	20013804 	.word	0x20013804

08004e5c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b086      	sub	sp, #24
 8004e60:	af02      	add	r7, sp, #8
 8004e62:	4603      	mov	r3, r0
 8004e64:	460a      	mov	r2, r1
 8004e66:	71fb      	strb	r3, [r7, #7]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	81bb      	strh	r3, [r7, #12]
 8004e70:	2300      	movs	r3, #0
 8004e72:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004e74:	88ba      	ldrh	r2, [r7, #4]
 8004e76:	79f9      	ldrb	r1, [r7, #7]
 8004e78:	2302      	movs	r3, #2
 8004e7a:	9301      	str	r3, [sp, #4]
 8004e7c:	f107 030c 	add.w	r3, r7, #12
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	2302      	movs	r3, #2
 8004e84:	480a      	ldr	r0, [pc, #40]	@ (8004eb0 <AUDIO_IO_Read+0x54>)
 8004e86:	f7ff ff43 	bl	8004d10 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004e8a:	89bb      	ldrh	r3, [r7, #12]
 8004e8c:	0a1b      	lsrs	r3, r3, #8
 8004e8e:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004e90:	89bb      	ldrh	r3, [r7, #12]
 8004e92:	b21b      	sxth	r3, r3
 8004e94:	021b      	lsls	r3, r3, #8
 8004e96:	b21a      	sxth	r2, r3
 8004e98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	b21b      	sxth	r3, r3
 8004ea0:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004ea2:	89fb      	ldrh	r3, [r7, #14]
 8004ea4:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004ea6:	89bb      	ldrh	r3, [r7, #12]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	20013804 	.word	0x20013804

08004eb4 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 fc1f 	bl	8005700 <HAL_Delay>
}
 8004ec2:	bf00      	nop
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004ed6:	4b10      	ldr	r3, [pc, #64]	@ (8004f18 <BSP_AUDIO_OUT_Play+0x4c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	b292      	uxth	r2, r2
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	2034      	movs	r0, #52	@ 0x34
 8004ee4:	4798      	blx	r3
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e00f      	b.n	8004f10 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ef6:	d203      	bcs.n	8004f00 <BSP_AUDIO_OUT_Play+0x34>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	085b      	lsrs	r3, r3, #1
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	e001      	b.n	8004f04 <BSP_AUDIO_OUT_Play+0x38>
 8004f00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f04:	461a      	mov	r2, r3
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4804      	ldr	r0, [pc, #16]	@ (8004f1c <BSP_AUDIO_OUT_Play+0x50>)
 8004f0a:	f008 fb89 	bl	800d620 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004f0e:	2300      	movs	r3, #0
  }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	20013858 	.word	0x20013858
 8004f1c:	2001385c 	.word	0x2001385c

08004f20 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004f2a:	4b08      	ldr	r3, [pc, #32]	@ (8004f4c <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	79fa      	ldrb	r2, [r7, #7]
 8004f32:	4611      	mov	r1, r2
 8004f34:	2034      	movs	r0, #52	@ 0x34
 8004f36:	4798      	blx	r3
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004f42:	2300      	movs	r3, #0
  }
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	20013858 	.word	0x20013858

08004f50 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004f58:	f7fc ff06 	bl	8001d68 <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004f5c:	bf00      	nop
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004f6c:	f000 f82a 	bl	8004fc4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004f70:	bf00      	nop
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004f80:	480e      	ldr	r0, [pc, #56]	@ (8004fbc <HAL_SAI_ErrorCallback+0x44>)
 8004f82:	f008 fc8b 	bl	800d89c <HAL_SAI_GetState>
 8004f86:	4603      	mov	r3, r0
 8004f88:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004f8a:	480d      	ldr	r0, [pc, #52]	@ (8004fc0 <HAL_SAI_ErrorCallback+0x48>)
 8004f8c:	f008 fc86 	bl	800d89c <HAL_SAI_GetState>
 8004f90:	4603      	mov	r3, r0
 8004f92:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004f94:	7bfb      	ldrb	r3, [r7, #15]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d002      	beq.n	8004fa0 <HAL_SAI_ErrorCallback+0x28>
 8004f9a:	7bfb      	ldrb	r3, [r7, #15]
 8004f9c:	2b12      	cmp	r3, #18
 8004f9e:	d101      	bne.n	8004fa4 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004fa0:	f000 f817 	bl	8004fd2 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004fa4:	7bbb      	ldrb	r3, [r7, #14]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d002      	beq.n	8004fb0 <HAL_SAI_ErrorCallback+0x38>
 8004faa:	7bbb      	ldrb	r3, [r7, #14]
 8004fac:	2b22      	cmp	r3, #34	@ 0x22
 8004fae:	d101      	bne.n	8004fb4 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004fb0:	f000 f9f3 	bl	800539a <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004fb4:	bf00      	nop
 8004fb6:	3710      	adds	r7, #16
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	2001385c 	.word	0x2001385c
 8004fc0:	200138e0 	.word	0x200138e0

08004fc4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
}
 8004fc8:	bf00      	nop
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	af00      	add	r7, sp, #0
}
 8004fd6:	bf00      	nop
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08c      	sub	sp, #48	@ 0x30
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004fea:	4b63      	ldr	r3, [pc, #396]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fee:	4a62      	ldr	r2, [pc, #392]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ff0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ff6:	4b60      	ldr	r3, [pc, #384]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ffe:	61bb      	str	r3, [r7, #24]
 8005000:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8005002:	4b5d      	ldr	r3, [pc, #372]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005006:	4a5c      	ldr	r2, [pc, #368]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800500c:	6313      	str	r3, [r2, #48]	@ 0x30
 800500e:	4b5a      	ldr	r3, [pc, #360]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005016:	617b      	str	r3, [r7, #20]
 8005018:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 800501a:	4b57      	ldr	r3, [pc, #348]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 800501c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501e:	4a56      	ldr	r2, [pc, #344]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005024:	6313      	str	r3, [r2, #48]	@ 0x30
 8005026:	4b54      	ldr	r3, [pc, #336]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800502e:	613b      	str	r3, [r7, #16]
 8005030:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8005032:	4b51      	ldr	r3, [pc, #324]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005036:	4a50      	ldr	r2, [pc, #320]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800503c:	6313      	str	r3, [r2, #48]	@ 0x30
 800503e:	4b4e      	ldr	r3, [pc, #312]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800504e:	2302      	movs	r3, #2
 8005050:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005052:	2300      	movs	r3, #0
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8005056:	2303      	movs	r3, #3
 8005058:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800505a:	230a      	movs	r3, #10
 800505c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 800505e:	f107 031c 	add.w	r3, r7, #28
 8005062:	4619      	mov	r1, r3
 8005064:	4845      	ldr	r0, [pc, #276]	@ (800517c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8005066:	f002 fb99 	bl	800779c <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 800506a:	2320      	movs	r3, #32
 800506c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800506e:	2302      	movs	r3, #2
 8005070:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005072:	2300      	movs	r3, #0
 8005074:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8005076:	2303      	movs	r3, #3
 8005078:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 800507a:	230a      	movs	r3, #10
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800507e:	f107 031c 	add.w	r3, r7, #28
 8005082:	4619      	mov	r1, r3
 8005084:	483d      	ldr	r0, [pc, #244]	@ (800517c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8005086:	f002 fb89 	bl	800779c <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 800508a:	2340      	movs	r3, #64	@ 0x40
 800508c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800508e:	2302      	movs	r3, #2
 8005090:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005092:	2300      	movs	r3, #0
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8005096:	2303      	movs	r3, #3
 8005098:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800509a:	230a      	movs	r3, #10
 800509c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800509e:	f107 031c 	add.w	r3, r7, #28
 80050a2:	4619      	mov	r1, r3
 80050a4:	4835      	ldr	r0, [pc, #212]	@ (800517c <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050a6:	f002 fb79 	bl	800779c <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 80050aa:	2310      	movs	r3, #16
 80050ac:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050ae:	2302      	movs	r3, #2
 80050b0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050b6:	2303      	movs	r3, #3
 80050b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80050ba:	230a      	movs	r3, #10
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80050be:	f107 031c 	add.w	r3, r7, #28
 80050c2:	4619      	mov	r1, r3
 80050c4:	482d      	ldr	r0, [pc, #180]	@ (800517c <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050c6:	f002 fb69 	bl	800779c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 80050ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	4a2a      	ldr	r2, [pc, #168]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 80050d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80050d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80050d6:	4b28      	ldr	r3, [pc, #160]	@ (8005178 <BSP_AUDIO_OUT_MspInit+0x198>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a26      	ldr	r2, [pc, #152]	@ (8005180 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d138      	bne.n	800515e <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 80050ec:	4b25      	ldr	r3, [pc, #148]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80050ee:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80050f2:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80050f4:	4b23      	ldr	r3, [pc, #140]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80050f6:	2240      	movs	r2, #64	@ 0x40
 80050f8:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80050fa:	4b22      	ldr	r3, [pc, #136]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8005100:	4b20      	ldr	r3, [pc, #128]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005102:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005106:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005108:	4b1e      	ldr	r3, [pc, #120]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800510a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800510e:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8005110:	4b1c      	ldr	r3, [pc, #112]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005112:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005116:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8005118:	4b1a      	ldr	r3, [pc, #104]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800511a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800511e:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005120:	4b18      	ldr	r3, [pc, #96]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005122:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005126:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8005128:	4b16      	ldr	r3, [pc, #88]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800512a:	2204      	movs	r2, #4
 800512c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800512e:	4b15      	ldr	r3, [pc, #84]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005130:	2203      	movs	r2, #3
 8005132:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005134:	4b13      	ldr	r3, [pc, #76]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005136:	2200      	movs	r2, #0
 8005138:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800513a:	4b12      	ldr	r3, [pc, #72]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8005140:	4b10      	ldr	r3, [pc, #64]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005142:	4a11      	ldr	r2, [pc, #68]	@ (8005188 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8005144:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a0e      	ldr	r2, [pc, #56]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800514a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800514c:	4a0d      	ldr	r2, [pc, #52]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8005152:	480c      	ldr	r0, [pc, #48]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005154:	f001 f904 	bl	8006360 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8005158:	480a      	ldr	r0, [pc, #40]	@ (8005184 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800515a:	f001 f853 	bl	8006204 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800515e:	2200      	movs	r2, #0
 8005160:	210e      	movs	r1, #14
 8005162:	203c      	movs	r0, #60	@ 0x3c
 8005164:	f000 fe40 	bl	8005de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8005168:	203c      	movs	r0, #60	@ 0x3c
 800516a:	f000 fe59 	bl	8005e20 <HAL_NVIC_EnableIRQ>
}
 800516e:	bf00      	nop
 8005170:	3730      	adds	r7, #48	@ 0x30
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	40023800 	.word	0x40023800
 800517c:	40022000 	.word	0x40022000
 8005180:	40015c04 	.word	0x40015c04
 8005184:	20013964 	.word	0x20013964
 8005188:	40026470 	.word	0x40026470

0800518c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 800518c:	b580      	push	{r7, lr}
 800518e:	b0a6      	sub	sp, #152	@ 0x98
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005198:	f107 0314 	add.w	r3, r7, #20
 800519c:	4618      	mov	r0, r3
 800519e:	f007 fa39 	bl	800c614 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d009      	beq.n	80051c0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	f245 6222 	movw	r2, #22050	@ 0x5622
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d004      	beq.n	80051c0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80051bc:	4293      	cmp	r3, r2
 80051be:	d112      	bne.n	80051e6 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80051c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80051c4:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80051c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80051ca:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 80051cc:	f240 13ad 	movw	r3, #429	@ 0x1ad
 80051d0:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 80051d2:	2302      	movs	r3, #2
 80051d4:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 80051d6:	2313      	movs	r3, #19
 80051d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80051da:	f107 0314 	add.w	r3, r7, #20
 80051de:	4618      	mov	r0, r3
 80051e0:	f006 fe28 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
 80051e4:	e012      	b.n	800520c <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80051e6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80051ea:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80051ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80051f0:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 80051f2:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 80051f6:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 80051f8:	2307      	movs	r3, #7
 80051fa:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 80051fc:	2301      	movs	r3, #1
 80051fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005200:	f107 0314 	add.w	r3, r7, #20
 8005204:	4618      	mov	r0, r3
 8005206:	f006 fe15 	bl	800be34 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 800520a:	bf00      	nop
 800520c:	bf00      	nop
 800520e:	3798      	adds	r7, #152	@ 0x98
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005218:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <SAIx_Out_DeInit+0x24>)
 800521a:	4a08      	ldr	r2, [pc, #32]	@ (800523c <SAIx_Out_DeInit+0x28>)
 800521c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800521e:	4b06      	ldr	r3, [pc, #24]	@ (8005238 <SAIx_Out_DeInit+0x24>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	4b04      	ldr	r3, [pc, #16]	@ (8005238 <SAIx_Out_DeInit+0x24>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800522c:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 800522e:	4802      	ldr	r0, [pc, #8]	@ (8005238 <SAIx_Out_DeInit+0x24>)
 8005230:	f008 f9c0 	bl	800d5b4 <HAL_SAI_DeInit>
}
 8005234:	bf00      	nop
 8005236:	bd80      	pop	{r7, pc}
 8005238:	2001385c 	.word	0x2001385c
 800523c:	40015c04 	.word	0x40015c04

08005240 <BSP_AUDIO_IN_OUT_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_OUT_Init(uint16_t InputDevice, uint16_t OutputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005240:	b590      	push	{r4, r7, lr}
 8005242:	b089      	sub	sp, #36	@ 0x24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60ba      	str	r2, [r7, #8]
 8005248:	607b      	str	r3, [r7, #4]
 800524a:	4603      	mov	r3, r0
 800524c:	81fb      	strh	r3, [r7, #14]
 800524e:	460b      	mov	r3, r1
 8005250:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = AUDIO_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8005256:	2300      	movs	r3, #0
 8005258:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2)  /* Only MICROPHONE_2 input supported */
 800525a:	89fb      	ldrh	r3, [r7, #14]
 800525c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005260:	d002      	beq.n	8005268 <BSP_AUDIO_IN_OUT_Init+0x28>
  {
    ret = AUDIO_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	77fb      	strb	r3, [r7, #31]
 8005266:	e054      	b.n	8005312 <BSP_AUDIO_IN_OUT_Init+0xd2>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8005268:	f000 fa06 	bl	8005678 <SAIx_In_DeInit>
    SAIx_Out_DeInit();
 800526c:	f7ff ffd2 	bl	8005214 <SAIx_Out_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8005270:	2200      	movs	r2, #0
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	4829      	ldr	r0, [pc, #164]	@ (800531c <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005276:	f7ff ff89 	bl	800518c <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800527a:	4b28      	ldr	r3, [pc, #160]	@ (800531c <BSP_AUDIO_IN_OUT_Init+0xdc>)
 800527c:	4a28      	ldr	r2, [pc, #160]	@ (8005320 <BSP_AUDIO_IN_OUT_Init+0xe0>)
 800527e:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8005280:	4826      	ldr	r0, [pc, #152]	@ (800531c <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005282:	f008 fb0b 	bl	800d89c <HAL_SAI_GetState>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <BSP_AUDIO_IN_OUT_Init+0x54>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 800528c:	2100      	movs	r1, #0
 800528e:	4823      	ldr	r0, [pc, #140]	@ (800531c <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005290:	f000 f88a 	bl	80053a8 <BSP_AUDIO_IN_MspInit>
    }

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
    haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005294:	4b23      	ldr	r3, [pc, #140]	@ (8005324 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8005296:	4a24      	ldr	r2, [pc, #144]	@ (8005328 <BSP_AUDIO_IN_OUT_Init+0xe8>)
 8005298:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 800529a:	4822      	ldr	r0, [pc, #136]	@ (8005324 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 800529c:	f008 fafe 	bl	800d89c <HAL_SAI_GetState>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d103      	bne.n	80052ae <BSP_AUDIO_IN_OUT_Init+0x6e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 80052a6:	2100      	movs	r1, #0
 80052a8:	481e      	ldr	r0, [pc, #120]	@ (8005324 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 80052aa:	f7ff fe99 	bl	8004fe0 <BSP_AUDIO_OUT_MspInit>

    /* Configure SAI in master mode :
     *   - SAI2_block_A in master TX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80052ae:	89fb      	ldrh	r3, [r7, #14]
 80052b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052b4:	d102      	bne.n	80052bc <BSP_AUDIO_IN_OUT_Init+0x7c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80052b6:	230a      	movs	r3, #10
 80052b8:	61bb      	str	r3, [r7, #24]
 80052ba:	e001      	b.n	80052c0 <BSP_AUDIO_IN_OUT_Init+0x80>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80052bc:	2305      	movs	r3, #5
 80052be:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_TX, slot_active, AudioFreq);
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	69b9      	ldr	r1, [r7, #24]
 80052c4:	2000      	movs	r0, #0
 80052c6:	f000 f921 	bl	800550c <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80052ca:	4b18      	ldr	r3, [pc, #96]	@ (800532c <BSP_AUDIO_IN_OUT_Init+0xec>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2034      	movs	r0, #52	@ 0x34
 80052d0:	4798      	blx	r3
 80052d2:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f648 1294 	movw	r2, #35220	@ 0x8994
 80052da:	4293      	cmp	r3, r2
 80052dc:	d109      	bne.n	80052f2 <BSP_AUDIO_IN_OUT_Init+0xb2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80052de:	4b13      	ldr	r3, [pc, #76]	@ (800532c <BSP_AUDIO_IN_OUT_Init+0xec>)
 80052e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e2:	2034      	movs	r0, #52	@ 0x34
 80052e4:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 80052e6:	4b12      	ldr	r3, [pc, #72]	@ (8005330 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 80052e8:	4a10      	ldr	r2, [pc, #64]	@ (800532c <BSP_AUDIO_IN_OUT_Init+0xec>)
 80052ea:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 80052ec:	2300      	movs	r3, #0
 80052ee:	77fb      	strb	r3, [r7, #31]
 80052f0:	e001      	b.n	80052f6 <BSP_AUDIO_IN_OUT_Init+0xb6>
    }
    else
    {
      ret = AUDIO_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 80052f6:	7ffb      	ldrb	r3, [r7, #31]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <BSP_AUDIO_IN_OUT_Init+0xd2>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice | OutputDevice, 100, AudioFreq);
 80052fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005330 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681c      	ldr	r4, [r3, #0]
 8005302:	89fa      	ldrh	r2, [r7, #14]
 8005304:	89bb      	ldrh	r3, [r7, #12]
 8005306:	4313      	orrs	r3, r2
 8005308:	b299      	uxth	r1, r3
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2264      	movs	r2, #100	@ 0x64
 800530e:	2034      	movs	r0, #52	@ 0x34
 8005310:	47a0      	blx	r4
    }
  }
  return ret;
 8005312:	7ffb      	ldrb	r3, [r7, #31]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3724      	adds	r7, #36	@ 0x24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd90      	pop	{r4, r7, pc}
 800531c:	200138e0 	.word	0x200138e0
 8005320:	40015c24 	.word	0x40015c24
 8005324:	2001385c 	.word	0x2001385c
 8005328:	40015c04 	.word	0x40015c04
 800532c:	20012004 	.word	0x20012004
 8005330:	20013858 	.word	0x20013858

08005334 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	b29b      	uxth	r3, r3
 8005346:	461a      	mov	r2, r3
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4805      	ldr	r0, [pc, #20]	@ (8005360 <BSP_AUDIO_IN_Record+0x2c>)
 800534c:	f008 fa18 	bl	800d780 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	b2db      	uxtb	r3, r3
}
 8005358:	4618      	mov	r0, r3
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	200138e0 	.word	0x200138e0

08005364 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800536c:	f7fc fca0 	bl	8001cb0 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8005370:	bf00      	nop
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8005380:	f000 f804 	bl	800538c <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005384:	bf00      	nop
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8005390:	bf00      	nop
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 800539a:	b480      	push	{r7}
 800539c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800539e:	bf00      	nop
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08c      	sub	sp, #48	@ 0x30
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80053b2:	4b50      	ldr	r3, [pc, #320]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b6:	4a4f      	ldr	r2, [pc, #316]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80053bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80053be:	4b4d      	ldr	r3, [pc, #308]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053c6:	61bb      	str	r3, [r7, #24]
 80053c8:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 80053ca:	4b4a      	ldr	r3, [pc, #296]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ce:	4a49      	ldr	r2, [pc, #292]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80053d6:	4b47      	ldr	r3, [pc, #284]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 80053e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80053e8:	2302      	movs	r3, #2
 80053ea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80053ec:	2300      	movs	r3, #0
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80053f0:	2302      	movs	r3, #2
 80053f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80053f4:	230a      	movs	r3, #10
 80053f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80053f8:	f107 031c 	add.w	r3, r7, #28
 80053fc:	4619      	mov	r1, r3
 80053fe:	483e      	ldr	r0, [pc, #248]	@ (80054f8 <BSP_AUDIO_IN_MspInit+0x150>)
 8005400:	f002 f9cc 	bl	800779c <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8005404:	4b3b      	ldr	r3, [pc, #236]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005408:	4a3a      	ldr	r2, [pc, #232]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 800540a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800540e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005410:	4b38      	ldr	r3, [pc, #224]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005418:	613b      	str	r3, [r7, #16]
 800541a:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 800541c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005420:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8005422:	2300      	movs	r3, #0
 8005424:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005426:	2300      	movs	r3, #0
 8005428:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800542a:	2302      	movs	r3, #2
 800542c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800542e:	f107 031c 	add.w	r3, r7, #28
 8005432:	4619      	mov	r1, r3
 8005434:	4831      	ldr	r0, [pc, #196]	@ (80054fc <BSP_AUDIO_IN_MspInit+0x154>)
 8005436:	f002 f9b1 	bl	800779c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800543a:	4b2e      	ldr	r3, [pc, #184]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 800543c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543e:	4a2d      	ldr	r2, [pc, #180]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005440:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005444:	6313      	str	r3, [r2, #48]	@ 0x30
 8005446:	4b2b      	ldr	r3, [pc, #172]	@ (80054f4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a2a      	ldr	r2, [pc, #168]	@ (8005500 <BSP_AUDIO_IN_MspInit+0x158>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d137      	bne.n	80054cc <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 800545c:	4b29      	ldr	r3, [pc, #164]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 800545e:	2200      	movs	r2, #0
 8005460:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8005462:	4b28      	ldr	r3, [pc, #160]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005464:	2200      	movs	r2, #0
 8005466:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005468:	4b26      	ldr	r3, [pc, #152]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 800546a:	2200      	movs	r2, #0
 800546c:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800546e:	4b25      	ldr	r3, [pc, #148]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005470:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005474:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005476:	4b23      	ldr	r3, [pc, #140]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005478:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800547c:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800547e:	4b21      	ldr	r3, [pc, #132]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005480:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005484:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8005486:	4b1f      	ldr	r3, [pc, #124]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005488:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800548c:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800548e:	4b1d      	ldr	r3, [pc, #116]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005490:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005494:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8005496:	4b1b      	ldr	r3, [pc, #108]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005498:	2200      	movs	r2, #0
 800549a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800549c:	4b19      	ldr	r3, [pc, #100]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 800549e:	2203      	movs	r2, #3
 80054a0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80054a2:	4b18      	ldr	r3, [pc, #96]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80054a8:	4b16      	ldr	r3, [pc, #88]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80054ae:	4b15      	ldr	r3, [pc, #84]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054b0:	4a15      	ldr	r2, [pc, #84]	@ (8005508 <BSP_AUDIO_IN_MspInit+0x160>)
 80054b2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a13      	ldr	r2, [pc, #76]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80054ba:	4a12      	ldr	r2, [pc, #72]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80054c0:	4810      	ldr	r0, [pc, #64]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054c2:	f000 ff4d 	bl	8006360 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80054c6:	480f      	ldr	r0, [pc, #60]	@ (8005504 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054c8:	f000 fe9c 	bl	8006204 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80054cc:	2200      	movs	r2, #0
 80054ce:	210f      	movs	r1, #15
 80054d0:	2046      	movs	r0, #70	@ 0x46
 80054d2:	f000 fc89 	bl	8005de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 80054d6:	2046      	movs	r0, #70	@ 0x46
 80054d8:	f000 fca2 	bl	8005e20 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80054dc:	2200      	movs	r2, #0
 80054de:	210f      	movs	r1, #15
 80054e0:	2028      	movs	r0, #40	@ 0x28
 80054e2:	f000 fc81 	bl	8005de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 80054e6:	2028      	movs	r0, #40	@ 0x28
 80054e8:	f000 fc9a 	bl	8005e20 <HAL_NVIC_EnableIRQ>
}
 80054ec:	bf00      	nop
 80054ee:	3730      	adds	r7, #48	@ 0x30
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40023800 	.word	0x40023800
 80054f8:	40021800 	.word	0x40021800
 80054fc:	40021c00 	.word	0x40021c00
 8005500:	40015c24 	.word	0x40015c24
 8005504:	200139c4 	.word	0x200139c4
 8005508:	400264b8 	.word	0x400264b8

0800550c <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005518:	4b53      	ldr	r3, [pc, #332]	@ (8005668 <SAIx_In_Init+0x15c>)
 800551a:	4a54      	ldr	r2, [pc, #336]	@ (800566c <SAIx_In_Init+0x160>)
 800551c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800551e:	4b52      	ldr	r3, [pc, #328]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	4b50      	ldr	r3, [pc, #320]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800552c:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800552e:	4a4e      	ldr	r2, [pc, #312]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005534:	4a4c      	ldr	r2, [pc, #304]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800553a:	4b4b      	ldr	r3, [pc, #300]	@ (8005668 <SAIx_In_Init+0x15c>)
 800553c:	2200      	movs	r2, #0
 800553e:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005540:	4b49      	ldr	r3, [pc, #292]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005542:	2200      	movs	r2, #0
 8005544:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005546:	4b48      	ldr	r3, [pc, #288]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005548:	2280      	movs	r2, #128	@ 0x80
 800554a:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800554c:	4b46      	ldr	r3, [pc, #280]	@ (8005668 <SAIx_In_Init+0x15c>)
 800554e:	2200      	movs	r2, #0
 8005550:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005552:	4b45      	ldr	r3, [pc, #276]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005554:	2201      	movs	r2, #1
 8005556:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005558:	4b43      	ldr	r3, [pc, #268]	@ (8005668 <SAIx_In_Init+0x15c>)
 800555a:	2200      	movs	r2, #0
 800555c:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800555e:	4b42      	ldr	r3, [pc, #264]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005560:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005564:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005566:	4b40      	ldr	r3, [pc, #256]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005568:	2201      	movs	r2, #1
 800556a:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 800556c:	4b3e      	ldr	r3, [pc, #248]	@ (8005668 <SAIx_In_Init+0x15c>)
 800556e:	2240      	movs	r2, #64	@ 0x40
 8005570:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8005572:	4b3d      	ldr	r3, [pc, #244]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005574:	2220      	movs	r2, #32
 8005576:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005578:	4b3b      	ldr	r3, [pc, #236]	@ (8005668 <SAIx_In_Init+0x15c>)
 800557a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800557e:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005580:	4b39      	ldr	r3, [pc, #228]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005582:	2200      	movs	r2, #0
 8005584:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005586:	4b38      	ldr	r3, [pc, #224]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005588:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800558c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800558e:	4b36      	ldr	r3, [pc, #216]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005590:	2200      	movs	r2, #0
 8005592:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005594:	4b34      	ldr	r3, [pc, #208]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005596:	2200      	movs	r2, #0
 8005598:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800559a:	4b33      	ldr	r3, [pc, #204]	@ (8005668 <SAIx_In_Init+0x15c>)
 800559c:	2204      	movs	r2, #4
 800559e:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 80055a0:	4a31      	ldr	r2, [pc, #196]	@ (8005668 <SAIx_In_Init+0x15c>)
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80055a6:	4830      	ldr	r0, [pc, #192]	@ (8005668 <SAIx_In_Init+0x15c>)
 80055a8:	f007 fe86 	bl	800d2b8 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80055ac:	4b30      	ldr	r3, [pc, #192]	@ (8005670 <SAIx_In_Init+0x164>)
 80055ae:	4a31      	ldr	r2, [pc, #196]	@ (8005674 <SAIx_In_Init+0x168>)
 80055b0:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80055b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005670 <SAIx_In_Init+0x164>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	4b2d      	ldr	r3, [pc, #180]	@ (8005670 <SAIx_In_Init+0x164>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80055c0:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80055c2:	4a2b      	ldr	r2, [pc, #172]	@ (8005670 <SAIx_In_Init+0x164>)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80055c8:	4b29      	ldr	r3, [pc, #164]	@ (8005670 <SAIx_In_Init+0x164>)
 80055ca:	2203      	movs	r2, #3
 80055cc:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80055ce:	4b28      	ldr	r3, [pc, #160]	@ (8005670 <SAIx_In_Init+0x164>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80055d4:	4b26      	ldr	r3, [pc, #152]	@ (8005670 <SAIx_In_Init+0x164>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 80055da:	4b25      	ldr	r3, [pc, #148]	@ (8005670 <SAIx_In_Init+0x164>)
 80055dc:	2280      	movs	r2, #128	@ 0x80
 80055de:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80055e0:	4b23      	ldr	r3, [pc, #140]	@ (8005670 <SAIx_In_Init+0x164>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80055e6:	4b22      	ldr	r3, [pc, #136]	@ (8005670 <SAIx_In_Init+0x164>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 80055ec:	4b20      	ldr	r3, [pc, #128]	@ (8005670 <SAIx_In_Init+0x164>)
 80055ee:	2201      	movs	r2, #1
 80055f0:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80055f2:	4b1f      	ldr	r3, [pc, #124]	@ (8005670 <SAIx_In_Init+0x164>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80055f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005670 <SAIx_In_Init+0x164>)
 80055fa:	2201      	movs	r2, #1
 80055fc:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 80055fe:	4b1c      	ldr	r3, [pc, #112]	@ (8005670 <SAIx_In_Init+0x164>)
 8005600:	2240      	movs	r2, #64	@ 0x40
 8005602:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005604:	4b1a      	ldr	r3, [pc, #104]	@ (8005670 <SAIx_In_Init+0x164>)
 8005606:	2220      	movs	r2, #32
 8005608:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800560a:	4b19      	ldr	r3, [pc, #100]	@ (8005670 <SAIx_In_Init+0x164>)
 800560c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005610:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005612:	4b17      	ldr	r3, [pc, #92]	@ (8005670 <SAIx_In_Init+0x164>)
 8005614:	2200      	movs	r2, #0
 8005616:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005618:	4b15      	ldr	r3, [pc, #84]	@ (8005670 <SAIx_In_Init+0x164>)
 800561a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800561e:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8005620:	4b13      	ldr	r3, [pc, #76]	@ (8005670 <SAIx_In_Init+0x164>)
 8005622:	2200      	movs	r2, #0
 8005624:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005626:	4b12      	ldr	r3, [pc, #72]	@ (8005670 <SAIx_In_Init+0x164>)
 8005628:	2200      	movs	r2, #0
 800562a:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 800562c:	4b10      	ldr	r3, [pc, #64]	@ (8005670 <SAIx_In_Init+0x164>)
 800562e:	2204      	movs	r2, #4
 8005630:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8005632:	4a0f      	ldr	r2, [pc, #60]	@ (8005670 <SAIx_In_Init+0x164>)
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8005638:	480d      	ldr	r0, [pc, #52]	@ (8005670 <SAIx_In_Init+0x164>)
 800563a:	f007 fe3d 	bl	800d2b8 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800563e:	4b0a      	ldr	r3, [pc, #40]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	4b08      	ldr	r3, [pc, #32]	@ (8005668 <SAIx_In_Init+0x15c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800564c:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 800564e:	4b08      	ldr	r3, [pc, #32]	@ (8005670 <SAIx_In_Init+0x164>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	4b06      	ldr	r3, [pc, #24]	@ (8005670 <SAIx_In_Init+0x164>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800565c:	601a      	str	r2, [r3, #0]
}
 800565e:	bf00      	nop
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	2001385c 	.word	0x2001385c
 800566c:	40015c04 	.word	0x40015c04
 8005670:	200138e0 	.word	0x200138e0
 8005674:	40015c24 	.word	0x40015c24

08005678 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800567c:	4b07      	ldr	r3, [pc, #28]	@ (800569c <SAIx_In_DeInit+0x24>)
 800567e:	4a08      	ldr	r2, [pc, #32]	@ (80056a0 <SAIx_In_DeInit+0x28>)
 8005680:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005682:	4b06      	ldr	r3, [pc, #24]	@ (800569c <SAIx_In_DeInit+0x24>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	4b04      	ldr	r3, [pc, #16]	@ (800569c <SAIx_In_DeInit+0x24>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005690:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8005692:	4802      	ldr	r0, [pc, #8]	@ (800569c <SAIx_In_DeInit+0x24>)
 8005694:	f007 ff8e 	bl	800d5b4 <HAL_SAI_DeInit>
}
 8005698:	bf00      	nop
 800569a:	bd80      	pop	{r7, pc}
 800569c:	200138e0 	.word	0x200138e0
 80056a0:	40015c24 	.word	0x40015c24

080056a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056a8:	2003      	movs	r0, #3
 80056aa:	f000 fb92 	bl	8005dd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056ae:	2000      	movs	r0, #0
 80056b0:	f7fd fdcc 	bl	800324c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056b4:	f7fc fc22 	bl	8001efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	bd80      	pop	{r7, pc}
	...

080056c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056c0:	b480      	push	{r7}
 80056c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056c4:	4b06      	ldr	r3, [pc, #24]	@ (80056e0 <HAL_IncTick+0x20>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	461a      	mov	r2, r3
 80056ca:	4b06      	ldr	r3, [pc, #24]	@ (80056e4 <HAL_IncTick+0x24>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4413      	add	r3, r2
 80056d0:	4a04      	ldr	r2, [pc, #16]	@ (80056e4 <HAL_IncTick+0x24>)
 80056d2:	6013      	str	r3, [r2, #0]
}
 80056d4:	bf00      	nop
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	2001203c 	.word	0x2001203c
 80056e4:	20013a24 	.word	0x20013a24

080056e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  return uwTick;
 80056ec:	4b03      	ldr	r3, [pc, #12]	@ (80056fc <HAL_GetTick+0x14>)
 80056ee:	681b      	ldr	r3, [r3, #0]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	20013a24 	.word	0x20013a24

08005700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005708:	f7ff ffee 	bl	80056e8 <HAL_GetTick>
 800570c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005718:	d005      	beq.n	8005726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800571a:	4b0a      	ldr	r3, [pc, #40]	@ (8005744 <HAL_Delay+0x44>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4413      	add	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005726:	bf00      	nop
 8005728:	f7ff ffde 	bl	80056e8 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	429a      	cmp	r2, r3
 8005736:	d8f7      	bhi.n	8005728 <HAL_Delay+0x28>
  {
  }
}
 8005738:	bf00      	nop
 800573a:	bf00      	nop
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	2001203c 	.word	0x2001203c

08005748 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005750:	2300      	movs	r3, #0
 8005752:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e031      	b.n	80057c2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	d109      	bne.n	800577a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fc fbf0 	bl	8001f4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	f003 0310 	and.w	r3, r3, #16
 8005782:	2b00      	cmp	r3, #0
 8005784:	d116      	bne.n	80057b4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800578a:	4b10      	ldr	r3, [pc, #64]	@ (80057cc <HAL_ADC_Init+0x84>)
 800578c:	4013      	ands	r3, r2
 800578e:	f043 0202 	orr.w	r2, r3, #2
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f974 	bl	8005a84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	f023 0303 	bic.w	r3, r3, #3
 80057aa:	f043 0201 	orr.w	r2, r3, #1
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80057b2:	e001      	b.n	80057b8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	ffffeefd 	.word	0xffffeefd

080057d0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <HAL_ADC_ConfigChannel+0x1c>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e13a      	b.n	8005a62 <HAL_ADC_ConfigChannel+0x292>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b09      	cmp	r3, #9
 80057fa:	d93a      	bls.n	8005872 <HAL_ADC_ConfigChannel+0xa2>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005804:	d035      	beq.n	8005872 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68d9      	ldr	r1, [r3, #12]
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	461a      	mov	r2, r3
 8005814:	4613      	mov	r3, r2
 8005816:	005b      	lsls	r3, r3, #1
 8005818:	4413      	add	r3, r2
 800581a:	3b1e      	subs	r3, #30
 800581c:	2207      	movs	r2, #7
 800581e:	fa02 f303 	lsl.w	r3, r2, r3
 8005822:	43da      	mvns	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	400a      	ands	r2, r1
 800582a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a8f      	ldr	r2, [pc, #572]	@ (8005a70 <HAL_ADC_ConfigChannel+0x2a0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d10a      	bne.n	800584c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68d9      	ldr	r1, [r3, #12]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	061a      	lsls	r2, r3, #24
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800584a:	e039      	b.n	80058c0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68d9      	ldr	r1, [r3, #12]
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	b29b      	uxth	r3, r3
 800585c:	4618      	mov	r0, r3
 800585e:	4603      	mov	r3, r0
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	4403      	add	r3, r0
 8005864:	3b1e      	subs	r3, #30
 8005866:	409a      	lsls	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005870:	e026      	b.n	80058c0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6919      	ldr	r1, [r3, #16]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	b29b      	uxth	r3, r3
 800587e:	461a      	mov	r2, r3
 8005880:	4613      	mov	r3, r2
 8005882:	005b      	lsls	r3, r3, #1
 8005884:	4413      	add	r3, r2
 8005886:	f003 031f 	and.w	r3, r3, #31
 800588a:	2207      	movs	r2, #7
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	43da      	mvns	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	400a      	ands	r2, r1
 8005898:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6919      	ldr	r1, [r3, #16]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	689a      	ldr	r2, [r3, #8]
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	4618      	mov	r0, r3
 80058ac:	4603      	mov	r3, r0
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	4403      	add	r3, r0
 80058b2:	f003 031f 	and.w	r3, r3, #31
 80058b6:	409a      	lsls	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	2b06      	cmp	r3, #6
 80058c6:	d824      	bhi.n	8005912 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	4613      	mov	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4413      	add	r3, r2
 80058d8:	3b05      	subs	r3, #5
 80058da:	221f      	movs	r2, #31
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	43da      	mvns	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	400a      	ands	r2, r1
 80058e8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	4618      	mov	r0, r3
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	4413      	add	r3, r2
 8005902:	3b05      	subs	r3, #5
 8005904:	fa00 f203 	lsl.w	r2, r0, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	430a      	orrs	r2, r1
 800590e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005910:	e04c      	b.n	80059ac <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b0c      	cmp	r3, #12
 8005918:	d824      	bhi.n	8005964 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	3b23      	subs	r3, #35	@ 0x23
 800592c:	221f      	movs	r2, #31
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43da      	mvns	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	400a      	ands	r2, r1
 800593a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	b29b      	uxth	r3, r3
 8005948:	4618      	mov	r0, r3
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	3b23      	subs	r3, #35	@ 0x23
 8005956:	fa00 f203 	lsl.w	r2, r0, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	631a      	str	r2, [r3, #48]	@ 0x30
 8005962:	e023      	b.n	80059ac <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	3b41      	subs	r3, #65	@ 0x41
 8005976:	221f      	movs	r2, #31
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43da      	mvns	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	400a      	ands	r2, r1
 8005984:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	b29b      	uxth	r3, r3
 8005992:	4618      	mov	r0, r3
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	4613      	mov	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	3b41      	subs	r3, #65	@ 0x41
 80059a0:	fa00 f203 	lsl.w	r2, r0, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a30      	ldr	r2, [pc, #192]	@ (8005a74 <HAL_ADC_ConfigChannel+0x2a4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d10a      	bne.n	80059cc <HAL_ADC_ConfigChannel+0x1fc>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059be:	d105      	bne.n	80059cc <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80059c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059c6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80059ca:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a28      	ldr	r2, [pc, #160]	@ (8005a74 <HAL_ADC_ConfigChannel+0x2a4>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d10f      	bne.n	80059f6 <HAL_ADC_ConfigChannel+0x226>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b12      	cmp	r3, #18
 80059dc:	d10b      	bne.n	80059f6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80059de:	4b26      	ldr	r3, [pc, #152]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	4a25      	ldr	r2, [pc, #148]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80059e8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80059ea:	4b23      	ldr	r3, [pc, #140]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	4a22      	ldr	r2, [pc, #136]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 80059f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059f4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005a74 <HAL_ADC_ConfigChannel+0x2a4>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d12b      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x288>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a1a      	ldr	r2, [pc, #104]	@ (8005a70 <HAL_ADC_ConfigChannel+0x2a0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d003      	beq.n	8005a12 <HAL_ADC_ConfigChannel+0x242>
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b11      	cmp	r3, #17
 8005a10:	d122      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005a12:	4b19      	ldr	r3, [pc, #100]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	4a18      	ldr	r2, [pc, #96]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 8005a18:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005a1c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005a1e:	4b16      	ldr	r3, [pc, #88]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	4a15      	ldr	r2, [pc, #84]	@ (8005a78 <HAL_ADC_ConfigChannel+0x2a8>)
 8005a24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a28:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a10      	ldr	r2, [pc, #64]	@ (8005a70 <HAL_ADC_ConfigChannel+0x2a0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d111      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005a34:	4b11      	ldr	r3, [pc, #68]	@ (8005a7c <HAL_ADC_ConfigChannel+0x2ac>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a11      	ldr	r2, [pc, #68]	@ (8005a80 <HAL_ADC_ConfigChannel+0x2b0>)
 8005a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3e:	0c9a      	lsrs	r2, r3, #18
 8005a40:	4613      	mov	r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	4413      	add	r3, r2
 8005a46:	005b      	lsls	r3, r3, #1
 8005a48:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005a4a:	e002      	b.n	8005a52 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1f9      	bne.n	8005a4c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	10000012 	.word	0x10000012
 8005a74:	40012000 	.word	0x40012000
 8005a78:	40012300 	.word	0x40012300
 8005a7c:	20012000 	.word	0x20012000
 8005a80:	431bde83 	.word	0x431bde83

08005a84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005a8c:	4b78      	ldr	r3, [pc, #480]	@ (8005c70 <ADC_Init+0x1ec>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	4a77      	ldr	r2, [pc, #476]	@ (8005c70 <ADC_Init+0x1ec>)
 8005a92:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005a96:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005a98:	4b75      	ldr	r3, [pc, #468]	@ (8005c70 <ADC_Init+0x1ec>)
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	4973      	ldr	r1, [pc, #460]	@ (8005c70 <ADC_Init+0x1ec>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ab4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	021a      	lsls	r2, r3, #8
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685a      	ldr	r2, [r3, #4]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005ad8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6859      	ldr	r1, [r3, #4]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689a      	ldr	r2, [r3, #8]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005afa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6899      	ldr	r1, [r3, #8]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b12:	4a58      	ldr	r2, [pc, #352]	@ (8005c74 <ADC_Init+0x1f0>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d022      	beq.n	8005b5e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6899      	ldr	r1, [r3, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	689a      	ldr	r2, [r3, #8]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6899      	ldr	r1, [r3, #8]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	609a      	str	r2, [r3, #8]
 8005b5c:	e00f      	b.n	8005b7e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b7c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 0202 	bic.w	r2, r2, #2
 8005b8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6899      	ldr	r1, [r3, #8]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	005a      	lsls	r2, r3, #1
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01b      	beq.n	8005be4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005bca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6859      	ldr	r1, [r3, #4]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	035a      	lsls	r2, r3, #13
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	430a      	orrs	r2, r1
 8005be0:	605a      	str	r2, [r3, #4]
 8005be2:	e007      	b.n	8005bf4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bf2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005c02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	051a      	lsls	r2, r3, #20
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005c28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6899      	ldr	r1, [r3, #8]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c36:	025a      	lsls	r2, r3, #9
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6899      	ldr	r1, [r3, #8]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	029a      	lsls	r2, r3, #10
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	609a      	str	r2, [r3, #8]
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	40012300 	.word	0x40012300
 8005c74:	0f000001 	.word	0x0f000001

08005c78 <__NVIC_SetPriorityGrouping>:
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f003 0307 	and.w	r3, r3, #7
 8005c86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c88:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb8 <__NVIC_SetPriorityGrouping+0x40>)
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c94:	4013      	ands	r3, r2
 8005c96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005ca0:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <__NVIC_SetPriorityGrouping+0x44>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ca6:	4a04      	ldr	r2, [pc, #16]	@ (8005cb8 <__NVIC_SetPriorityGrouping+0x40>)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	60d3      	str	r3, [r2, #12]
}
 8005cac:	bf00      	nop
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	e000ed00 	.word	0xe000ed00
 8005cbc:	05fa0000 	.word	0x05fa0000

08005cc0 <__NVIC_GetPriorityGrouping>:
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cc4:	4b04      	ldr	r3, [pc, #16]	@ (8005cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	0a1b      	lsrs	r3, r3, #8
 8005cca:	f003 0307 	and.w	r3, r3, #7
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	e000ed00 	.word	0xe000ed00

08005cdc <__NVIC_EnableIRQ>:
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	db0b      	blt.n	8005d06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	f003 021f 	and.w	r2, r3, #31
 8005cf4:	4907      	ldr	r1, [pc, #28]	@ (8005d14 <__NVIC_EnableIRQ+0x38>)
 8005cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	2001      	movs	r0, #1
 8005cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8005d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d06:	bf00      	nop
 8005d08:	370c      	adds	r7, #12
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	e000e100 	.word	0xe000e100

08005d18 <__NVIC_SetPriority>:
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	6039      	str	r1, [r7, #0]
 8005d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	db0a      	blt.n	8005d42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	490c      	ldr	r1, [pc, #48]	@ (8005d64 <__NVIC_SetPriority+0x4c>)
 8005d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d36:	0112      	lsls	r2, r2, #4
 8005d38:	b2d2      	uxtb	r2, r2
 8005d3a:	440b      	add	r3, r1
 8005d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005d40:	e00a      	b.n	8005d58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	4908      	ldr	r1, [pc, #32]	@ (8005d68 <__NVIC_SetPriority+0x50>)
 8005d48:	79fb      	ldrb	r3, [r7, #7]
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	3b04      	subs	r3, #4
 8005d50:	0112      	lsls	r2, r2, #4
 8005d52:	b2d2      	uxtb	r2, r2
 8005d54:	440b      	add	r3, r1
 8005d56:	761a      	strb	r2, [r3, #24]
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr
 8005d64:	e000e100 	.word	0xe000e100
 8005d68:	e000ed00 	.word	0xe000ed00

08005d6c <NVIC_EncodePriority>:
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b089      	sub	sp, #36	@ 0x24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	f1c3 0307 	rsb	r3, r3, #7
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	bf28      	it	cs
 8005d8a:	2304      	movcs	r3, #4
 8005d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	3304      	adds	r3, #4
 8005d92:	2b06      	cmp	r3, #6
 8005d94:	d902      	bls.n	8005d9c <NVIC_EncodePriority+0x30>
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	3b03      	subs	r3, #3
 8005d9a:	e000      	b.n	8005d9e <NVIC_EncodePriority+0x32>
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	43da      	mvns	r2, r3
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	401a      	ands	r2, r3
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005db4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	fa01 f303 	lsl.w	r3, r1, r3
 8005dbe:	43d9      	mvns	r1, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dc4:	4313      	orrs	r3, r2
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3724      	adds	r7, #36	@ 0x24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr

08005dd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b082      	sub	sp, #8
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7ff ff4c 	bl	8005c78 <__NVIC_SetPriorityGrouping>
}
 8005de0:	bf00      	nop
 8005de2:	3708      	adds	r7, #8
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	4603      	mov	r3, r0
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]
 8005df4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005df6:	2300      	movs	r3, #0
 8005df8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005dfa:	f7ff ff61 	bl	8005cc0 <__NVIC_GetPriorityGrouping>
 8005dfe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	68b9      	ldr	r1, [r7, #8]
 8005e04:	6978      	ldr	r0, [r7, #20]
 8005e06:	f7ff ffb1 	bl	8005d6c <NVIC_EncodePriority>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e10:	4611      	mov	r1, r2
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7ff ff80 	bl	8005d18 <__NVIC_SetPriority>
}
 8005e18:	bf00      	nop
 8005e1a:	3718      	adds	r7, #24
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	4603      	mov	r3, r0
 8005e28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7ff ff54 	bl	8005cdc <__NVIC_EnableIRQ>
}
 8005e34:	bf00      	nop
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005e40:	f3bf 8f5f 	dmb	sy
}
 8005e44:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005e46:	4b07      	ldr	r3, [pc, #28]	@ (8005e64 <HAL_MPU_Disable+0x28>)
 8005e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4a:	4a06      	ldr	r2, [pc, #24]	@ (8005e64 <HAL_MPU_Disable+0x28>)
 8005e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e50:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005e52:	4b05      	ldr	r3, [pc, #20]	@ (8005e68 <HAL_MPU_Disable+0x2c>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	605a      	str	r2, [r3, #4]
}
 8005e58:	bf00      	nop
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	e000ed00 	.word	0xe000ed00
 8005e68:	e000ed90 	.word	0xe000ed90

08005e6c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005e74:	4a0b      	ldr	r2, [pc, #44]	@ (8005ea4 <HAL_MPU_Enable+0x38>)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea8 <HAL_MPU_Enable+0x3c>)
 8005e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e82:	4a09      	ldr	r2, [pc, #36]	@ (8005ea8 <HAL_MPU_Enable+0x3c>)
 8005e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e88:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005e8a:	f3bf 8f4f 	dsb	sy
}
 8005e8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005e90:	f3bf 8f6f 	isb	sy
}
 8005e94:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	e000ed90 	.word	0xe000ed90
 8005ea8:	e000ed00 	.word	0xe000ed00

08005eac <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	785a      	ldrb	r2, [r3, #1]
 8005eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f28 <HAL_MPU_ConfigRegion+0x7c>)
 8005eba:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8005f28 <HAL_MPU_ConfigRegion+0x7c>)
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	4a19      	ldr	r2, [pc, #100]	@ (8005f28 <HAL_MPU_ConfigRegion+0x7c>)
 8005ec2:	f023 0301 	bic.w	r3, r3, #1
 8005ec6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005ec8:	4a17      	ldr	r2, [pc, #92]	@ (8005f28 <HAL_MPU_ConfigRegion+0x7c>)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	7b1b      	ldrb	r3, [r3, #12]
 8005ed4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	7adb      	ldrb	r3, [r3, #11]
 8005eda:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005edc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	7a9b      	ldrb	r3, [r3, #10]
 8005ee2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005ee4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	7b5b      	ldrb	r3, [r3, #13]
 8005eea:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005eec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	7b9b      	ldrb	r3, [r3, #14]
 8005ef2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005ef4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	7bdb      	ldrb	r3, [r3, #15]
 8005efa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005efc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	7a5b      	ldrb	r3, [r3, #9]
 8005f02:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005f04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	7a1b      	ldrb	r3, [r3, #8]
 8005f0a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005f0c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	7812      	ldrb	r2, [r2, #0]
 8005f12:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f14:	4a04      	ldr	r2, [pc, #16]	@ (8005f28 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005f16:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f18:	6113      	str	r3, [r2, #16]
}
 8005f1a:	bf00      	nop
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	e000ed90 	.word	0xe000ed90

08005f2c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e054      	b.n	8005fe8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	7f5b      	ldrb	r3, [r3, #29]
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d105      	bne.n	8005f54 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fc f856 	bl	8002000 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	791b      	ldrb	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10c      	bne.n	8005f7c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a22      	ldr	r2, [pc, #136]	@ (8005ff0 <HAL_CRC_Init+0xc4>)
 8005f68:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f022 0218 	bic.w	r2, r2, #24
 8005f78:	609a      	str	r2, [r3, #8]
 8005f7a:	e00c      	b.n	8005f96 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6899      	ldr	r1, [r3, #8]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	461a      	mov	r2, r3
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 f834 	bl	8005ff4 <HAL_CRCEx_Polynomial_Set>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d001      	beq.n	8005f96 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e028      	b.n	8005fe8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	795b      	ldrb	r3, [r3, #5]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d105      	bne.n	8005faa <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fa6:	611a      	str	r2, [r3, #16]
 8005fa8:	e004      	b.n	8005fb4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	6912      	ldr	r2, [r2, #16]
 8005fb2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	699a      	ldr	r2, [r3, #24]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3708      	adds	r7, #8
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	04c11db7 	.word	0x04c11db7

08005ff4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006000:	2300      	movs	r3, #0
 8006002:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006004:	231f      	movs	r3, #31
 8006006:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d102      	bne.n	8006018 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	75fb      	strb	r3, [r7, #23]
 8006016:	e063      	b.n	80060e0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006018:	bf00      	nop
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	1e5a      	subs	r2, r3, #1
 800601e:	613a      	str	r2, [r7, #16]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d009      	beq.n	8006038 <HAL_CRCEx_Polynomial_Set+0x44>
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f003 031f 	and.w	r3, r3, #31
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	fa22 f303 	lsr.w	r3, r2, r3
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0f0      	beq.n	800601a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b18      	cmp	r3, #24
 800603c:	d846      	bhi.n	80060cc <HAL_CRCEx_Polynomial_Set+0xd8>
 800603e:	a201      	add	r2, pc, #4	@ (adr r2, 8006044 <HAL_CRCEx_Polynomial_Set+0x50>)
 8006040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006044:	080060d3 	.word	0x080060d3
 8006048:	080060cd 	.word	0x080060cd
 800604c:	080060cd 	.word	0x080060cd
 8006050:	080060cd 	.word	0x080060cd
 8006054:	080060cd 	.word	0x080060cd
 8006058:	080060cd 	.word	0x080060cd
 800605c:	080060cd 	.word	0x080060cd
 8006060:	080060cd 	.word	0x080060cd
 8006064:	080060c1 	.word	0x080060c1
 8006068:	080060cd 	.word	0x080060cd
 800606c:	080060cd 	.word	0x080060cd
 8006070:	080060cd 	.word	0x080060cd
 8006074:	080060cd 	.word	0x080060cd
 8006078:	080060cd 	.word	0x080060cd
 800607c:	080060cd 	.word	0x080060cd
 8006080:	080060cd 	.word	0x080060cd
 8006084:	080060b5 	.word	0x080060b5
 8006088:	080060cd 	.word	0x080060cd
 800608c:	080060cd 	.word	0x080060cd
 8006090:	080060cd 	.word	0x080060cd
 8006094:	080060cd 	.word	0x080060cd
 8006098:	080060cd 	.word	0x080060cd
 800609c:	080060cd 	.word	0x080060cd
 80060a0:	080060cd 	.word	0x080060cd
 80060a4:	080060a9 	.word	0x080060a9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2b06      	cmp	r3, #6
 80060ac:	d913      	bls.n	80060d6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80060b2:	e010      	b.n	80060d6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	2b07      	cmp	r3, #7
 80060b8:	d90f      	bls.n	80060da <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80060be:	e00c      	b.n	80060da <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	2b0f      	cmp	r3, #15
 80060c4:	d90b      	bls.n	80060de <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80060ca:	e008      	b.n	80060de <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	75fb      	strb	r3, [r7, #23]
        break;
 80060d0:	e006      	b.n	80060e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80060d2:	bf00      	nop
 80060d4:	e004      	b.n	80060e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80060d6:	bf00      	nop
 80060d8:	e002      	b.n	80060e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80060da:	bf00      	nop
 80060dc:	e000      	b.n	80060e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80060de:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80060e0:	7dfb      	ldrb	r3, [r7, #23]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10d      	bne.n	8006102 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	f023 0118 	bic.w	r1, r3, #24
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	430a      	orrs	r2, r1
 8006100:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006102:	7dfb      	ldrb	r3, [r7, #23]
}
 8006104:	4618      	mov	r0, r3
 8006106:	371c      	adds	r7, #28
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e069      	b.n	80061f6 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d102      	bne.n	8006134 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f7fb ff86 	bl	8002040 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d002      	beq.n	800614a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6819      	ldr	r1, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	4b2a      	ldr	r3, [pc, #168]	@ (8006200 <HAL_DCMI_Init+0xf0>)
 8006156:	400b      	ands	r3, r1
 8006158:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6819      	ldr	r1, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800616e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800617a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006186:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006192:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800619e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	430a      	orrs	r2, r1
 80061a6:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	2b10      	cmp	r3, #16
 80061ae:	d112      	bne.n	80061d6 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	7f1b      	ldrb	r3, [r3, #28]
 80061b4:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	7f5b      	ldrb	r3, [r3, #29]
 80061ba:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80061bc:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	7f9b      	ldrb	r3, [r3, #30]
 80061c2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80061c4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	7fdb      	ldrb	r3, [r3, #31]
 80061cc:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80061d2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80061d4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68da      	ldr	r2, [r3, #12]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f042 021e 	orr.w	r2, r2, #30
 80061e4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3708      	adds	r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	ffe0f007 	.word	0xffe0f007

08006204 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006210:	f7ff fa6a 	bl	80056e8 <HAL_GetTick>
 8006214:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d101      	bne.n	8006220 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e099      	b.n	8006354 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 0201 	bic.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006240:	e00f      	b.n	8006262 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006242:	f7ff fa51 	bl	80056e8 <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b05      	cmp	r3, #5
 800624e:	d908      	bls.n	8006262 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2220      	movs	r2, #32
 8006254:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2203      	movs	r2, #3
 800625a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e078      	b.n	8006354 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d1e8      	bne.n	8006242 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	4b38      	ldr	r3, [pc, #224]	@ (800635c <HAL_DMA_Init+0x158>)
 800627c:	4013      	ands	r3, r2
 800627e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800628e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800629a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b8:	2b04      	cmp	r3, #4
 80062ba:	d107      	bne.n	80062cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c4:	4313      	orrs	r3, r2
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	f023 0307 	bic.w	r3, r3, #7
 80062e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f2:	2b04      	cmp	r3, #4
 80062f4:	d117      	bne.n	8006326 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00e      	beq.n	8006326 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fae1 	bl	80068d0 <DMA_CheckFifoParam>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d008      	beq.n	8006326 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2240      	movs	r2, #64	@ 0x40
 8006318:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006322:	2301      	movs	r3, #1
 8006324:	e016      	b.n	8006354 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fa98 	bl	8006864 <DMA_CalcBaseAndBitshift>
 8006334:	4603      	mov	r3, r0
 8006336:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800633c:	223f      	movs	r2, #63	@ 0x3f
 800633e:	409a      	lsls	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	f010803f 	.word	0xf010803f

08006360 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d101      	bne.n	8006372 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e050      	b.n	8006414 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d101      	bne.n	8006382 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800637e:	2302      	movs	r3, #2
 8006380:	e048      	b.n	8006414 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0201 	bic.w	r2, r2, #1
 8006390:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2200      	movs	r2, #0
 8006398:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2200      	movs	r2, #0
 80063a0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2200      	movs	r2, #0
 80063a8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2200      	movs	r2, #0
 80063b0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2200      	movs	r2, #0
 80063b8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2221      	movs	r2, #33	@ 0x21
 80063c0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fa4e 	bl	8006864 <DMA_CalcBaseAndBitshift>
 80063c8:	4603      	mov	r3, r0
 80063ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d0:	223f      	movs	r2, #63	@ 0x3f
 80063d2:	409a      	lsls	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
 8006428:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006432:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800643a:	2b01      	cmp	r3, #1
 800643c:	d101      	bne.n	8006442 <HAL_DMA_Start_IT+0x26>
 800643e:	2302      	movs	r3, #2
 8006440:	e048      	b.n	80064d4 <HAL_DMA_Start_IT+0xb8>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b01      	cmp	r3, #1
 8006454:	d137      	bne.n	80064c6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2202      	movs	r2, #2
 800645a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	68b9      	ldr	r1, [r7, #8]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 f9cc 	bl	8006808 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006474:	223f      	movs	r2, #63	@ 0x3f
 8006476:	409a      	lsls	r2, r3
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f042 0216 	orr.w	r2, r2, #22
 800648a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	695a      	ldr	r2, [r3, #20]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800649a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d007      	beq.n	80064b4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0208 	orr.w	r2, r2, #8
 80064b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	e005      	b.n	80064d2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80064ce:	2302      	movs	r3, #2
 80064d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80064d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3718      	adds	r7, #24
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80064e8:	4b8e      	ldr	r3, [pc, #568]	@ (8006724 <HAL_DMA_IRQHandler+0x248>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a8e      	ldr	r2, [pc, #568]	@ (8006728 <HAL_DMA_IRQHandler+0x24c>)
 80064ee:	fba2 2303 	umull	r2, r3, r2, r3
 80064f2:	0a9b      	lsrs	r3, r3, #10
 80064f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006506:	2208      	movs	r2, #8
 8006508:	409a      	lsls	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4013      	ands	r3, r2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d01a      	beq.n	8006548 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d013      	beq.n	8006548 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0204 	bic.w	r2, r2, #4
 800652e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006534:	2208      	movs	r2, #8
 8006536:	409a      	lsls	r2, r3
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006540:	f043 0201 	orr.w	r2, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654c:	2201      	movs	r2, #1
 800654e:	409a      	lsls	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4013      	ands	r3, r2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d012      	beq.n	800657e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00b      	beq.n	800657e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800656a:	2201      	movs	r2, #1
 800656c:	409a      	lsls	r2, r3
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006576:	f043 0202 	orr.w	r2, r3, #2
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006582:	2204      	movs	r2, #4
 8006584:	409a      	lsls	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4013      	ands	r3, r2
 800658a:	2b00      	cmp	r3, #0
 800658c:	d012      	beq.n	80065b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065a0:	2204      	movs	r2, #4
 80065a2:	409a      	lsls	r2, r3
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ac:	f043 0204 	orr.w	r2, r3, #4
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b8:	2210      	movs	r2, #16
 80065ba:	409a      	lsls	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4013      	ands	r3, r2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d043      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d03c      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d6:	2210      	movs	r2, #16
 80065d8:	409a      	lsls	r2, r3
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d018      	beq.n	800661e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d108      	bne.n	800660c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d024      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
 800660a:	e01f      	b.n	800664c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006610:	2b00      	cmp	r3, #0
 8006612:	d01b      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
 800661c:	e016      	b.n	800664c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006628:	2b00      	cmp	r3, #0
 800662a:	d107      	bne.n	800663c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0208 	bic.w	r2, r2, #8
 800663a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006650:	2220      	movs	r2, #32
 8006652:	409a      	lsls	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4013      	ands	r3, r2
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 808f 	beq.w	800677c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0310 	and.w	r3, r3, #16
 8006668:	2b00      	cmp	r3, #0
 800666a:	f000 8087 	beq.w	800677c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006672:	2220      	movs	r2, #32
 8006674:	409a      	lsls	r2, r3
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b05      	cmp	r3, #5
 8006684:	d136      	bne.n	80066f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 0216 	bic.w	r2, r2, #22
 8006694:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	695a      	ldr	r2, [r3, #20]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d103      	bne.n	80066b6 <HAL_DMA_IRQHandler+0x1da>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d007      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0208 	bic.w	r2, r2, #8
 80066c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ca:	223f      	movs	r2, #63	@ 0x3f
 80066cc:	409a      	lsls	r2, r3
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d07e      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	4798      	blx	r3
        }
        return;
 80066f2:	e079      	b.n	80067e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01d      	beq.n	800673e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10d      	bne.n	800672c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006714:	2b00      	cmp	r3, #0
 8006716:	d031      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	4798      	blx	r3
 8006720:	e02c      	b.n	800677c <HAL_DMA_IRQHandler+0x2a0>
 8006722:	bf00      	nop
 8006724:	20012000 	.word	0x20012000
 8006728:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006730:	2b00      	cmp	r3, #0
 8006732:	d023      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	4798      	blx	r3
 800673c:	e01e      	b.n	800677c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10f      	bne.n	800676c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0210 	bic.w	r2, r2, #16
 800675a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006780:	2b00      	cmp	r3, #0
 8006782:	d032      	beq.n	80067ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d022      	beq.n	80067d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2205      	movs	r2, #5
 8006794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0201 	bic.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	3301      	adds	r3, #1
 80067ac:	60bb      	str	r3, [r7, #8]
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d307      	bcc.n	80067c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1f2      	bne.n	80067a8 <HAL_DMA_IRQHandler+0x2cc>
 80067c2:	e000      	b.n	80067c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80067c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d005      	beq.n	80067ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	4798      	blx	r3
 80067e6:	e000      	b.n	80067ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80067e8:	bf00      	nop
    }
  }
}
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006824:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d108      	bne.n	8006848 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68ba      	ldr	r2, [r7, #8]
 8006844:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006846:	e007      	b.n	8006858 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	60da      	str	r2, [r3, #12]
}
 8006858:	bf00      	nop
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	b2db      	uxtb	r3, r3
 8006872:	3b10      	subs	r3, #16
 8006874:	4a13      	ldr	r2, [pc, #76]	@ (80068c4 <DMA_CalcBaseAndBitshift+0x60>)
 8006876:	fba2 2303 	umull	r2, r3, r2, r3
 800687a:	091b      	lsrs	r3, r3, #4
 800687c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800687e:	4a12      	ldr	r2, [pc, #72]	@ (80068c8 <DMA_CalcBaseAndBitshift+0x64>)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2b03      	cmp	r3, #3
 8006890:	d908      	bls.n	80068a4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	4b0c      	ldr	r3, [pc, #48]	@ (80068cc <DMA_CalcBaseAndBitshift+0x68>)
 800689a:	4013      	ands	r3, r2
 800689c:	1d1a      	adds	r2, r3, #4
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80068a2:	e006      	b.n	80068b2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	461a      	mov	r2, r3
 80068aa:	4b08      	ldr	r3, [pc, #32]	@ (80068cc <DMA_CalcBaseAndBitshift+0x68>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	aaaaaaab 	.word	0xaaaaaaab
 80068c8:	08018450 	.word	0x08018450
 80068cc:	fffffc00 	.word	0xfffffc00

080068d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068d8:	2300      	movs	r3, #0
 80068da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d11f      	bne.n	800692a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	2b03      	cmp	r3, #3
 80068ee:	d856      	bhi.n	800699e <DMA_CheckFifoParam+0xce>
 80068f0:	a201      	add	r2, pc, #4	@ (adr r2, 80068f8 <DMA_CheckFifoParam+0x28>)
 80068f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f6:	bf00      	nop
 80068f8:	08006909 	.word	0x08006909
 80068fc:	0800691b 	.word	0x0800691b
 8006900:	08006909 	.word	0x08006909
 8006904:	0800699f 	.word	0x0800699f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d046      	beq.n	80069a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006918:	e043      	b.n	80069a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006922:	d140      	bne.n	80069a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006928:	e03d      	b.n	80069a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006932:	d121      	bne.n	8006978 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2b03      	cmp	r3, #3
 8006938:	d837      	bhi.n	80069aa <DMA_CheckFifoParam+0xda>
 800693a:	a201      	add	r2, pc, #4	@ (adr r2, 8006940 <DMA_CheckFifoParam+0x70>)
 800693c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006940:	08006951 	.word	0x08006951
 8006944:	08006957 	.word	0x08006957
 8006948:	08006951 	.word	0x08006951
 800694c:	08006969 	.word	0x08006969
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	73fb      	strb	r3, [r7, #15]
      break;
 8006954:	e030      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d025      	beq.n	80069ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006966:	e022      	b.n	80069ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006970:	d11f      	bne.n	80069b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006976:	e01c      	b.n	80069b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b02      	cmp	r3, #2
 800697c:	d903      	bls.n	8006986 <DMA_CheckFifoParam+0xb6>
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	2b03      	cmp	r3, #3
 8006982:	d003      	beq.n	800698c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006984:	e018      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	73fb      	strb	r3, [r7, #15]
      break;
 800698a:	e015      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006994:	2b00      	cmp	r3, #0
 8006996:	d00e      	beq.n	80069b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	73fb      	strb	r3, [r7, #15]
      break;
 800699c:	e00b      	b.n	80069b6 <DMA_CheckFifoParam+0xe6>
      break;
 800699e:	bf00      	nop
 80069a0:	e00a      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;
 80069a2:	bf00      	nop
 80069a4:	e008      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;
 80069a6:	bf00      	nop
 80069a8:	e006      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;
 80069aa:	bf00      	nop
 80069ac:	e004      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;
 80069ae:	bf00      	nop
 80069b0:	e002      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80069b2:	bf00      	nop
 80069b4:	e000      	b.n	80069b8 <DMA_CheckFifoParam+0xe8>
      break;
 80069b6:	bf00      	nop
    }
  } 
  
  return status; 
 80069b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop

080069c8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e039      	b.n	8006a4e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d106      	bne.n	80069f4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7fb fbe4 	bl	80021bc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a18:	f023 0107 	bic.w	r1, r3, #7
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	430a      	orrs	r2, r1
 8006a26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a58 <HAL_DMA2D_Init+0x90>)
 8006a30:	4013      	ands	r3, r2
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	68d1      	ldr	r1, [r2, #12]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6812      	ldr	r2, [r2, #0]
 8006a3a:	430b      	orrs	r3, r1
 8006a3c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3708      	adds	r7, #8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	ffffc000 	.word	0xffffc000

08006a5c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af02      	add	r7, sp, #8
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d101      	bne.n	8006a78 <HAL_DMA2D_Start+0x1c>
 8006a74:	2302      	movs	r3, #2
 8006a76:	e018      	b.n	8006aaa <HAL_DMA2D_Start+0x4e>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	68b9      	ldr	r1, [r7, #8]
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fa98 	bl	8006fc8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0201 	orr.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b086      	sub	sp, #24
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006abc:	2300      	movs	r3, #0
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d056      	beq.n	8006b7c <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ace:	f7fe fe0b 	bl	80056e8 <HAL_GetTick>
 8006ad2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006ad4:	e04b      	b.n	8006b6e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d023      	beq.n	8006b30 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f003 0320 	and.w	r3, r3, #32
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af6:	f043 0202 	orr.w	r2, r3, #2
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d005      	beq.n	8006b14 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b0c:	f043 0201 	orr.w	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2221      	movs	r2, #33	@ 0x21
 8006b1a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2204      	movs	r2, #4
 8006b20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e0a5      	b.n	8006c7c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b36:	d01a      	beq.n	8006b6e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b38:	f7fe fdd6 	bl	80056e8 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d302      	bcc.n	8006b4e <HAL_DMA2D_PollForTransfer+0x9c>
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10f      	bne.n	8006b6e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b52:	f043 0220 	orr.w	r2, r3, #32
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2203      	movs	r2, #3
 8006b5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e086      	b.n	8006c7c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0ac      	beq.n	8006ad6 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d061      	beq.n	8006c62 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b9e:	f7fe fda3 	bl	80056e8 <HAL_GetTick>
 8006ba2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006ba4:	e056      	b.n	8006c54 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d02e      	beq.n	8006c16 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f003 0308 	and.w	r3, r3, #8
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d005      	beq.n	8006bce <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bc6:	f043 0204 	orr.w	r2, r3, #4
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f003 0320 	and.w	r3, r3, #32
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d005      	beq.n	8006be4 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bdc:	f043 0202 	orr.w	r2, r3, #2
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf2:	f043 0201 	orr.w	r2, r3, #1
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2229      	movs	r2, #41	@ 0x29
 8006c00:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2204      	movs	r2, #4
 8006c06:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e032      	b.n	8006c7c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c1c:	d01a      	beq.n	8006c54 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c1e:	f7fe fd63 	bl	80056e8 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d302      	bcc.n	8006c34 <HAL_DMA2D_PollForTransfer+0x182>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d10f      	bne.n	8006c54 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c38:	f043 0220 	orr.w	r2, r3, #32
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2203      	movs	r2, #3
 8006c44:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006c50:	2303      	movs	r3, #3
 8006c52:	e013      	b.n	8006c7c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f003 0310 	and.w	r3, r3, #16
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d0a1      	beq.n	8006ba6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2212      	movs	r2, #18
 8006c68:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3718      	adds	r7, #24
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d026      	beq.n	8006cf4 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d021      	beq.n	8006cf4 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006cbe:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc4:	f043 0201 	orr.w	r2, r3, #1
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2204      	movs	r2, #4
 8006cd8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f003 0320 	and.w	r3, r3, #32
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d026      	beq.n	8006d4c <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d021      	beq.n	8006d4c <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d16:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d24:	f043 0202 	orr.w	r2, r3, #2
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2204      	movs	r2, #4
 8006d30:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f003 0308 	and.w	r3, r3, #8
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d026      	beq.n	8006da4 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d021      	beq.n	8006da4 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d6e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2208      	movs	r2, #8
 8006d76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d7c:	f043 0204 	orr.w	r2, r3, #4
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2204      	movs	r2, #4
 8006d88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d003      	beq.n	8006da4 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f003 0304 	and.w	r3, r3, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d013      	beq.n	8006dd6 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00e      	beq.n	8006dd6 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dc6:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2204      	movs	r2, #4
 8006dce:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 f853 	bl	8006e7c <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f003 0302 	and.w	r3, r3, #2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d024      	beq.n	8006e2a <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d01f      	beq.n	8006e2a <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006df8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f003 0310 	and.w	r3, r3, #16
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d01f      	beq.n	8006e74 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d01a      	beq.n	8006e74 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e4c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2210      	movs	r2, #16
 8006e54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f80e 	bl	8006e90 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006e74:	bf00      	nop
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d101      	bne.n	8006ec4 <HAL_DMA2D_ConfigLayer+0x20>
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	e079      	b.n	8006fb8 <HAL_DMA2D_ConfigLayer+0x114>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2202      	movs	r2, #2
 8006ed0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	011b      	lsls	r3, r3, #4
 8006ed8:	3318      	adds	r3, #24
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	4413      	add	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	685a      	ldr	r2, [r3, #4]
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	041b      	lsls	r3, r3, #16
 8006eea:	4313      	orrs	r3, r2
 8006eec:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006eee:	4b35      	ldr	r3, [pc, #212]	@ (8006fc4 <HAL_DMA2D_ConfigLayer+0x120>)
 8006ef0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	2b0a      	cmp	r3, #10
 8006ef8:	d003      	beq.n	8006f02 <HAL_DMA2D_ConfigLayer+0x5e>
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	2b09      	cmp	r3, #9
 8006f00:	d107      	bne.n	8006f12 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	617b      	str	r3, [r7, #20]
 8006f10:	e005      	b.n	8006f1e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	68db      	ldr	r3, [r3, #12]
 8006f16:	061b      	lsls	r3, r3, #24
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d120      	bne.n	8006f66 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	43db      	mvns	r3, r3
 8006f2e:	ea02 0103 	and.w	r1, r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	693a      	ldr	r2, [r7, #16]
 8006f42:	6812      	ldr	r2, [r2, #0]
 8006f44:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	2b0a      	cmp	r3, #10
 8006f4c:	d003      	beq.n	8006f56 <HAL_DMA2D_ConfigLayer+0xb2>
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2b09      	cmp	r3, #9
 8006f54:	d127      	bne.n	8006fa6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	68da      	ldr	r2, [r3, #12]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006f62:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f64:	e01f      	b.n	8006fa6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69da      	ldr	r2, [r3, #28]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	43db      	mvns	r3, r3
 8006f70:	ea02 0103 	and.w	r1, r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	697a      	ldr	r2, [r7, #20]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	693a      	ldr	r2, [r7, #16]
 8006f84:	6812      	ldr	r2, [r2, #0]
 8006f86:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	2b0a      	cmp	r3, #10
 8006f8e:	d003      	beq.n	8006f98 <HAL_DMA2D_ConfigLayer+0xf4>
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	2b09      	cmp	r3, #9
 8006f96:	d106      	bne.n	8006fa6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	68da      	ldr	r2, [r3, #12]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006fa4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	ff03000f 	.word	0xff03000f

08006fc8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b08b      	sub	sp, #44	@ 0x2c
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fdc:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	041a      	lsls	r2, r3, #16
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe6:	431a      	orrs	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	430a      	orrs	r2, r1
 8006fee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007000:	d174      	bne.n	80070ec <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007008:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007010:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007018:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	b2db      	uxtb	r3, r3
 800701e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d108      	bne.n	800703a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8007028:	69ba      	ldr	r2, [r7, #24]
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	431a      	orrs	r2, r3
 800702e:	6a3b      	ldr	r3, [r7, #32]
 8007030:	4313      	orrs	r3, r2
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	4313      	orrs	r3, r2
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
 8007038:	e053      	b.n	80070e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d106      	bne.n	8007050 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8007042:	69ba      	ldr	r2, [r7, #24]
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	4313      	orrs	r3, r2
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	4313      	orrs	r3, r2
 800704c:	627b      	str	r3, [r7, #36]	@ 0x24
 800704e:	e048      	b.n	80070e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	2b02      	cmp	r3, #2
 8007056:	d111      	bne.n	800707c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	0cdb      	lsrs	r3, r3, #19
 800705c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	0a9b      	lsrs	r3, r3, #10
 8007062:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	08db      	lsrs	r3, r3, #3
 8007068:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	015a      	lsls	r2, r3, #5
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	02db      	lsls	r3, r3, #11
 8007072:	4313      	orrs	r3, r2
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	4313      	orrs	r3, r2
 8007078:	627b      	str	r3, [r7, #36]	@ 0x24
 800707a:	e032      	b.n	80070e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	2b03      	cmp	r3, #3
 8007082:	d117      	bne.n	80070b4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	0fdb      	lsrs	r3, r3, #31
 8007088:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	0cdb      	lsrs	r3, r3, #19
 800708e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	0adb      	lsrs	r3, r3, #11
 8007094:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	08db      	lsrs	r3, r3, #3
 800709a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	029b      	lsls	r3, r3, #10
 80070a4:	431a      	orrs	r2, r3
 80070a6:	6a3b      	ldr	r3, [r7, #32]
 80070a8:	03db      	lsls	r3, r3, #15
 80070aa:	4313      	orrs	r3, r2
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80070b2:	e016      	b.n	80070e2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	0f1b      	lsrs	r3, r3, #28
 80070b8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	0d1b      	lsrs	r3, r3, #20
 80070be:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	0b1b      	lsrs	r3, r3, #12
 80070c4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	091b      	lsrs	r3, r3, #4
 80070ca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	011a      	lsls	r2, r3, #4
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	021b      	lsls	r3, r3, #8
 80070d4:	431a      	orrs	r2, r3
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	031b      	lsls	r3, r3, #12
 80070da:	4313      	orrs	r3, r2
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	4313      	orrs	r3, r2
 80070e0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e8:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80070ea:	e003      	b.n	80070f4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	60da      	str	r2, [r3, #12]
}
 80070f4:	bf00      	nop
 80070f6:	372c      	adds	r7, #44	@ 0x2c
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b084      	sub	sp, #16
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e086      	b.n	8007220 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007118:	2b00      	cmp	r3, #0
 800711a:	d106      	bne.n	800712a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2220      	movs	r2, #32
 8007120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7fb f86f 	bl	8002208 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800712a:	4b3f      	ldr	r3, [pc, #252]	@ (8007228 <HAL_ETH_Init+0x128>)
 800712c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800712e:	4a3e      	ldr	r2, [pc, #248]	@ (8007228 <HAL_ETH_Init+0x128>)
 8007130:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007134:	6453      	str	r3, [r2, #68]	@ 0x44
 8007136:	4b3c      	ldr	r3, [pc, #240]	@ (8007228 <HAL_ETH_Init+0x128>)
 8007138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800713a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800713e:	60bb      	str	r3, [r7, #8]
 8007140:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007142:	4b3a      	ldr	r3, [pc, #232]	@ (800722c <HAL_ETH_Init+0x12c>)
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	4a39      	ldr	r2, [pc, #228]	@ (800722c <HAL_ETH_Init+0x12c>)
 8007148:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800714c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800714e:	4b37      	ldr	r3, [pc, #220]	@ (800722c <HAL_ETH_Init+0x12c>)
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	4935      	ldr	r1, [pc, #212]	@ (800722c <HAL_ETH_Init+0x12c>)
 8007158:	4313      	orrs	r3, r2
 800715a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800715c:	4b33      	ldr	r3, [pc, #204]	@ (800722c <HAL_ETH_Init+0x12c>)
 800715e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	6812      	ldr	r2, [r2, #0]
 800716e:	f043 0301 	orr.w	r3, r3, #1
 8007172:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007176:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007178:	f7fe fab6 	bl	80056e8 <HAL_GetTick>
 800717c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800717e:	e011      	b.n	80071a4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007180:	f7fe fab2 	bl	80056e8 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800718e:	d909      	bls.n	80071a4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2204      	movs	r2, #4
 8007194:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	22e0      	movs	r2, #224	@ 0xe0
 800719c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e03d      	b.n	8007220 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e4      	bne.n	8007180 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f97a 	bl	80074b0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fa25 	bl	800760c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fa7b 	bl	80076be <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	461a      	mov	r2, r3
 80071ce:	2100      	movs	r1, #0
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f9e3 	bl	800759c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80071e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007230 <HAL_ETH_Init+0x130>)
 80071f4:	430b      	orrs	r3, r1
 80071f6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800720a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2210      	movs	r2, #16
 800721a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	40023800 	.word	0x40023800
 800722c:	40013800 	.word	0x40013800
 8007230:	00020060 	.word	0x00020060

08007234 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	4b53      	ldr	r3, [pc, #332]	@ (8007398 <ETH_SetMACConfig+0x164>)
 800724a:	4013      	ands	r3, r2
 800724c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	7b9b      	ldrb	r3, [r3, #14]
 8007252:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007254:	683a      	ldr	r2, [r7, #0]
 8007256:	7c12      	ldrb	r2, [r2, #16]
 8007258:	2a00      	cmp	r2, #0
 800725a:	d102      	bne.n	8007262 <ETH_SetMACConfig+0x2e>
 800725c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007260:	e000      	b.n	8007264 <ETH_SetMACConfig+0x30>
 8007262:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007264:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007266:	683a      	ldr	r2, [r7, #0]
 8007268:	7c52      	ldrb	r2, [r2, #17]
 800726a:	2a00      	cmp	r2, #0
 800726c:	d102      	bne.n	8007274 <ETH_SetMACConfig+0x40>
 800726e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007272:	e000      	b.n	8007276 <ETH_SetMACConfig+0x42>
 8007274:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007276:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800727c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	7fdb      	ldrb	r3, [r3, #31]
 8007282:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007284:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800728a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800728c:	683a      	ldr	r2, [r7, #0]
 800728e:	7f92      	ldrb	r2, [r2, #30]
 8007290:	2a00      	cmp	r2, #0
 8007292:	d102      	bne.n	800729a <ETH_SetMACConfig+0x66>
 8007294:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007298:	e000      	b.n	800729c <ETH_SetMACConfig+0x68>
 800729a:	2200      	movs	r2, #0
                        macconf->Speed |
 800729c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	7f1b      	ldrb	r3, [r3, #28]
 80072a2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80072a4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80072aa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	791b      	ldrb	r3, [r3, #4]
 80072b0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80072b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80072ba:	2a00      	cmp	r2, #0
 80072bc:	d102      	bne.n	80072c4 <ETH_SetMACConfig+0x90>
 80072be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072c2:	e000      	b.n	80072c6 <ETH_SetMACConfig+0x92>
 80072c4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80072c6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	7bdb      	ldrb	r3, [r3, #15]
 80072cc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80072ce:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80072d4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072dc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80072de:	4313      	orrs	r3, r2
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80072f6:	2001      	movs	r0, #1
 80072f8:	f7fe fa02 	bl	8005700 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8007312:	4013      	ands	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800731a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8007322:	2a00      	cmp	r2, #0
 8007324:	d101      	bne.n	800732a <ETH_SetMACConfig+0xf6>
 8007326:	2280      	movs	r2, #128	@ 0x80
 8007328:	e000      	b.n	800732c <ETH_SetMACConfig+0xf8>
 800732a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800732c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007332:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800733a:	2a01      	cmp	r2, #1
 800733c:	d101      	bne.n	8007342 <ETH_SetMACConfig+0x10e>
 800733e:	2208      	movs	r2, #8
 8007340:	e000      	b.n	8007344 <ETH_SetMACConfig+0x110>
 8007342:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007344:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007346:	683a      	ldr	r2, [r7, #0]
 8007348:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800734c:	2a01      	cmp	r2, #1
 800734e:	d101      	bne.n	8007354 <ETH_SetMACConfig+0x120>
 8007350:	2204      	movs	r2, #4
 8007352:	e000      	b.n	8007356 <ETH_SetMACConfig+0x122>
 8007354:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007356:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007358:	683a      	ldr	r2, [r7, #0]
 800735a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800735e:	2a01      	cmp	r2, #1
 8007360:	d101      	bne.n	8007366 <ETH_SetMACConfig+0x132>
 8007362:	2202      	movs	r2, #2
 8007364:	e000      	b.n	8007368 <ETH_SetMACConfig+0x134>
 8007366:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007368:	4313      	orrs	r3, r2
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	4313      	orrs	r3, r2
 800736e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007380:	2001      	movs	r0, #1
 8007382:	f7fe f9bd 	bl	8005700 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	619a      	str	r2, [r3, #24]
}
 800738e:	bf00      	nop
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	fd20810f 	.word	0xfd20810f

0800739c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	4b3d      	ldr	r3, [pc, #244]	@ (80074ac <ETH_SetDMAConfig+0x110>)
 80073b6:	4013      	ands	r3, r2
 80073b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	7b1b      	ldrb	r3, [r3, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d102      	bne.n	80073c8 <ETH_SetDMAConfig+0x2c>
 80073c2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80073c6:	e000      	b.n	80073ca <ETH_SetDMAConfig+0x2e>
 80073c8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	7b5b      	ldrb	r3, [r3, #13]
 80073ce:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80073d0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80073d2:	683a      	ldr	r2, [r7, #0]
 80073d4:	7f52      	ldrb	r2, [r2, #29]
 80073d6:	2a00      	cmp	r2, #0
 80073d8:	d102      	bne.n	80073e0 <ETH_SetDMAConfig+0x44>
 80073da:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80073de:	e000      	b.n	80073e2 <ETH_SetDMAConfig+0x46>
 80073e0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80073e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	7b9b      	ldrb	r3, [r3, #14]
 80073e8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80073ea:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80073f0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	7f1b      	ldrb	r3, [r3, #28]
 80073f6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80073f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	7f9b      	ldrb	r3, [r3, #30]
 80073fe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007400:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007406:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800740e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007410:	4313      	orrs	r3, r2
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4313      	orrs	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007420:	461a      	mov	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800742e:	699b      	ldr	r3, [r3, #24]
 8007430:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007432:	2001      	movs	r0, #1
 8007434:	f7fe f964 	bl	8005700 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007440:	461a      	mov	r2, r3
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	791b      	ldrb	r3, [r3, #4]
 800744a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007450:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007456:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800745c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007464:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007466:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800746e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007474:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	6812      	ldr	r2, [r2, #0]
 800747a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800747e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007482:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007490:	2001      	movs	r0, #1
 8007492:	f7fe f935 	bl	8005700 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800749e:	461a      	mov	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6013      	str	r3, [r2, #0]
}
 80074a4:	bf00      	nop
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}
 80074ac:	f8de3f23 	.word	0xf8de3f23

080074b0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b0a6      	sub	sp, #152	@ 0x98
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80074b8:	2301      	movs	r3, #1
 80074ba:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80074be:	2301      	movs	r3, #1
 80074c0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80074c4:	2300      	movs	r3, #0
 80074c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80074ce:	2301      	movs	r3, #1
 80074d0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80074d4:	2300      	movs	r3, #0
 80074d6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80074da:	2301      	movs	r3, #1
 80074dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80074e6:	2300      	movs	r3, #0
 80074e8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80074ec:	2300      	movs	r3, #0
 80074ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80074f2:	2300      	movs	r3, #0
 80074f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80074f6:	2300      	movs	r3, #0
 80074f8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80074fc:	2300      	movs	r3, #0
 80074fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007500:	2300      	movs	r3, #0
 8007502:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007506:	2300      	movs	r3, #0
 8007508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800750c:	2300      	movs	r3, #0
 800750e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007512:	2300      	movs	r3, #0
 8007514:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007518:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800751c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800751e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007522:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007524:	2300      	movs	r3, #0
 8007526:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800752a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800752e:	4619      	mov	r1, r3
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f7ff fe7f 	bl	8007234 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007536:	2301      	movs	r3, #1
 8007538:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800753a:	2301      	movs	r3, #1
 800753c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007544:	2301      	movs	r3, #1
 8007546:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007548:	2300      	movs	r3, #0
 800754a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800754c:	2300      	movs	r3, #0
 800754e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8007552:	2300      	movs	r3, #0
 8007554:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007558:	2300      	movs	r3, #0
 800755a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800755c:	2301      	movs	r3, #1
 800755e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007562:	2301      	movs	r3, #1
 8007564:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007566:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800756a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800756c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007570:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007572:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007576:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007578:	2301      	movs	r3, #1
 800757a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800757e:	2300      	movs	r3, #0
 8007580:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007582:	2300      	movs	r3, #0
 8007584:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007586:	f107 0308 	add.w	r3, r7, #8
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7ff ff05 	bl	800739c <ETH_SetDMAConfig>
}
 8007592:	bf00      	nop
 8007594:	3798      	adds	r7, #152	@ 0x98
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
	...

0800759c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800759c:	b480      	push	{r7}
 800759e:	b087      	sub	sp, #28
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	3305      	adds	r3, #5
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	021b      	lsls	r3, r3, #8
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	3204      	adds	r2, #4
 80075b4:	7812      	ldrb	r2, [r2, #0]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	4b11      	ldr	r3, [pc, #68]	@ (8007604 <ETH_MACAddressConfig+0x68>)
 80075be:	4413      	add	r3, r2
 80075c0:	461a      	mov	r2, r3
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3303      	adds	r3, #3
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	061a      	lsls	r2, r3, #24
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	3302      	adds	r3, #2
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	041b      	lsls	r3, r3, #16
 80075d6:	431a      	orrs	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	3301      	adds	r3, #1
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	021b      	lsls	r3, r3, #8
 80075e0:	4313      	orrs	r3, r2
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	7812      	ldrb	r2, [r2, #0]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80075ea:	68ba      	ldr	r2, [r7, #8]
 80075ec:	4b06      	ldr	r3, [pc, #24]	@ (8007608 <ETH_MACAddressConfig+0x6c>)
 80075ee:	4413      	add	r3, r2
 80075f0:	461a      	mov	r2, r3
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	6013      	str	r3, [r2, #0]
}
 80075f6:	bf00      	nop
 80075f8:	371c      	adds	r7, #28
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr
 8007602:	bf00      	nop
 8007604:	40028040 	.word	0x40028040
 8007608:	40028044 	.word	0x40028044

0800760c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800760c:	b480      	push	{r7}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007614:	2300      	movs	r3, #0
 8007616:	60fb      	str	r3, [r7, #12]
 8007618:	e03e      	b.n	8007698 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68d9      	ldr	r1, [r3, #12]
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	00db      	lsls	r3, r3, #3
 8007628:	440b      	add	r3, r1
 800762a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2200      	movs	r2, #0
 8007636:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	2200      	movs	r2, #0
 800763c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2200      	movs	r2, #0
 8007642:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007644:	68b9      	ldr	r1, [r7, #8]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	3206      	adds	r2, #6
 800764c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2b02      	cmp	r3, #2
 8007660:	d80c      	bhi.n	800767c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68d9      	ldr	r1, [r3, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	4613      	mov	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	00db      	lsls	r3, r3, #3
 8007672:	440b      	add	r3, r1
 8007674:	461a      	mov	r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	60da      	str	r2, [r3, #12]
 800767a:	e004      	b.n	8007686 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	461a      	mov	r2, r3
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	3301      	adds	r3, #1
 8007696:	60fb      	str	r3, [r7, #12]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2b03      	cmp	r3, #3
 800769c:	d9bd      	bls.n	800761a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	68da      	ldr	r2, [r3, #12]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076b0:	611a      	str	r2, [r3, #16]
}
 80076b2:	bf00      	nop
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80076be:	b480      	push	{r7}
 80076c0:	b085      	sub	sp, #20
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	e048      	b.n	800775e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6919      	ldr	r1, [r3, #16]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	4613      	mov	r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	440b      	add	r3, r1
 80076dc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2200      	movs	r2, #0
 80076e2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	2200      	movs	r2, #0
 80076e8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	2200      	movs	r2, #0
 80076ee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2200      	movs	r2, #0
 80076f4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	2200      	movs	r2, #0
 80076fa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2200      	movs	r2, #0
 8007700:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007708:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007722:	68b9      	ldr	r1, [r7, #8]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	3212      	adds	r2, #18
 800772a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2b02      	cmp	r3, #2
 8007732:	d80c      	bhi.n	800774e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6919      	ldr	r1, [r3, #16]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	4613      	mov	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4413      	add	r3, r2
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	440b      	add	r3, r1
 8007746:	461a      	mov	r2, r3
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	60da      	str	r2, [r3, #12]
 800774c:	e004      	b.n	8007758 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	461a      	mov	r2, r3
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	3301      	adds	r3, #1
 800775c:	60fb      	str	r3, [r7, #12]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b03      	cmp	r3, #3
 8007762:	d9b3      	bls.n	80076cc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	691a      	ldr	r2, [r3, #16]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800778e:	60da      	str	r2, [r3, #12]
}
 8007790:	bf00      	nop
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800779c:	b480      	push	{r7}
 800779e:	b089      	sub	sp, #36	@ 0x24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80077a6:	2300      	movs	r3, #0
 80077a8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80077aa:	2300      	movs	r3, #0
 80077ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80077ae:	2300      	movs	r3, #0
 80077b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80077b2:	2300      	movs	r3, #0
 80077b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80077b6:	2300      	movs	r3, #0
 80077b8:	61fb      	str	r3, [r7, #28]
 80077ba:	e175      	b.n	8007aa8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80077bc:	2201      	movs	r2, #1
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	fa02 f303 	lsl.w	r3, r2, r3
 80077c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	4013      	ands	r3, r2
 80077ce:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	f040 8164 	bne.w	8007aa2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d005      	beq.n	80077f2 <HAL_GPIO_Init+0x56>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f003 0303 	and.w	r3, r3, #3
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d130      	bne.n	8007854 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	2203      	movs	r2, #3
 80077fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007802:	43db      	mvns	r3, r3
 8007804:	69ba      	ldr	r2, [r7, #24]
 8007806:	4013      	ands	r3, r2
 8007808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	fa02 f303 	lsl.w	r3, r2, r3
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	4313      	orrs	r3, r2
 800781a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007828:	2201      	movs	r2, #1
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	fa02 f303 	lsl.w	r3, r2, r3
 8007830:	43db      	mvns	r3, r3
 8007832:	69ba      	ldr	r2, [r7, #24]
 8007834:	4013      	ands	r3, r2
 8007836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	091b      	lsrs	r3, r3, #4
 800783e:	f003 0201 	and.w	r2, r3, #1
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	fa02 f303 	lsl.w	r3, r2, r3
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	4313      	orrs	r3, r2
 800784c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	69ba      	ldr	r2, [r7, #24]
 8007852:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f003 0303 	and.w	r3, r3, #3
 800785c:	2b03      	cmp	r3, #3
 800785e:	d017      	beq.n	8007890 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	2203      	movs	r2, #3
 800786c:	fa02 f303 	lsl.w	r3, r2, r3
 8007870:	43db      	mvns	r3, r3
 8007872:	69ba      	ldr	r2, [r7, #24]
 8007874:	4013      	ands	r3, r2
 8007876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	689a      	ldr	r2, [r3, #8]
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	005b      	lsls	r3, r3, #1
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	4313      	orrs	r3, r2
 8007888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	69ba      	ldr	r2, [r7, #24]
 800788e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	f003 0303 	and.w	r3, r3, #3
 8007898:	2b02      	cmp	r3, #2
 800789a:	d123      	bne.n	80078e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	08da      	lsrs	r2, r3, #3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	3208      	adds	r2, #8
 80078a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	f003 0307 	and.w	r3, r3, #7
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	220f      	movs	r2, #15
 80078b4:	fa02 f303 	lsl.w	r3, r2, r3
 80078b8:	43db      	mvns	r3, r3
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	4013      	ands	r3, r2
 80078be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	691a      	ldr	r2, [r3, #16]
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	f003 0307 	and.w	r3, r3, #7
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	fa02 f303 	lsl.w	r3, r2, r3
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	08da      	lsrs	r2, r3, #3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	3208      	adds	r2, #8
 80078de:	69b9      	ldr	r1, [r7, #24]
 80078e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	005b      	lsls	r3, r3, #1
 80078ee:	2203      	movs	r2, #3
 80078f0:	fa02 f303 	lsl.w	r3, r2, r3
 80078f4:	43db      	mvns	r3, r3
 80078f6:	69ba      	ldr	r2, [r7, #24]
 80078f8:	4013      	ands	r3, r2
 80078fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f003 0203 	and.w	r2, r3, #3
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	005b      	lsls	r3, r3, #1
 8007908:	fa02 f303 	lsl.w	r3, r2, r3
 800790c:	69ba      	ldr	r2, [r7, #24]
 800790e:	4313      	orrs	r3, r2
 8007910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	69ba      	ldr	r2, [r7, #24]
 8007916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 80be 	beq.w	8007aa2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007926:	4b66      	ldr	r3, [pc, #408]	@ (8007ac0 <HAL_GPIO_Init+0x324>)
 8007928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800792a:	4a65      	ldr	r2, [pc, #404]	@ (8007ac0 <HAL_GPIO_Init+0x324>)
 800792c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007930:	6453      	str	r3, [r2, #68]	@ 0x44
 8007932:	4b63      	ldr	r3, [pc, #396]	@ (8007ac0 <HAL_GPIO_Init+0x324>)
 8007934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007936:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800793a:	60fb      	str	r3, [r7, #12]
 800793c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800793e:	4a61      	ldr	r2, [pc, #388]	@ (8007ac4 <HAL_GPIO_Init+0x328>)
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	3302      	adds	r3, #2
 8007946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800794a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	f003 0303 	and.w	r3, r3, #3
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	220f      	movs	r2, #15
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	43db      	mvns	r3, r3
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	4013      	ands	r3, r2
 8007960:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a58      	ldr	r2, [pc, #352]	@ (8007ac8 <HAL_GPIO_Init+0x32c>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d037      	beq.n	80079da <HAL_GPIO_Init+0x23e>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a57      	ldr	r2, [pc, #348]	@ (8007acc <HAL_GPIO_Init+0x330>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d031      	beq.n	80079d6 <HAL_GPIO_Init+0x23a>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4a56      	ldr	r2, [pc, #344]	@ (8007ad0 <HAL_GPIO_Init+0x334>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d02b      	beq.n	80079d2 <HAL_GPIO_Init+0x236>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4a55      	ldr	r2, [pc, #340]	@ (8007ad4 <HAL_GPIO_Init+0x338>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d025      	beq.n	80079ce <HAL_GPIO_Init+0x232>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a54      	ldr	r2, [pc, #336]	@ (8007ad8 <HAL_GPIO_Init+0x33c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d01f      	beq.n	80079ca <HAL_GPIO_Init+0x22e>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a53      	ldr	r2, [pc, #332]	@ (8007adc <HAL_GPIO_Init+0x340>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d019      	beq.n	80079c6 <HAL_GPIO_Init+0x22a>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a52      	ldr	r2, [pc, #328]	@ (8007ae0 <HAL_GPIO_Init+0x344>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d013      	beq.n	80079c2 <HAL_GPIO_Init+0x226>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a51      	ldr	r2, [pc, #324]	@ (8007ae4 <HAL_GPIO_Init+0x348>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d00d      	beq.n	80079be <HAL_GPIO_Init+0x222>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a50      	ldr	r2, [pc, #320]	@ (8007ae8 <HAL_GPIO_Init+0x34c>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d007      	beq.n	80079ba <HAL_GPIO_Init+0x21e>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a4f      	ldr	r2, [pc, #316]	@ (8007aec <HAL_GPIO_Init+0x350>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d101      	bne.n	80079b6 <HAL_GPIO_Init+0x21a>
 80079b2:	2309      	movs	r3, #9
 80079b4:	e012      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079b6:	230a      	movs	r3, #10
 80079b8:	e010      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079ba:	2308      	movs	r3, #8
 80079bc:	e00e      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079be:	2307      	movs	r3, #7
 80079c0:	e00c      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079c2:	2306      	movs	r3, #6
 80079c4:	e00a      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079c6:	2305      	movs	r3, #5
 80079c8:	e008      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079ca:	2304      	movs	r3, #4
 80079cc:	e006      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079ce:	2303      	movs	r3, #3
 80079d0:	e004      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079d2:	2302      	movs	r3, #2
 80079d4:	e002      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079d6:	2301      	movs	r3, #1
 80079d8:	e000      	b.n	80079dc <HAL_GPIO_Init+0x240>
 80079da:	2300      	movs	r3, #0
 80079dc:	69fa      	ldr	r2, [r7, #28]
 80079de:	f002 0203 	and.w	r2, r2, #3
 80079e2:	0092      	lsls	r2, r2, #2
 80079e4:	4093      	lsls	r3, r2
 80079e6:	69ba      	ldr	r2, [r7, #24]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80079ec:	4935      	ldr	r1, [pc, #212]	@ (8007ac4 <HAL_GPIO_Init+0x328>)
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	089b      	lsrs	r3, r3, #2
 80079f2:	3302      	adds	r3, #2
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80079fa:	4b3d      	ldr	r3, [pc, #244]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	43db      	mvns	r3, r3
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	4013      	ands	r3, r2
 8007a08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007a1e:	4a34      	ldr	r2, [pc, #208]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007a24:	4b32      	ldr	r3, [pc, #200]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	43db      	mvns	r3, r3
 8007a2e:	69ba      	ldr	r2, [r7, #24]
 8007a30:	4013      	ands	r3, r2
 8007a32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d003      	beq.n	8007a48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007a48:	4a29      	ldr	r2, [pc, #164]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007a4e:	4b28      	ldr	r3, [pc, #160]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	43db      	mvns	r3, r3
 8007a58:	69ba      	ldr	r2, [r7, #24]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007a72:	4a1f      	ldr	r2, [pc, #124]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007a78:	4b1d      	ldr	r3, [pc, #116]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	43db      	mvns	r3, r3
 8007a82:	69ba      	ldr	r2, [r7, #24]
 8007a84:	4013      	ands	r3, r2
 8007a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007a9c:	4a14      	ldr	r2, [pc, #80]	@ (8007af0 <HAL_GPIO_Init+0x354>)
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	61fb      	str	r3, [r7, #28]
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	2b0f      	cmp	r3, #15
 8007aac:	f67f ae86 	bls.w	80077bc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007ab0:	bf00      	nop
 8007ab2:	bf00      	nop
 8007ab4:	3724      	adds	r7, #36	@ 0x24
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	40023800 	.word	0x40023800
 8007ac4:	40013800 	.word	0x40013800
 8007ac8:	40020000 	.word	0x40020000
 8007acc:	40020400 	.word	0x40020400
 8007ad0:	40020800 	.word	0x40020800
 8007ad4:	40020c00 	.word	0x40020c00
 8007ad8:	40021000 	.word	0x40021000
 8007adc:	40021400 	.word	0x40021400
 8007ae0:	40021800 	.word	0x40021800
 8007ae4:	40021c00 	.word	0x40021c00
 8007ae8:	40022000 	.word	0x40022000
 8007aec:	40022400 	.word	0x40022400
 8007af0:	40013c00 	.word	0x40013c00

08007af4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007afe:	2300      	movs	r3, #0
 8007b00:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007b06:	2300      	movs	r3, #0
 8007b08:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	617b      	str	r3, [r7, #20]
 8007b0e:	e0d9      	b.n	8007cc4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007b10:	2201      	movs	r2, #1
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	fa02 f303 	lsl.w	r3, r2, r3
 8007b18:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	4013      	ands	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	f040 80c9 	bne.w	8007cbe <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007b2c:	4a6b      	ldr	r2, [pc, #428]	@ (8007cdc <HAL_GPIO_DeInit+0x1e8>)
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	089b      	lsrs	r3, r3, #2
 8007b32:	3302      	adds	r3, #2
 8007b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b38:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f003 0303 	and.w	r3, r3, #3
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	220f      	movs	r2, #15
 8007b44:	fa02 f303 	lsl.w	r3, r2, r3
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a63      	ldr	r2, [pc, #396]	@ (8007ce0 <HAL_GPIO_DeInit+0x1ec>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d037      	beq.n	8007bc6 <HAL_GPIO_DeInit+0xd2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a62      	ldr	r2, [pc, #392]	@ (8007ce4 <HAL_GPIO_DeInit+0x1f0>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d031      	beq.n	8007bc2 <HAL_GPIO_DeInit+0xce>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a61      	ldr	r2, [pc, #388]	@ (8007ce8 <HAL_GPIO_DeInit+0x1f4>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d02b      	beq.n	8007bbe <HAL_GPIO_DeInit+0xca>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a60      	ldr	r2, [pc, #384]	@ (8007cec <HAL_GPIO_DeInit+0x1f8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d025      	beq.n	8007bba <HAL_GPIO_DeInit+0xc6>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a5f      	ldr	r2, [pc, #380]	@ (8007cf0 <HAL_GPIO_DeInit+0x1fc>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d01f      	beq.n	8007bb6 <HAL_GPIO_DeInit+0xc2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a5e      	ldr	r2, [pc, #376]	@ (8007cf4 <HAL_GPIO_DeInit+0x200>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d019      	beq.n	8007bb2 <HAL_GPIO_DeInit+0xbe>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a5d      	ldr	r2, [pc, #372]	@ (8007cf8 <HAL_GPIO_DeInit+0x204>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d013      	beq.n	8007bae <HAL_GPIO_DeInit+0xba>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a5c      	ldr	r2, [pc, #368]	@ (8007cfc <HAL_GPIO_DeInit+0x208>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00d      	beq.n	8007baa <HAL_GPIO_DeInit+0xb6>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a5b      	ldr	r2, [pc, #364]	@ (8007d00 <HAL_GPIO_DeInit+0x20c>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <HAL_GPIO_DeInit+0xb2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a5a      	ldr	r2, [pc, #360]	@ (8007d04 <HAL_GPIO_DeInit+0x210>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d101      	bne.n	8007ba2 <HAL_GPIO_DeInit+0xae>
 8007b9e:	2309      	movs	r3, #9
 8007ba0:	e012      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007ba2:	230a      	movs	r3, #10
 8007ba4:	e010      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007ba6:	2308      	movs	r3, #8
 8007ba8:	e00e      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007baa:	2307      	movs	r3, #7
 8007bac:	e00c      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bae:	2306      	movs	r3, #6
 8007bb0:	e00a      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bb2:	2305      	movs	r3, #5
 8007bb4:	e008      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bb6:	2304      	movs	r3, #4
 8007bb8:	e006      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e004      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bbe:	2302      	movs	r3, #2
 8007bc0:	e002      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e000      	b.n	8007bc8 <HAL_GPIO_DeInit+0xd4>
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	f002 0203 	and.w	r2, r2, #3
 8007bce:	0092      	lsls	r2, r2, #2
 8007bd0:	4093      	lsls	r3, r2
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d132      	bne.n	8007c3e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	43db      	mvns	r3, r3
 8007be0:	4949      	ldr	r1, [pc, #292]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007be2:	4013      	ands	r3, r2
 8007be4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007be6:	4b48      	ldr	r3, [pc, #288]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	43db      	mvns	r3, r3
 8007bee:	4946      	ldr	r1, [pc, #280]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007bf4:	4b44      	ldr	r3, [pc, #272]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007bf6:	68da      	ldr	r2, [r3, #12]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	43db      	mvns	r3, r3
 8007bfc:	4942      	ldr	r1, [pc, #264]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007bfe:	4013      	ands	r3, r2
 8007c00:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007c02:	4b41      	ldr	r3, [pc, #260]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007c04:	689a      	ldr	r2, [r3, #8]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	43db      	mvns	r3, r3
 8007c0a:	493f      	ldr	r1, [pc, #252]	@ (8007d08 <HAL_GPIO_DeInit+0x214>)
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f003 0303 	and.w	r3, r3, #3
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	220f      	movs	r2, #15
 8007c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007c20:	4a2e      	ldr	r2, [pc, #184]	@ (8007cdc <HAL_GPIO_DeInit+0x1e8>)
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	089b      	lsrs	r3, r3, #2
 8007c26:	3302      	adds	r3, #2
 8007c28:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	43da      	mvns	r2, r3
 8007c30:	482a      	ldr	r0, [pc, #168]	@ (8007cdc <HAL_GPIO_DeInit+0x1e8>)
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	089b      	lsrs	r3, r3, #2
 8007c36:	400a      	ands	r2, r1
 8007c38:	3302      	adds	r3, #2
 8007c3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	005b      	lsls	r3, r3, #1
 8007c46:	2103      	movs	r1, #3
 8007c48:	fa01 f303 	lsl.w	r3, r1, r3
 8007c4c:	43db      	mvns	r3, r3
 8007c4e:	401a      	ands	r2, r3
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	08da      	lsrs	r2, r3, #3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	3208      	adds	r2, #8
 8007c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f003 0307 	and.w	r3, r3, #7
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	220f      	movs	r2, #15
 8007c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6e:	43db      	mvns	r3, r3
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	08d2      	lsrs	r2, r2, #3
 8007c74:	4019      	ands	r1, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	3208      	adds	r2, #8
 8007c7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68da      	ldr	r2, [r3, #12]
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	005b      	lsls	r3, r3, #1
 8007c86:	2103      	movs	r1, #3
 8007c88:	fa01 f303 	lsl.w	r3, r1, r3
 8007c8c:	43db      	mvns	r3, r3
 8007c8e:	401a      	ands	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	2101      	movs	r1, #1
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8007ca0:	43db      	mvns	r3, r3
 8007ca2:	401a      	ands	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	2103      	movs	r1, #3
 8007cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb6:	43db      	mvns	r3, r3
 8007cb8:	401a      	ands	r2, r3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	2b0f      	cmp	r3, #15
 8007cc8:	f67f af22 	bls.w	8007b10 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007ccc:	bf00      	nop
 8007cce:	bf00      	nop
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	40013800 	.word	0x40013800
 8007ce0:	40020000 	.word	0x40020000
 8007ce4:	40020400 	.word	0x40020400
 8007ce8:	40020800 	.word	0x40020800
 8007cec:	40020c00 	.word	0x40020c00
 8007cf0:	40021000 	.word	0x40021000
 8007cf4:	40021400 	.word	0x40021400
 8007cf8:	40021800 	.word	0x40021800
 8007cfc:	40021c00 	.word	0x40021c00
 8007d00:	40022000 	.word	0x40022000
 8007d04:	40022400 	.word	0x40022400
 8007d08:	40013c00 	.word	0x40013c00

08007d0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	460b      	mov	r3, r1
 8007d16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	691a      	ldr	r2, [r3, #16]
 8007d1c:	887b      	ldrh	r3, [r7, #2]
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d24:	2301      	movs	r3, #1
 8007d26:	73fb      	strb	r3, [r7, #15]
 8007d28:	e001      	b.n	8007d2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3714      	adds	r7, #20
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	460b      	mov	r3, r1
 8007d46:	807b      	strh	r3, [r7, #2]
 8007d48:	4613      	mov	r3, r2
 8007d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007d4c:	787b      	ldrb	r3, [r7, #1]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007d52:	887a      	ldrh	r2, [r7, #2]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007d58:	e003      	b.n	8007d62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007d5a:	887b      	ldrh	r3, [r7, #2]
 8007d5c:	041a      	lsls	r2, r3, #16
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	619a      	str	r2, [r3, #24]
}
 8007d62:	bf00      	nop
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b086      	sub	sp, #24
 8007d72:	af02      	add	r7, sp, #8
 8007d74:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d101      	bne.n	8007d80 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e059      	b.n	8007e34 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d106      	bne.n	8007da0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f00f ff16 	bl	8017bcc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2203      	movs	r2, #3
 8007da4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dae:	d102      	bne.n	8007db6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f009 fdab 	bl	8011916 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6818      	ldr	r0, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	7c1a      	ldrb	r2, [r3, #16]
 8007dc8:	f88d 2000 	strb.w	r2, [sp]
 8007dcc:	3304      	adds	r3, #4
 8007dce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dd0:	f009 fd36 	bl	8011840 <USB_CoreInit>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d005      	beq.n	8007de6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e026      	b.n	8007e34 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2101      	movs	r1, #1
 8007dec:	4618      	mov	r0, r3
 8007dee:	f009 fda3 	bl	8011938 <USB_SetCurrentMode>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d005      	beq.n	8007e04 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e017      	b.n	8007e34 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6818      	ldr	r0, [r3, #0]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	7c1a      	ldrb	r2, [r3, #16]
 8007e0c:	f88d 2000 	strb.w	r2, [sp]
 8007e10:	3304      	adds	r3, #4
 8007e12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e14:	f009 ff4c 	bl	8011cb0 <USB_HostInit>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d005      	beq.n	8007e2a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2202      	movs	r2, #2
 8007e22:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e004      	b.n	8007e34 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007e3c:	b590      	push	{r4, r7, lr}
 8007e3e:	b08b      	sub	sp, #44	@ 0x2c
 8007e40:	af04      	add	r7, sp, #16
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	4608      	mov	r0, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	70fb      	strb	r3, [r7, #3]
 8007e4e:	460b      	mov	r3, r1
 8007e50:	70bb      	strb	r3, [r7, #2]
 8007e52:	4613      	mov	r3, r2
 8007e54:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007e56:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007e58:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d101      	bne.n	8007e68 <HAL_HCD_HC_Init+0x2c>
 8007e64:	2302      	movs	r3, #2
 8007e66:	e09d      	b.n	8007fa4 <HAL_HCD_HC_Init+0x168>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007e70:	78fa      	ldrb	r2, [r7, #3]
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	4613      	mov	r3, r2
 8007e76:	011b      	lsls	r3, r3, #4
 8007e78:	1a9b      	subs	r3, r3, r2
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	440b      	add	r3, r1
 8007e7e:	3319      	adds	r3, #25
 8007e80:	2200      	movs	r2, #0
 8007e82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007e84:	78fa      	ldrb	r2, [r7, #3]
 8007e86:	6879      	ldr	r1, [r7, #4]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	011b      	lsls	r3, r3, #4
 8007e8c:	1a9b      	subs	r3, r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	440b      	add	r3, r1
 8007e92:	3314      	adds	r3, #20
 8007e94:	787a      	ldrb	r2, [r7, #1]
 8007e96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007e98:	78fa      	ldrb	r2, [r7, #3]
 8007e9a:	6879      	ldr	r1, [r7, #4]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	011b      	lsls	r3, r3, #4
 8007ea0:	1a9b      	subs	r3, r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	440b      	add	r3, r1
 8007ea6:	3315      	adds	r3, #21
 8007ea8:	78fa      	ldrb	r2, [r7, #3]
 8007eaa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007eac:	78fa      	ldrb	r2, [r7, #3]
 8007eae:	6879      	ldr	r1, [r7, #4]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	1a9b      	subs	r3, r3, r2
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	440b      	add	r3, r1
 8007eba:	3326      	adds	r3, #38	@ 0x26
 8007ebc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007ec0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007ec2:	78fa      	ldrb	r2, [r7, #3]
 8007ec4:	78bb      	ldrb	r3, [r7, #2]
 8007ec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eca:	b2d8      	uxtb	r0, r3
 8007ecc:	6879      	ldr	r1, [r7, #4]
 8007ece:	4613      	mov	r3, r2
 8007ed0:	011b      	lsls	r3, r3, #4
 8007ed2:	1a9b      	subs	r3, r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	440b      	add	r3, r1
 8007ed8:	3316      	adds	r3, #22
 8007eda:	4602      	mov	r2, r0
 8007edc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007ede:	78fb      	ldrb	r3, [r7, #3]
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fba4 	bl	8008630 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007ee8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	da0a      	bge.n	8007f06 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007ef0:	78fa      	ldrb	r2, [r7, #3]
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	011b      	lsls	r3, r3, #4
 8007ef8:	1a9b      	subs	r3, r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	440b      	add	r3, r1
 8007efe:	3317      	adds	r3, #23
 8007f00:	2201      	movs	r2, #1
 8007f02:	701a      	strb	r2, [r3, #0]
 8007f04:	e009      	b.n	8007f1a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007f06:	78fa      	ldrb	r2, [r7, #3]
 8007f08:	6879      	ldr	r1, [r7, #4]
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	011b      	lsls	r3, r3, #4
 8007f0e:	1a9b      	subs	r3, r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	440b      	add	r3, r1
 8007f14:	3317      	adds	r3, #23
 8007f16:	2200      	movs	r2, #0
 8007f18:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f00a f81e 	bl	8011f60 <USB_GetHostSpeed>
 8007f24:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007f26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d10b      	bne.n	8007f46 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007f2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d107      	bne.n	8007f46 <HAL_HCD_HC_Init+0x10a>
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d104      	bne.n	8007f46 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007f40:	d901      	bls.n	8007f46 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007f42:	23bc      	movs	r3, #188	@ 0xbc
 8007f44:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007f46:	78fa      	ldrb	r2, [r7, #3]
 8007f48:	6879      	ldr	r1, [r7, #4]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	011b      	lsls	r3, r3, #4
 8007f4e:	1a9b      	subs	r3, r3, r2
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	440b      	add	r3, r1
 8007f54:	3318      	adds	r3, #24
 8007f56:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007f5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007f5c:	78fa      	ldrb	r2, [r7, #3]
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	b298      	uxth	r0, r3
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	4613      	mov	r3, r2
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	1a9b      	subs	r3, r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	3328      	adds	r3, #40	@ 0x28
 8007f70:	4602      	mov	r2, r0
 8007f72:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6818      	ldr	r0, [r3, #0]
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	787c      	ldrb	r4, [r7, #1]
 8007f7e:	78ba      	ldrb	r2, [r7, #2]
 8007f80:	78f9      	ldrb	r1, [r7, #3]
 8007f82:	9302      	str	r3, [sp, #8]
 8007f84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007f88:	9301      	str	r3, [sp, #4]
 8007f8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	4623      	mov	r3, r4
 8007f92:	f00a f80d 	bl	8011fb0 <USB_HC_Init>
 8007f96:	4603      	mov	r3, r0
 8007f98:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	371c      	adds	r7, #28
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd90      	pop	{r4, r7, pc}

08007fac <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	4611      	mov	r1, r2
 8007fb8:	461a      	mov	r2, r3
 8007fba:	4603      	mov	r3, r0
 8007fbc:	70fb      	strb	r3, [r7, #3]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	70bb      	strb	r3, [r7, #2]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007fc6:	78fa      	ldrb	r2, [r7, #3]
 8007fc8:	6879      	ldr	r1, [r7, #4]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	011b      	lsls	r3, r3, #4
 8007fce:	1a9b      	subs	r3, r3, r2
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	440b      	add	r3, r1
 8007fd4:	3317      	adds	r3, #23
 8007fd6:	78ba      	ldrb	r2, [r7, #2]
 8007fd8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007fda:	78fa      	ldrb	r2, [r7, #3]
 8007fdc:	6879      	ldr	r1, [r7, #4]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	011b      	lsls	r3, r3, #4
 8007fe2:	1a9b      	subs	r3, r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	440b      	add	r3, r1
 8007fe8:	3326      	adds	r3, #38	@ 0x26
 8007fea:	787a      	ldrb	r2, [r7, #1]
 8007fec:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007fee:	7c3b      	ldrb	r3, [r7, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d114      	bne.n	800801e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007ff4:	78fa      	ldrb	r2, [r7, #3]
 8007ff6:	6879      	ldr	r1, [r7, #4]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	011b      	lsls	r3, r3, #4
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	440b      	add	r3, r1
 8008002:	332a      	adds	r3, #42	@ 0x2a
 8008004:	2203      	movs	r2, #3
 8008006:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8008008:	78fa      	ldrb	r2, [r7, #3]
 800800a:	6879      	ldr	r1, [r7, #4]
 800800c:	4613      	mov	r3, r2
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	1a9b      	subs	r3, r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	440b      	add	r3, r1
 8008016:	3319      	adds	r3, #25
 8008018:	7f3a      	ldrb	r2, [r7, #28]
 800801a:	701a      	strb	r2, [r3, #0]
 800801c:	e009      	b.n	8008032 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800801e:	78fa      	ldrb	r2, [r7, #3]
 8008020:	6879      	ldr	r1, [r7, #4]
 8008022:	4613      	mov	r3, r2
 8008024:	011b      	lsls	r3, r3, #4
 8008026:	1a9b      	subs	r3, r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	440b      	add	r3, r1
 800802c:	332a      	adds	r3, #42	@ 0x2a
 800802e:	2202      	movs	r2, #2
 8008030:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8008032:	787b      	ldrb	r3, [r7, #1]
 8008034:	2b03      	cmp	r3, #3
 8008036:	f200 8102 	bhi.w	800823e <HAL_HCD_HC_SubmitRequest+0x292>
 800803a:	a201      	add	r2, pc, #4	@ (adr r2, 8008040 <HAL_HCD_HC_SubmitRequest+0x94>)
 800803c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008040:	08008051 	.word	0x08008051
 8008044:	08008229 	.word	0x08008229
 8008048:	08008115 	.word	0x08008115
 800804c:	0800819f 	.word	0x0800819f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8008050:	7c3b      	ldrb	r3, [r7, #16]
 8008052:	2b01      	cmp	r3, #1
 8008054:	f040 80f5 	bne.w	8008242 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8008058:	78bb      	ldrb	r3, [r7, #2]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d12d      	bne.n	80080ba <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800805e:	8b3b      	ldrh	r3, [r7, #24]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d109      	bne.n	8008078 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8008064:	78fa      	ldrb	r2, [r7, #3]
 8008066:	6879      	ldr	r1, [r7, #4]
 8008068:	4613      	mov	r3, r2
 800806a:	011b      	lsls	r3, r3, #4
 800806c:	1a9b      	subs	r3, r3, r2
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	440b      	add	r3, r1
 8008072:	333d      	adds	r3, #61	@ 0x3d
 8008074:	2201      	movs	r2, #1
 8008076:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8008078:	78fa      	ldrb	r2, [r7, #3]
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	4613      	mov	r3, r2
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	1a9b      	subs	r3, r3, r2
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	440b      	add	r3, r1
 8008086:	333d      	adds	r3, #61	@ 0x3d
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800808e:	78fa      	ldrb	r2, [r7, #3]
 8008090:	6879      	ldr	r1, [r7, #4]
 8008092:	4613      	mov	r3, r2
 8008094:	011b      	lsls	r3, r3, #4
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	440b      	add	r3, r1
 800809c:	332a      	adds	r3, #42	@ 0x2a
 800809e:	2200      	movs	r2, #0
 80080a0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80080a2:	e0ce      	b.n	8008242 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	4613      	mov	r3, r2
 80080aa:	011b      	lsls	r3, r3, #4
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	440b      	add	r3, r1
 80080b2:	332a      	adds	r3, #42	@ 0x2a
 80080b4:	2202      	movs	r2, #2
 80080b6:	701a      	strb	r2, [r3, #0]
      break;
 80080b8:	e0c3      	b.n	8008242 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80080ba:	78fa      	ldrb	r2, [r7, #3]
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	4613      	mov	r3, r2
 80080c0:	011b      	lsls	r3, r3, #4
 80080c2:	1a9b      	subs	r3, r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	440b      	add	r3, r1
 80080c8:	331a      	adds	r3, #26
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	f040 80b8 	bne.w	8008242 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80080d2:	78fa      	ldrb	r2, [r7, #3]
 80080d4:	6879      	ldr	r1, [r7, #4]
 80080d6:	4613      	mov	r3, r2
 80080d8:	011b      	lsls	r3, r3, #4
 80080da:	1a9b      	subs	r3, r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	440b      	add	r3, r1
 80080e0:	333c      	adds	r3, #60	@ 0x3c
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10a      	bne.n	80080fe <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080e8:	78fa      	ldrb	r2, [r7, #3]
 80080ea:	6879      	ldr	r1, [r7, #4]
 80080ec:	4613      	mov	r3, r2
 80080ee:	011b      	lsls	r3, r3, #4
 80080f0:	1a9b      	subs	r3, r3, r2
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	440b      	add	r3, r1
 80080f6:	332a      	adds	r3, #42	@ 0x2a
 80080f8:	2200      	movs	r2, #0
 80080fa:	701a      	strb	r2, [r3, #0]
      break;
 80080fc:	e0a1      	b.n	8008242 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080fe:	78fa      	ldrb	r2, [r7, #3]
 8008100:	6879      	ldr	r1, [r7, #4]
 8008102:	4613      	mov	r3, r2
 8008104:	011b      	lsls	r3, r3, #4
 8008106:	1a9b      	subs	r3, r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	440b      	add	r3, r1
 800810c:	332a      	adds	r3, #42	@ 0x2a
 800810e:	2202      	movs	r2, #2
 8008110:	701a      	strb	r2, [r3, #0]
      break;
 8008112:	e096      	b.n	8008242 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008114:	78bb      	ldrb	r3, [r7, #2]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d120      	bne.n	800815c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800811a:	78fa      	ldrb	r2, [r7, #3]
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	4613      	mov	r3, r2
 8008120:	011b      	lsls	r3, r3, #4
 8008122:	1a9b      	subs	r3, r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	440b      	add	r3, r1
 8008128:	333d      	adds	r3, #61	@ 0x3d
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10a      	bne.n	8008146 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008130:	78fa      	ldrb	r2, [r7, #3]
 8008132:	6879      	ldr	r1, [r7, #4]
 8008134:	4613      	mov	r3, r2
 8008136:	011b      	lsls	r3, r3, #4
 8008138:	1a9b      	subs	r3, r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	440b      	add	r3, r1
 800813e:	332a      	adds	r3, #42	@ 0x2a
 8008140:	2200      	movs	r2, #0
 8008142:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8008144:	e07e      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008146:	78fa      	ldrb	r2, [r7, #3]
 8008148:	6879      	ldr	r1, [r7, #4]
 800814a:	4613      	mov	r3, r2
 800814c:	011b      	lsls	r3, r3, #4
 800814e:	1a9b      	subs	r3, r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	440b      	add	r3, r1
 8008154:	332a      	adds	r3, #42	@ 0x2a
 8008156:	2202      	movs	r2, #2
 8008158:	701a      	strb	r2, [r3, #0]
      break;
 800815a:	e073      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800815c:	78fa      	ldrb	r2, [r7, #3]
 800815e:	6879      	ldr	r1, [r7, #4]
 8008160:	4613      	mov	r3, r2
 8008162:	011b      	lsls	r3, r3, #4
 8008164:	1a9b      	subs	r3, r3, r2
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	440b      	add	r3, r1
 800816a:	333c      	adds	r3, #60	@ 0x3c
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10a      	bne.n	8008188 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008172:	78fa      	ldrb	r2, [r7, #3]
 8008174:	6879      	ldr	r1, [r7, #4]
 8008176:	4613      	mov	r3, r2
 8008178:	011b      	lsls	r3, r3, #4
 800817a:	1a9b      	subs	r3, r3, r2
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	440b      	add	r3, r1
 8008180:	332a      	adds	r3, #42	@ 0x2a
 8008182:	2200      	movs	r2, #0
 8008184:	701a      	strb	r2, [r3, #0]
      break;
 8008186:	e05d      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008188:	78fa      	ldrb	r2, [r7, #3]
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	4613      	mov	r3, r2
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	1a9b      	subs	r3, r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	440b      	add	r3, r1
 8008196:	332a      	adds	r3, #42	@ 0x2a
 8008198:	2202      	movs	r2, #2
 800819a:	701a      	strb	r2, [r3, #0]
      break;
 800819c:	e052      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800819e:	78bb      	ldrb	r3, [r7, #2]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d120      	bne.n	80081e6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	6879      	ldr	r1, [r7, #4]
 80081a8:	4613      	mov	r3, r2
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	1a9b      	subs	r3, r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	440b      	add	r3, r1
 80081b2:	333d      	adds	r3, #61	@ 0x3d
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d10a      	bne.n	80081d0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80081ba:	78fa      	ldrb	r2, [r7, #3]
 80081bc:	6879      	ldr	r1, [r7, #4]
 80081be:	4613      	mov	r3, r2
 80081c0:	011b      	lsls	r3, r3, #4
 80081c2:	1a9b      	subs	r3, r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	440b      	add	r3, r1
 80081c8:	332a      	adds	r3, #42	@ 0x2a
 80081ca:	2200      	movs	r2, #0
 80081cc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80081ce:	e039      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80081d0:	78fa      	ldrb	r2, [r7, #3]
 80081d2:	6879      	ldr	r1, [r7, #4]
 80081d4:	4613      	mov	r3, r2
 80081d6:	011b      	lsls	r3, r3, #4
 80081d8:	1a9b      	subs	r3, r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	440b      	add	r3, r1
 80081de:	332a      	adds	r3, #42	@ 0x2a
 80081e0:	2202      	movs	r2, #2
 80081e2:	701a      	strb	r2, [r3, #0]
      break;
 80081e4:	e02e      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80081e6:	78fa      	ldrb	r2, [r7, #3]
 80081e8:	6879      	ldr	r1, [r7, #4]
 80081ea:	4613      	mov	r3, r2
 80081ec:	011b      	lsls	r3, r3, #4
 80081ee:	1a9b      	subs	r3, r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	440b      	add	r3, r1
 80081f4:	333c      	adds	r3, #60	@ 0x3c
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80081fc:	78fa      	ldrb	r2, [r7, #3]
 80081fe:	6879      	ldr	r1, [r7, #4]
 8008200:	4613      	mov	r3, r2
 8008202:	011b      	lsls	r3, r3, #4
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	440b      	add	r3, r1
 800820a:	332a      	adds	r3, #42	@ 0x2a
 800820c:	2200      	movs	r2, #0
 800820e:	701a      	strb	r2, [r3, #0]
      break;
 8008210:	e018      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008212:	78fa      	ldrb	r2, [r7, #3]
 8008214:	6879      	ldr	r1, [r7, #4]
 8008216:	4613      	mov	r3, r2
 8008218:	011b      	lsls	r3, r3, #4
 800821a:	1a9b      	subs	r3, r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	440b      	add	r3, r1
 8008220:	332a      	adds	r3, #42	@ 0x2a
 8008222:	2202      	movs	r2, #2
 8008224:	701a      	strb	r2, [r3, #0]
      break;
 8008226:	e00d      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008228:	78fa      	ldrb	r2, [r7, #3]
 800822a:	6879      	ldr	r1, [r7, #4]
 800822c:	4613      	mov	r3, r2
 800822e:	011b      	lsls	r3, r3, #4
 8008230:	1a9b      	subs	r3, r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	440b      	add	r3, r1
 8008236:	332a      	adds	r3, #42	@ 0x2a
 8008238:	2200      	movs	r2, #0
 800823a:	701a      	strb	r2, [r3, #0]
      break;
 800823c:	e002      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800823e:	bf00      	nop
 8008240:	e000      	b.n	8008244 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8008242:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8008244:	78fa      	ldrb	r2, [r7, #3]
 8008246:	6879      	ldr	r1, [r7, #4]
 8008248:	4613      	mov	r3, r2
 800824a:	011b      	lsls	r3, r3, #4
 800824c:	1a9b      	subs	r3, r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	440b      	add	r3, r1
 8008252:	332c      	adds	r3, #44	@ 0x2c
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8008258:	78fa      	ldrb	r2, [r7, #3]
 800825a:	8b39      	ldrh	r1, [r7, #24]
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	4613      	mov	r3, r2
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	1a9b      	subs	r3, r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4403      	add	r3, r0
 8008268:	3334      	adds	r3, #52	@ 0x34
 800826a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800826c:	78fa      	ldrb	r2, [r7, #3]
 800826e:	6879      	ldr	r1, [r7, #4]
 8008270:	4613      	mov	r3, r2
 8008272:	011b      	lsls	r3, r3, #4
 8008274:	1a9b      	subs	r3, r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	440b      	add	r3, r1
 800827a:	334c      	adds	r3, #76	@ 0x4c
 800827c:	2200      	movs	r2, #0
 800827e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8008280:	78fa      	ldrb	r2, [r7, #3]
 8008282:	6879      	ldr	r1, [r7, #4]
 8008284:	4613      	mov	r3, r2
 8008286:	011b      	lsls	r3, r3, #4
 8008288:	1a9b      	subs	r3, r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	440b      	add	r3, r1
 800828e:	3338      	adds	r3, #56	@ 0x38
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8008294:	78fa      	ldrb	r2, [r7, #3]
 8008296:	6879      	ldr	r1, [r7, #4]
 8008298:	4613      	mov	r3, r2
 800829a:	011b      	lsls	r3, r3, #4
 800829c:	1a9b      	subs	r3, r3, r2
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	440b      	add	r3, r1
 80082a2:	3315      	adds	r3, #21
 80082a4:	78fa      	ldrb	r2, [r7, #3]
 80082a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80082a8:	78fa      	ldrb	r2, [r7, #3]
 80082aa:	6879      	ldr	r1, [r7, #4]
 80082ac:	4613      	mov	r3, r2
 80082ae:	011b      	lsls	r3, r3, #4
 80082b0:	1a9b      	subs	r3, r3, r2
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	440b      	add	r3, r1
 80082b6:	334d      	adds	r3, #77	@ 0x4d
 80082b8:	2200      	movs	r2, #0
 80082ba:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6818      	ldr	r0, [r3, #0]
 80082c0:	78fa      	ldrb	r2, [r7, #3]
 80082c2:	4613      	mov	r3, r2
 80082c4:	011b      	lsls	r3, r3, #4
 80082c6:	1a9b      	subs	r3, r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	3310      	adds	r3, #16
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	4413      	add	r3, r2
 80082d0:	1d19      	adds	r1, r3, #4
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	799b      	ldrb	r3, [r3, #6]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f009 ff96 	bl	8012208 <USB_HC_StartXfer>
 80082dc:	4603      	mov	r3, r0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3708      	adds	r7, #8
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop

080082e8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b086      	sub	sp, #24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4618      	mov	r0, r3
 8008300:	f009 fc90 	bl	8011c24 <USB_GetMode>
 8008304:	4603      	mov	r3, r0
 8008306:	2b01      	cmp	r3, #1
 8008308:	f040 80fb 	bne.w	8008502 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4618      	mov	r0, r3
 8008312:	f009 fc53 	bl	8011bbc <USB_ReadInterrupts>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 80f1 	beq.w	8008500 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4618      	mov	r0, r3
 8008324:	f009 fc4a 	bl	8011bbc <USB_ReadInterrupts>
 8008328:	4603      	mov	r3, r0
 800832a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800832e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008332:	d104      	bne.n	800833e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800833c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4618      	mov	r0, r3
 8008344:	f009 fc3a 	bl	8011bbc <USB_ReadInterrupts>
 8008348:	4603      	mov	r3, r0
 800834a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800834e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008352:	d104      	bne.n	800835e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800835c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4618      	mov	r0, r3
 8008364:	f009 fc2a 	bl	8011bbc <USB_ReadInterrupts>
 8008368:	4603      	mov	r3, r0
 800836a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800836e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008372:	d104      	bne.n	800837e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800837c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4618      	mov	r0, r3
 8008384:	f009 fc1a 	bl	8011bbc <USB_ReadInterrupts>
 8008388:	4603      	mov	r3, r0
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b02      	cmp	r3, #2
 8008390:	d103      	bne.n	800839a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2202      	movs	r2, #2
 8008398:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4618      	mov	r0, r3
 80083a0:	f009 fc0c 	bl	8011bbc <USB_ReadInterrupts>
 80083a4:	4603      	mov	r3, r0
 80083a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083ae:	d120      	bne.n	80083f2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80083b8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0301 	and.w	r3, r3, #1
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d113      	bne.n	80083f2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80083ca:	2110      	movs	r1, #16
 80083cc:	6938      	ldr	r0, [r7, #16]
 80083ce:	f009 faff 	bl	80119d0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80083d2:	6938      	ldr	r0, [r7, #16]
 80083d4:	f009 fb2e 	bl	8011a34 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	7a5b      	ldrb	r3, [r3, #9]
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d105      	bne.n	80083ec <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2101      	movs	r1, #1
 80083e6:	4618      	mov	r0, r3
 80083e8:	f009 fd1a 	bl	8011e20 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f00f fc5f 	bl	8017cb0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f009 fbe0 	bl	8011bbc <USB_ReadInterrupts>
 80083fc:	4603      	mov	r3, r0
 80083fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008402:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008406:	d102      	bne.n	800840e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f001 fd4d 	bl	8009ea8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4618      	mov	r0, r3
 8008414:	f009 fbd2 	bl	8011bbc <USB_ReadInterrupts>
 8008418:	4603      	mov	r3, r0
 800841a:	f003 0308 	and.w	r3, r3, #8
 800841e:	2b08      	cmp	r3, #8
 8008420:	d106      	bne.n	8008430 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f00f fc28 	bl	8017c78 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2208      	movs	r2, #8
 800842e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f009 fbc1 	bl	8011bbc <USB_ReadInterrupts>
 800843a:	4603      	mov	r3, r0
 800843c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008440:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008444:	d139      	bne.n	80084ba <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4618      	mov	r0, r3
 800844c:	f00a f956 	bl	80126fc <USB_HC_ReadInterrupt>
 8008450:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]
 8008456:	e025      	b.n	80084a4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	fa22 f303 	lsr.w	r3, r2, r3
 8008464:	f003 0301 	and.w	r3, r3, #1
 8008468:	2b00      	cmp	r3, #0
 800846a:	d018      	beq.n	800849e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
 8008474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800847e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008482:	d106      	bne.n	8008492 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	b2db      	uxtb	r3, r3
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f905 	bl	800869a <HCD_HC_IN_IRQHandler>
 8008490:	e005      	b.n	800849e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	b2db      	uxtb	r3, r3
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 ff67 	bl	800936c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	3301      	adds	r3, #1
 80084a2:	617b      	str	r3, [r7, #20]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	795b      	ldrb	r3, [r3, #5]
 80084a8:	461a      	mov	r2, r3
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d3d3      	bcc.n	8008458 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80084b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4618      	mov	r0, r3
 80084c0:	f009 fb7c 	bl	8011bbc <USB_ReadInterrupts>
 80084c4:	4603      	mov	r3, r0
 80084c6:	f003 0310 	and.w	r3, r3, #16
 80084ca:	2b10      	cmp	r3, #16
 80084cc:	d101      	bne.n	80084d2 <HAL_HCD_IRQHandler+0x1ea>
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <HAL_HCD_IRQHandler+0x1ec>
 80084d2:	2300      	movs	r3, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d014      	beq.n	8008502 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	699a      	ldr	r2, [r3, #24]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f022 0210 	bic.w	r2, r2, #16
 80084e6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f001 fbfe 	bl	8009cea <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	699a      	ldr	r2, [r3, #24]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f042 0210 	orr.w	r2, r2, #16
 80084fc:	619a      	str	r2, [r3, #24]
 80084fe:	e000      	b.n	8008502 <HAL_HCD_IRQHandler+0x21a>
      return;
 8008500:	bf00      	nop
    }
  }
}
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008516:	2b01      	cmp	r3, #1
 8008518:	d101      	bne.n	800851e <HAL_HCD_Start+0x16>
 800851a:	2302      	movs	r3, #2
 800851c:	e013      	b.n	8008546 <HAL_HCD_Start+0x3e>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2101      	movs	r1, #1
 800852c:	4618      	mov	r0, r3
 800852e:	f009 fcde 	bl	8011eee <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4618      	mov	r0, r3
 8008538:	f009 f9dc 	bl	80118f4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b082      	sub	sp, #8
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800855c:	2b01      	cmp	r3, #1
 800855e:	d101      	bne.n	8008564 <HAL_HCD_Stop+0x16>
 8008560:	2302      	movs	r3, #2
 8008562:	e00d      	b.n	8008580 <HAL_HCD_Stop+0x32>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4618      	mov	r0, r3
 8008572:	f00a fa31 	bl	80129d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4618      	mov	r0, r3
 8008596:	f009 fc80 	bl	8011e9a <USB_ResetPort>
 800859a:	4603      	mov	r3, r0
}
 800859c:	4618      	mov	r0, r3
 800859e:	3708      	adds	r7, #8
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	6879      	ldr	r1, [r7, #4]
 80085b4:	4613      	mov	r3, r2
 80085b6:	011b      	lsls	r3, r3, #4
 80085b8:	1a9b      	subs	r3, r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	440b      	add	r3, r1
 80085be:	334c      	adds	r3, #76	@ 0x4c
 80085c0:	781b      	ldrb	r3, [r3, #0]
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	370c      	adds	r7, #12
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr

080085ce <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80085ce:	b480      	push	{r7}
 80085d0:	b083      	sub	sp, #12
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	460b      	mov	r3, r1
 80085d8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80085da:	78fa      	ldrb	r2, [r7, #3]
 80085dc:	6879      	ldr	r1, [r7, #4]
 80085de:	4613      	mov	r3, r2
 80085e0:	011b      	lsls	r3, r3, #4
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	440b      	add	r3, r1
 80085e8:	3338      	adds	r3, #56	@ 0x38
 80085ea:	681b      	ldr	r3, [r3, #0]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4618      	mov	r0, r3
 8008606:	f009 fcc2 	bl	8011f8e <USB_GetCurrentFrame>
 800860a:	4603      	mov	r3, r0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3708      	adds	r7, #8
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4618      	mov	r0, r3
 8008622:	f009 fc9d 	bl	8011f60 <USB_GetHostSpeed>
 8008626:	4603      	mov	r3, r0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800863c:	78fa      	ldrb	r2, [r7, #3]
 800863e:	6879      	ldr	r1, [r7, #4]
 8008640:	4613      	mov	r3, r2
 8008642:	011b      	lsls	r3, r3, #4
 8008644:	1a9b      	subs	r3, r3, r2
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	440b      	add	r3, r1
 800864a:	331a      	adds	r3, #26
 800864c:	2200      	movs	r2, #0
 800864e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8008650:	78fa      	ldrb	r2, [r7, #3]
 8008652:	6879      	ldr	r1, [r7, #4]
 8008654:	4613      	mov	r3, r2
 8008656:	011b      	lsls	r3, r3, #4
 8008658:	1a9b      	subs	r3, r3, r2
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	440b      	add	r3, r1
 800865e:	331b      	adds	r3, #27
 8008660:	2200      	movs	r2, #0
 8008662:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008664:	78fa      	ldrb	r2, [r7, #3]
 8008666:	6879      	ldr	r1, [r7, #4]
 8008668:	4613      	mov	r3, r2
 800866a:	011b      	lsls	r3, r3, #4
 800866c:	1a9b      	subs	r3, r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	440b      	add	r3, r1
 8008672:	3325      	adds	r3, #37	@ 0x25
 8008674:	2200      	movs	r2, #0
 8008676:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008678:	78fa      	ldrb	r2, [r7, #3]
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	4613      	mov	r3, r2
 800867e:	011b      	lsls	r3, r3, #4
 8008680:	1a9b      	subs	r3, r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	440b      	add	r3, r1
 8008686:	3324      	adds	r3, #36	@ 0x24
 8008688:	2200      	movs	r2, #0
 800868a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b086      	sub	sp, #24
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
 80086a2:	460b      	mov	r3, r1
 80086a4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	78fa      	ldrb	r2, [r7, #3]
 80086b6:	4611      	mov	r1, r2
 80086b8:	4618      	mov	r0, r3
 80086ba:	f009 fa92 	bl	8011be2 <USB_ReadChInterrupts>
 80086be:	4603      	mov	r3, r0
 80086c0:	f003 0304 	and.w	r3, r3, #4
 80086c4:	2b04      	cmp	r3, #4
 80086c6:	d11a      	bne.n	80086fe <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80086c8:	78fb      	ldrb	r3, [r7, #3]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d4:	461a      	mov	r2, r3
 80086d6:	2304      	movs	r3, #4
 80086d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80086da:	78fa      	ldrb	r2, [r7, #3]
 80086dc:	6879      	ldr	r1, [r7, #4]
 80086de:	4613      	mov	r3, r2
 80086e0:	011b      	lsls	r3, r3, #4
 80086e2:	1a9b      	subs	r3, r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	440b      	add	r3, r1
 80086e8:	334d      	adds	r3, #77	@ 0x4d
 80086ea:	2207      	movs	r2, #7
 80086ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	78fa      	ldrb	r2, [r7, #3]
 80086f4:	4611      	mov	r1, r2
 80086f6:	4618      	mov	r0, r3
 80086f8:	f00a f811 	bl	801271e <USB_HC_Halt>
 80086fc:	e09e      	b.n	800883c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	78fa      	ldrb	r2, [r7, #3]
 8008704:	4611      	mov	r1, r2
 8008706:	4618      	mov	r0, r3
 8008708:	f009 fa6b 	bl	8011be2 <USB_ReadChInterrupts>
 800870c:	4603      	mov	r3, r0
 800870e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008716:	d11b      	bne.n	8008750 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008718:	78fb      	ldrb	r3, [r7, #3]
 800871a:	015a      	lsls	r2, r3, #5
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	4413      	add	r3, r2
 8008720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008724:	461a      	mov	r2, r3
 8008726:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800872a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800872c:	78fa      	ldrb	r2, [r7, #3]
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	4613      	mov	r3, r2
 8008732:	011b      	lsls	r3, r3, #4
 8008734:	1a9b      	subs	r3, r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	440b      	add	r3, r1
 800873a:	334d      	adds	r3, #77	@ 0x4d
 800873c:	2208      	movs	r2, #8
 800873e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f009 ffe8 	bl	801271e <USB_HC_Halt>
 800874e:	e075      	b.n	800883c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	4611      	mov	r1, r2
 8008758:	4618      	mov	r0, r3
 800875a:	f009 fa42 	bl	8011be2 <USB_ReadChInterrupts>
 800875e:	4603      	mov	r3, r0
 8008760:	f003 0308 	and.w	r3, r3, #8
 8008764:	2b08      	cmp	r3, #8
 8008766:	d11a      	bne.n	800879e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008768:	78fb      	ldrb	r3, [r7, #3]
 800876a:	015a      	lsls	r2, r3, #5
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	4413      	add	r3, r2
 8008770:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008774:	461a      	mov	r2, r3
 8008776:	2308      	movs	r3, #8
 8008778:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800877a:	78fa      	ldrb	r2, [r7, #3]
 800877c:	6879      	ldr	r1, [r7, #4]
 800877e:	4613      	mov	r3, r2
 8008780:	011b      	lsls	r3, r3, #4
 8008782:	1a9b      	subs	r3, r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	440b      	add	r3, r1
 8008788:	334d      	adds	r3, #77	@ 0x4d
 800878a:	2206      	movs	r2, #6
 800878c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	78fa      	ldrb	r2, [r7, #3]
 8008794:	4611      	mov	r1, r2
 8008796:	4618      	mov	r0, r3
 8008798:	f009 ffc1 	bl	801271e <USB_HC_Halt>
 800879c:	e04e      	b.n	800883c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	78fa      	ldrb	r2, [r7, #3]
 80087a4:	4611      	mov	r1, r2
 80087a6:	4618      	mov	r0, r3
 80087a8:	f009 fa1b 	bl	8011be2 <USB_ReadChInterrupts>
 80087ac:	4603      	mov	r3, r0
 80087ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087b6:	d11b      	bne.n	80087f0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80087b8:	78fb      	ldrb	r3, [r7, #3]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087c4:	461a      	mov	r2, r3
 80087c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80087cc:	78fa      	ldrb	r2, [r7, #3]
 80087ce:	6879      	ldr	r1, [r7, #4]
 80087d0:	4613      	mov	r3, r2
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	1a9b      	subs	r3, r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	440b      	add	r3, r1
 80087da:	334d      	adds	r3, #77	@ 0x4d
 80087dc:	2209      	movs	r2, #9
 80087de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	78fa      	ldrb	r2, [r7, #3]
 80087e6:	4611      	mov	r1, r2
 80087e8:	4618      	mov	r0, r3
 80087ea:	f009 ff98 	bl	801271e <USB_HC_Halt>
 80087ee:	e025      	b.n	800883c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	78fa      	ldrb	r2, [r7, #3]
 80087f6:	4611      	mov	r1, r2
 80087f8:	4618      	mov	r0, r3
 80087fa:	f009 f9f2 	bl	8011be2 <USB_ReadChInterrupts>
 80087fe:	4603      	mov	r3, r0
 8008800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008804:	2b80      	cmp	r3, #128	@ 0x80
 8008806:	d119      	bne.n	800883c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008808:	78fb      	ldrb	r3, [r7, #3]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	4413      	add	r3, r2
 8008810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008814:	461a      	mov	r2, r3
 8008816:	2380      	movs	r3, #128	@ 0x80
 8008818:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800881a:	78fa      	ldrb	r2, [r7, #3]
 800881c:	6879      	ldr	r1, [r7, #4]
 800881e:	4613      	mov	r3, r2
 8008820:	011b      	lsls	r3, r3, #4
 8008822:	1a9b      	subs	r3, r3, r2
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	440b      	add	r3, r1
 8008828:	334d      	adds	r3, #77	@ 0x4d
 800882a:	2207      	movs	r2, #7
 800882c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	4611      	mov	r1, r2
 8008836:	4618      	mov	r0, r3
 8008838:	f009 ff71 	bl	801271e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	78fa      	ldrb	r2, [r7, #3]
 8008842:	4611      	mov	r1, r2
 8008844:	4618      	mov	r0, r3
 8008846:	f009 f9cc 	bl	8011be2 <USB_ReadChInterrupts>
 800884a:	4603      	mov	r3, r0
 800884c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008850:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008854:	d112      	bne.n	800887c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	78fa      	ldrb	r2, [r7, #3]
 800885c:	4611      	mov	r1, r2
 800885e:	4618      	mov	r0, r3
 8008860:	f009 ff5d 	bl	801271e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008864:	78fb      	ldrb	r3, [r7, #3]
 8008866:	015a      	lsls	r2, r3, #5
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	4413      	add	r3, r2
 800886c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008870:	461a      	mov	r2, r3
 8008872:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008876:	6093      	str	r3, [r2, #8]
 8008878:	f000 bd75 	b.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	78fa      	ldrb	r2, [r7, #3]
 8008882:	4611      	mov	r1, r2
 8008884:	4618      	mov	r0, r3
 8008886:	f009 f9ac 	bl	8011be2 <USB_ReadChInterrupts>
 800888a:	4603      	mov	r3, r0
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b01      	cmp	r3, #1
 8008892:	f040 8128 	bne.w	8008ae6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008896:	78fb      	ldrb	r3, [r7, #3]
 8008898:	015a      	lsls	r2, r3, #5
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	4413      	add	r3, r2
 800889e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088a2:	461a      	mov	r2, r3
 80088a4:	2320      	movs	r3, #32
 80088a6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80088a8:	78fa      	ldrb	r2, [r7, #3]
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	4613      	mov	r3, r2
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	1a9b      	subs	r3, r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	440b      	add	r3, r1
 80088b6:	331b      	adds	r3, #27
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d119      	bne.n	80088f2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	6879      	ldr	r1, [r7, #4]
 80088c2:	4613      	mov	r3, r2
 80088c4:	011b      	lsls	r3, r3, #4
 80088c6:	1a9b      	subs	r3, r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	440b      	add	r3, r1
 80088cc:	331b      	adds	r3, #27
 80088ce:	2200      	movs	r2, #0
 80088d0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80088d2:	78fb      	ldrb	r3, [r7, #3]
 80088d4:	015a      	lsls	r2, r3, #5
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	4413      	add	r3, r2
 80088da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	78fa      	ldrb	r2, [r7, #3]
 80088e2:	0151      	lsls	r1, r2, #5
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	440a      	add	r2, r1
 80088e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088f0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	799b      	ldrb	r3, [r3, #6]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d01b      	beq.n	8008932 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80088fa:	78fa      	ldrb	r2, [r7, #3]
 80088fc:	6879      	ldr	r1, [r7, #4]
 80088fe:	4613      	mov	r3, r2
 8008900:	011b      	lsls	r3, r3, #4
 8008902:	1a9b      	subs	r3, r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	440b      	add	r3, r1
 8008908:	3330      	adds	r3, #48	@ 0x30
 800890a:	6819      	ldr	r1, [r3, #0]
 800890c:	78fb      	ldrb	r3, [r7, #3]
 800890e:	015a      	lsls	r2, r3, #5
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	4413      	add	r3, r2
 8008914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800891e:	78fa      	ldrb	r2, [r7, #3]
 8008920:	1ac9      	subs	r1, r1, r3
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	4613      	mov	r3, r2
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	1a9b      	subs	r3, r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	4403      	add	r3, r0
 800892e:	3338      	adds	r3, #56	@ 0x38
 8008930:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008932:	78fa      	ldrb	r2, [r7, #3]
 8008934:	6879      	ldr	r1, [r7, #4]
 8008936:	4613      	mov	r3, r2
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	1a9b      	subs	r3, r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	440b      	add	r3, r1
 8008940:	334d      	adds	r3, #77	@ 0x4d
 8008942:	2201      	movs	r2, #1
 8008944:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008946:	78fa      	ldrb	r2, [r7, #3]
 8008948:	6879      	ldr	r1, [r7, #4]
 800894a:	4613      	mov	r3, r2
 800894c:	011b      	lsls	r3, r3, #4
 800894e:	1a9b      	subs	r3, r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	440b      	add	r3, r1
 8008954:	3344      	adds	r3, #68	@ 0x44
 8008956:	2200      	movs	r2, #0
 8008958:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800895a:	78fb      	ldrb	r3, [r7, #3]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008966:	461a      	mov	r2, r3
 8008968:	2301      	movs	r3, #1
 800896a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800896c:	78fa      	ldrb	r2, [r7, #3]
 800896e:	6879      	ldr	r1, [r7, #4]
 8008970:	4613      	mov	r3, r2
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	1a9b      	subs	r3, r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	440b      	add	r3, r1
 800897a:	3326      	adds	r3, #38	@ 0x26
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d00a      	beq.n	8008998 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008982:	78fa      	ldrb	r2, [r7, #3]
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	4613      	mov	r3, r2
 8008988:	011b      	lsls	r3, r3, #4
 800898a:	1a9b      	subs	r3, r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	440b      	add	r3, r1
 8008990:	3326      	adds	r3, #38	@ 0x26
 8008992:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008994:	2b02      	cmp	r3, #2
 8008996:	d110      	bne.n	80089ba <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	78fa      	ldrb	r2, [r7, #3]
 800899e:	4611      	mov	r1, r2
 80089a0:	4618      	mov	r0, r3
 80089a2:	f009 febc 	bl	801271e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089b2:	461a      	mov	r2, r3
 80089b4:	2310      	movs	r3, #16
 80089b6:	6093      	str	r3, [r2, #8]
 80089b8:	e03d      	b.n	8008a36 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80089ba:	78fa      	ldrb	r2, [r7, #3]
 80089bc:	6879      	ldr	r1, [r7, #4]
 80089be:	4613      	mov	r3, r2
 80089c0:	011b      	lsls	r3, r3, #4
 80089c2:	1a9b      	subs	r3, r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	440b      	add	r3, r1
 80089c8:	3326      	adds	r3, #38	@ 0x26
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	2b03      	cmp	r3, #3
 80089ce:	d00a      	beq.n	80089e6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80089d0:	78fa      	ldrb	r2, [r7, #3]
 80089d2:	6879      	ldr	r1, [r7, #4]
 80089d4:	4613      	mov	r3, r2
 80089d6:	011b      	lsls	r3, r3, #4
 80089d8:	1a9b      	subs	r3, r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	440b      	add	r3, r1
 80089de:	3326      	adds	r3, #38	@ 0x26
 80089e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d127      	bne.n	8008a36 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80089e6:	78fb      	ldrb	r3, [r7, #3]
 80089e8:	015a      	lsls	r2, r3, #5
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	4413      	add	r3, r2
 80089ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	78fa      	ldrb	r2, [r7, #3]
 80089f6:	0151      	lsls	r1, r2, #5
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	440a      	add	r2, r1
 80089fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a04:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008a06:	78fa      	ldrb	r2, [r7, #3]
 8008a08:	6879      	ldr	r1, [r7, #4]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	011b      	lsls	r3, r3, #4
 8008a0e:	1a9b      	subs	r3, r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	440b      	add	r3, r1
 8008a14:	334c      	adds	r3, #76	@ 0x4c
 8008a16:	2201      	movs	r2, #1
 8008a18:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008a1a:	78fa      	ldrb	r2, [r7, #3]
 8008a1c:	6879      	ldr	r1, [r7, #4]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	011b      	lsls	r3, r3, #4
 8008a22:	1a9b      	subs	r3, r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	440b      	add	r3, r1
 8008a28:	334c      	adds	r3, #76	@ 0x4c
 8008a2a:	781a      	ldrb	r2, [r3, #0]
 8008a2c:	78fb      	ldrb	r3, [r7, #3]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f00f f94b 	bl	8017ccc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	799b      	ldrb	r3, [r3, #6]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d13b      	bne.n	8008ab6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008a3e:	78fa      	ldrb	r2, [r7, #3]
 8008a40:	6879      	ldr	r1, [r7, #4]
 8008a42:	4613      	mov	r3, r2
 8008a44:	011b      	lsls	r3, r3, #4
 8008a46:	1a9b      	subs	r3, r3, r2
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	440b      	add	r3, r1
 8008a4c:	3338      	adds	r3, #56	@ 0x38
 8008a4e:	6819      	ldr	r1, [r3, #0]
 8008a50:	78fa      	ldrb	r2, [r7, #3]
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	4613      	mov	r3, r2
 8008a56:	011b      	lsls	r3, r3, #4
 8008a58:	1a9b      	subs	r3, r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	4403      	add	r3, r0
 8008a5e:	3328      	adds	r3, #40	@ 0x28
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	440b      	add	r3, r1
 8008a64:	1e59      	subs	r1, r3, #1
 8008a66:	78fa      	ldrb	r2, [r7, #3]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	011b      	lsls	r3, r3, #4
 8008a6e:	1a9b      	subs	r3, r3, r2
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	4403      	add	r3, r0
 8008a74:	3328      	adds	r3, #40	@ 0x28
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	fbb1 f3f3 	udiv	r3, r1, r3
 8008a7c:	f003 0301 	and.w	r3, r3, #1
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 8470 	beq.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008a86:	78fa      	ldrb	r2, [r7, #3]
 8008a88:	6879      	ldr	r1, [r7, #4]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	011b      	lsls	r3, r3, #4
 8008a8e:	1a9b      	subs	r3, r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	440b      	add	r3, r1
 8008a94:	333c      	adds	r3, #60	@ 0x3c
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	78fa      	ldrb	r2, [r7, #3]
 8008a9a:	f083 0301 	eor.w	r3, r3, #1
 8008a9e:	b2d8      	uxtb	r0, r3
 8008aa0:	6879      	ldr	r1, [r7, #4]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	011b      	lsls	r3, r3, #4
 8008aa6:	1a9b      	subs	r3, r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	440b      	add	r3, r1
 8008aac:	333c      	adds	r3, #60	@ 0x3c
 8008aae:	4602      	mov	r2, r0
 8008ab0:	701a      	strb	r2, [r3, #0]
 8008ab2:	f000 bc58 	b.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008ab6:	78fa      	ldrb	r2, [r7, #3]
 8008ab8:	6879      	ldr	r1, [r7, #4]
 8008aba:	4613      	mov	r3, r2
 8008abc:	011b      	lsls	r3, r3, #4
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	333c      	adds	r3, #60	@ 0x3c
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	78fa      	ldrb	r2, [r7, #3]
 8008aca:	f083 0301 	eor.w	r3, r3, #1
 8008ace:	b2d8      	uxtb	r0, r3
 8008ad0:	6879      	ldr	r1, [r7, #4]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	011b      	lsls	r3, r3, #4
 8008ad6:	1a9b      	subs	r3, r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	440b      	add	r3, r1
 8008adc:	333c      	adds	r3, #60	@ 0x3c
 8008ade:	4602      	mov	r2, r0
 8008ae0:	701a      	strb	r2, [r3, #0]
 8008ae2:	f000 bc40 	b.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	78fa      	ldrb	r2, [r7, #3]
 8008aec:	4611      	mov	r1, r2
 8008aee:	4618      	mov	r0, r3
 8008af0:	f009 f877 	bl	8011be2 <USB_ReadChInterrupts>
 8008af4:	4603      	mov	r3, r0
 8008af6:	f003 0320 	and.w	r3, r3, #32
 8008afa:	2b20      	cmp	r3, #32
 8008afc:	d131      	bne.n	8008b62 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008afe:	78fb      	ldrb	r3, [r7, #3]
 8008b00:	015a      	lsls	r2, r3, #5
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	2320      	movs	r3, #32
 8008b0e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008b10:	78fa      	ldrb	r2, [r7, #3]
 8008b12:	6879      	ldr	r1, [r7, #4]
 8008b14:	4613      	mov	r3, r2
 8008b16:	011b      	lsls	r3, r3, #4
 8008b18:	1a9b      	subs	r3, r3, r2
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	440b      	add	r3, r1
 8008b1e:	331a      	adds	r3, #26
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	f040 841f 	bne.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008b28:	78fa      	ldrb	r2, [r7, #3]
 8008b2a:	6879      	ldr	r1, [r7, #4]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	011b      	lsls	r3, r3, #4
 8008b30:	1a9b      	subs	r3, r3, r2
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	440b      	add	r3, r1
 8008b36:	331b      	adds	r3, #27
 8008b38:	2201      	movs	r2, #1
 8008b3a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008b3c:	78fa      	ldrb	r2, [r7, #3]
 8008b3e:	6879      	ldr	r1, [r7, #4]
 8008b40:	4613      	mov	r3, r2
 8008b42:	011b      	lsls	r3, r3, #4
 8008b44:	1a9b      	subs	r3, r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	440b      	add	r3, r1
 8008b4a:	334d      	adds	r3, #77	@ 0x4d
 8008b4c:	2203      	movs	r2, #3
 8008b4e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	78fa      	ldrb	r2, [r7, #3]
 8008b56:	4611      	mov	r1, r2
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f009 fde0 	bl	801271e <USB_HC_Halt>
 8008b5e:	f000 bc02 	b.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	78fa      	ldrb	r2, [r7, #3]
 8008b68:	4611      	mov	r1, r2
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f009 f839 	bl	8011be2 <USB_ReadChInterrupts>
 8008b70:	4603      	mov	r3, r0
 8008b72:	f003 0302 	and.w	r3, r3, #2
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	f040 8305 	bne.w	8009186 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008b7c:	78fb      	ldrb	r3, [r7, #3]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b88:	461a      	mov	r2, r3
 8008b8a:	2302      	movs	r3, #2
 8008b8c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008b8e:	78fa      	ldrb	r2, [r7, #3]
 8008b90:	6879      	ldr	r1, [r7, #4]
 8008b92:	4613      	mov	r3, r2
 8008b94:	011b      	lsls	r3, r3, #4
 8008b96:	1a9b      	subs	r3, r3, r2
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	440b      	add	r3, r1
 8008b9c:	334d      	adds	r3, #77	@ 0x4d
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d114      	bne.n	8008bce <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ba4:	78fa      	ldrb	r2, [r7, #3]
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	4613      	mov	r3, r2
 8008baa:	011b      	lsls	r3, r3, #4
 8008bac:	1a9b      	subs	r3, r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	440b      	add	r3, r1
 8008bb2:	334d      	adds	r3, #77	@ 0x4d
 8008bb4:	2202      	movs	r2, #2
 8008bb6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008bb8:	78fa      	ldrb	r2, [r7, #3]
 8008bba:	6879      	ldr	r1, [r7, #4]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	011b      	lsls	r3, r3, #4
 8008bc0:	1a9b      	subs	r3, r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	440b      	add	r3, r1
 8008bc6:	334c      	adds	r3, #76	@ 0x4c
 8008bc8:	2201      	movs	r2, #1
 8008bca:	701a      	strb	r2, [r3, #0]
 8008bcc:	e2cc      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008bce:	78fa      	ldrb	r2, [r7, #3]
 8008bd0:	6879      	ldr	r1, [r7, #4]
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	011b      	lsls	r3, r3, #4
 8008bd6:	1a9b      	subs	r3, r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	440b      	add	r3, r1
 8008bdc:	334d      	adds	r3, #77	@ 0x4d
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	2b06      	cmp	r3, #6
 8008be2:	d114      	bne.n	8008c0e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4613      	mov	r3, r2
 8008bea:	011b      	lsls	r3, r3, #4
 8008bec:	1a9b      	subs	r3, r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	334d      	adds	r3, #77	@ 0x4d
 8008bf4:	2202      	movs	r2, #2
 8008bf6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008bf8:	78fa      	ldrb	r2, [r7, #3]
 8008bfa:	6879      	ldr	r1, [r7, #4]
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	440b      	add	r3, r1
 8008c06:	334c      	adds	r3, #76	@ 0x4c
 8008c08:	2205      	movs	r2, #5
 8008c0a:	701a      	strb	r2, [r3, #0]
 8008c0c:	e2ac      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008c0e:	78fa      	ldrb	r2, [r7, #3]
 8008c10:	6879      	ldr	r1, [r7, #4]
 8008c12:	4613      	mov	r3, r2
 8008c14:	011b      	lsls	r3, r3, #4
 8008c16:	1a9b      	subs	r3, r3, r2
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	440b      	add	r3, r1
 8008c1c:	334d      	adds	r3, #77	@ 0x4d
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	2b07      	cmp	r3, #7
 8008c22:	d00b      	beq.n	8008c3c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008c24:	78fa      	ldrb	r2, [r7, #3]
 8008c26:	6879      	ldr	r1, [r7, #4]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	011b      	lsls	r3, r3, #4
 8008c2c:	1a9b      	subs	r3, r3, r2
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	440b      	add	r3, r1
 8008c32:	334d      	adds	r3, #77	@ 0x4d
 8008c34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008c36:	2b09      	cmp	r3, #9
 8008c38:	f040 80a6 	bne.w	8008d88 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c3c:	78fa      	ldrb	r2, [r7, #3]
 8008c3e:	6879      	ldr	r1, [r7, #4]
 8008c40:	4613      	mov	r3, r2
 8008c42:	011b      	lsls	r3, r3, #4
 8008c44:	1a9b      	subs	r3, r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	440b      	add	r3, r1
 8008c4a:	334d      	adds	r3, #77	@ 0x4d
 8008c4c:	2202      	movs	r2, #2
 8008c4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008c50:	78fa      	ldrb	r2, [r7, #3]
 8008c52:	6879      	ldr	r1, [r7, #4]
 8008c54:	4613      	mov	r3, r2
 8008c56:	011b      	lsls	r3, r3, #4
 8008c58:	1a9b      	subs	r3, r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	440b      	add	r3, r1
 8008c5e:	3344      	adds	r3, #68	@ 0x44
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	1c59      	adds	r1, r3, #1
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	4613      	mov	r3, r2
 8008c68:	011b      	lsls	r3, r3, #4
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	4403      	add	r3, r0
 8008c70:	3344      	adds	r3, #68	@ 0x44
 8008c72:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	011b      	lsls	r3, r3, #4
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	440b      	add	r3, r1
 8008c82:	3344      	adds	r3, #68	@ 0x44
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d943      	bls.n	8008d12 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008c8a:	78fa      	ldrb	r2, [r7, #3]
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	1a9b      	subs	r3, r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	3344      	adds	r3, #68	@ 0x44
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	331a      	adds	r3, #26
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d123      	bne.n	8008cfc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008cb4:	78fa      	ldrb	r2, [r7, #3]
 8008cb6:	6879      	ldr	r1, [r7, #4]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	011b      	lsls	r3, r3, #4
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	440b      	add	r3, r1
 8008cc2:	331b      	adds	r3, #27
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	6879      	ldr	r1, [r7, #4]
 8008ccc:	4613      	mov	r3, r2
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	1a9b      	subs	r3, r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	440b      	add	r3, r1
 8008cd6:	331c      	adds	r3, #28
 8008cd8:	2200      	movs	r2, #0
 8008cda:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008cdc:	78fb      	ldrb	r3, [r7, #3]
 8008cde:	015a      	lsls	r2, r3, #5
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	78fa      	ldrb	r2, [r7, #3]
 8008cec:	0151      	lsls	r1, r2, #5
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	440a      	add	r2, r1
 8008cf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cfa:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008cfc:	78fa      	ldrb	r2, [r7, #3]
 8008cfe:	6879      	ldr	r1, [r7, #4]
 8008d00:	4613      	mov	r3, r2
 8008d02:	011b      	lsls	r3, r3, #4
 8008d04:	1a9b      	subs	r3, r3, r2
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	440b      	add	r3, r1
 8008d0a:	334c      	adds	r3, #76	@ 0x4c
 8008d0c:	2204      	movs	r2, #4
 8008d0e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d10:	e229      	b.n	8009166 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008d12:	78fa      	ldrb	r2, [r7, #3]
 8008d14:	6879      	ldr	r1, [r7, #4]
 8008d16:	4613      	mov	r3, r2
 8008d18:	011b      	lsls	r3, r3, #4
 8008d1a:	1a9b      	subs	r3, r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	440b      	add	r3, r1
 8008d20:	334c      	adds	r3, #76	@ 0x4c
 8008d22:	2202      	movs	r2, #2
 8008d24:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d26:	78fa      	ldrb	r2, [r7, #3]
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	011b      	lsls	r3, r3, #4
 8008d2e:	1a9b      	subs	r3, r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	440b      	add	r3, r1
 8008d34:	3326      	adds	r3, #38	@ 0x26
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d00b      	beq.n	8008d54 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008d3c:	78fa      	ldrb	r2, [r7, #3]
 8008d3e:	6879      	ldr	r1, [r7, #4]
 8008d40:	4613      	mov	r3, r2
 8008d42:	011b      	lsls	r3, r3, #4
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	440b      	add	r3, r1
 8008d4a:	3326      	adds	r3, #38	@ 0x26
 8008d4c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	f040 8209 	bne.w	8009166 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	015a      	lsls	r2, r3, #5
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d6a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d72:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008d74:	78fb      	ldrb	r3, [r7, #3]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d80:	461a      	mov	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d86:	e1ee      	b.n	8009166 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008d88:	78fa      	ldrb	r2, [r7, #3]
 8008d8a:	6879      	ldr	r1, [r7, #4]
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	011b      	lsls	r3, r3, #4
 8008d90:	1a9b      	subs	r3, r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	440b      	add	r3, r1
 8008d96:	334d      	adds	r3, #77	@ 0x4d
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	2b05      	cmp	r3, #5
 8008d9c:	f040 80c8 	bne.w	8008f30 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008da0:	78fa      	ldrb	r2, [r7, #3]
 8008da2:	6879      	ldr	r1, [r7, #4]
 8008da4:	4613      	mov	r3, r2
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	1a9b      	subs	r3, r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	440b      	add	r3, r1
 8008dae:	334d      	adds	r3, #77	@ 0x4d
 8008db0:	2202      	movs	r2, #2
 8008db2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008db4:	78fa      	ldrb	r2, [r7, #3]
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	4613      	mov	r3, r2
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	1a9b      	subs	r3, r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	440b      	add	r3, r1
 8008dc2:	331b      	adds	r3, #27
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	f040 81ce 	bne.w	8009168 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008dcc:	78fa      	ldrb	r2, [r7, #3]
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	3326      	adds	r3, #38	@ 0x26
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d16b      	bne.n	8008eba <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008de2:	78fa      	ldrb	r2, [r7, #3]
 8008de4:	6879      	ldr	r1, [r7, #4]
 8008de6:	4613      	mov	r3, r2
 8008de8:	011b      	lsls	r3, r3, #4
 8008dea:	1a9b      	subs	r3, r3, r2
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	440b      	add	r3, r1
 8008df0:	3348      	adds	r3, #72	@ 0x48
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	1c59      	adds	r1, r3, #1
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	1a9b      	subs	r3, r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	4403      	add	r3, r0
 8008e02:	3348      	adds	r3, #72	@ 0x48
 8008e04:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008e06:	78fa      	ldrb	r2, [r7, #3]
 8008e08:	6879      	ldr	r1, [r7, #4]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	011b      	lsls	r3, r3, #4
 8008e0e:	1a9b      	subs	r3, r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	440b      	add	r3, r1
 8008e14:	3348      	adds	r3, #72	@ 0x48
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d943      	bls.n	8008ea4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008e1c:	78fa      	ldrb	r2, [r7, #3]
 8008e1e:	6879      	ldr	r1, [r7, #4]
 8008e20:	4613      	mov	r3, r2
 8008e22:	011b      	lsls	r3, r3, #4
 8008e24:	1a9b      	subs	r3, r3, r2
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	440b      	add	r3, r1
 8008e2a:	3348      	adds	r3, #72	@ 0x48
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008e30:	78fa      	ldrb	r2, [r7, #3]
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	4613      	mov	r3, r2
 8008e36:	011b      	lsls	r3, r3, #4
 8008e38:	1a9b      	subs	r3, r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	440b      	add	r3, r1
 8008e3e:	331b      	adds	r3, #27
 8008e40:	2200      	movs	r2, #0
 8008e42:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008e44:	78fa      	ldrb	r2, [r7, #3]
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	011b      	lsls	r3, r3, #4
 8008e4c:	1a9b      	subs	r3, r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	440b      	add	r3, r1
 8008e52:	3344      	adds	r3, #68	@ 0x44
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	d809      	bhi.n	8008e6e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008e5a:	78fa      	ldrb	r2, [r7, #3]
 8008e5c:	6879      	ldr	r1, [r7, #4]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	011b      	lsls	r3, r3, #4
 8008e62:	1a9b      	subs	r3, r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	440b      	add	r3, r1
 8008e68:	331c      	adds	r3, #28
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008e6e:	78fb      	ldrb	r3, [r7, #3]
 8008e70:	015a      	lsls	r2, r3, #5
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	4413      	add	r3, r2
 8008e76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	78fa      	ldrb	r2, [r7, #3]
 8008e7e:	0151      	lsls	r1, r2, #5
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	440a      	add	r2, r1
 8008e84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e8c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e8e:	78fa      	ldrb	r2, [r7, #3]
 8008e90:	6879      	ldr	r1, [r7, #4]
 8008e92:	4613      	mov	r3, r2
 8008e94:	011b      	lsls	r3, r3, #4
 8008e96:	1a9b      	subs	r3, r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	440b      	add	r3, r1
 8008e9c:	334c      	adds	r3, #76	@ 0x4c
 8008e9e:	2204      	movs	r2, #4
 8008ea0:	701a      	strb	r2, [r3, #0]
 8008ea2:	e014      	b.n	8008ece <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008ea4:	78fa      	ldrb	r2, [r7, #3]
 8008ea6:	6879      	ldr	r1, [r7, #4]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	011b      	lsls	r3, r3, #4
 8008eac:	1a9b      	subs	r3, r3, r2
 8008eae:	009b      	lsls	r3, r3, #2
 8008eb0:	440b      	add	r3, r1
 8008eb2:	334c      	adds	r3, #76	@ 0x4c
 8008eb4:	2202      	movs	r2, #2
 8008eb6:	701a      	strb	r2, [r3, #0]
 8008eb8:	e009      	b.n	8008ece <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	6879      	ldr	r1, [r7, #4]
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	011b      	lsls	r3, r3, #4
 8008ec2:	1a9b      	subs	r3, r3, r2
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	440b      	add	r3, r1
 8008ec8:	334c      	adds	r3, #76	@ 0x4c
 8008eca:	2202      	movs	r2, #2
 8008ecc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008ece:	78fa      	ldrb	r2, [r7, #3]
 8008ed0:	6879      	ldr	r1, [r7, #4]
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	011b      	lsls	r3, r3, #4
 8008ed6:	1a9b      	subs	r3, r3, r2
 8008ed8:	009b      	lsls	r3, r3, #2
 8008eda:	440b      	add	r3, r1
 8008edc:	3326      	adds	r3, #38	@ 0x26
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00b      	beq.n	8008efc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008ee4:	78fa      	ldrb	r2, [r7, #3]
 8008ee6:	6879      	ldr	r1, [r7, #4]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	011b      	lsls	r3, r3, #4
 8008eec:	1a9b      	subs	r3, r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	440b      	add	r3, r1
 8008ef2:	3326      	adds	r3, #38	@ 0x26
 8008ef4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	f040 8136 	bne.w	8009168 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008efc:	78fb      	ldrb	r3, [r7, #3]
 8008efe:	015a      	lsls	r2, r3, #5
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	4413      	add	r3, r2
 8008f04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f12:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f1a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008f1c:	78fb      	ldrb	r3, [r7, #3]
 8008f1e:	015a      	lsls	r2, r3, #5
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	4413      	add	r3, r2
 8008f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f28:	461a      	mov	r2, r3
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	6013      	str	r3, [r2, #0]
 8008f2e:	e11b      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008f30:	78fa      	ldrb	r2, [r7, #3]
 8008f32:	6879      	ldr	r1, [r7, #4]
 8008f34:	4613      	mov	r3, r2
 8008f36:	011b      	lsls	r3, r3, #4
 8008f38:	1a9b      	subs	r3, r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	440b      	add	r3, r1
 8008f3e:	334d      	adds	r3, #77	@ 0x4d
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	2b03      	cmp	r3, #3
 8008f44:	f040 8081 	bne.w	800904a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008f48:	78fa      	ldrb	r2, [r7, #3]
 8008f4a:	6879      	ldr	r1, [r7, #4]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	011b      	lsls	r3, r3, #4
 8008f50:	1a9b      	subs	r3, r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	334d      	adds	r3, #77	@ 0x4d
 8008f58:	2202      	movs	r2, #2
 8008f5a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008f5c:	78fa      	ldrb	r2, [r7, #3]
 8008f5e:	6879      	ldr	r1, [r7, #4]
 8008f60:	4613      	mov	r3, r2
 8008f62:	011b      	lsls	r3, r3, #4
 8008f64:	1a9b      	subs	r3, r3, r2
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	440b      	add	r3, r1
 8008f6a:	331b      	adds	r3, #27
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	f040 80fa 	bne.w	8009168 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f74:	78fa      	ldrb	r2, [r7, #3]
 8008f76:	6879      	ldr	r1, [r7, #4]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	011b      	lsls	r3, r3, #4
 8008f7c:	1a9b      	subs	r3, r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	440b      	add	r3, r1
 8008f82:	334c      	adds	r3, #76	@ 0x4c
 8008f84:	2202      	movs	r2, #2
 8008f86:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008f88:	78fb      	ldrb	r3, [r7, #3]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	78fa      	ldrb	r2, [r7, #3]
 8008f98:	0151      	lsls	r1, r2, #5
 8008f9a:	693a      	ldr	r2, [r7, #16]
 8008f9c:	440a      	add	r2, r1
 8008f9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fa6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	78fa      	ldrb	r2, [r7, #3]
 8008fb8:	0151      	lsls	r1, r2, #5
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	440a      	add	r2, r1
 8008fbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fc6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008fc8:	78fb      	ldrb	r3, [r7, #3]
 8008fca:	015a      	lsls	r2, r3, #5
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	4413      	add	r3, r2
 8008fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	78fa      	ldrb	r2, [r7, #3]
 8008fd8:	0151      	lsls	r1, r2, #5
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	440a      	add	r2, r1
 8008fde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fe2:	f023 0320 	bic.w	r3, r3, #32
 8008fe6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fe8:	78fa      	ldrb	r2, [r7, #3]
 8008fea:	6879      	ldr	r1, [r7, #4]
 8008fec:	4613      	mov	r3, r2
 8008fee:	011b      	lsls	r3, r3, #4
 8008ff0:	1a9b      	subs	r3, r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	440b      	add	r3, r1
 8008ff6:	3326      	adds	r3, #38	@ 0x26
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00b      	beq.n	8009016 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008ffe:	78fa      	ldrb	r2, [r7, #3]
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	4613      	mov	r3, r2
 8009004:	011b      	lsls	r3, r3, #4
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	440b      	add	r3, r1
 800900c:	3326      	adds	r3, #38	@ 0x26
 800900e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009010:	2b02      	cmp	r3, #2
 8009012:	f040 80a9 	bne.w	8009168 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009016:	78fb      	ldrb	r3, [r7, #3]
 8009018:	015a      	lsls	r2, r3, #5
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	4413      	add	r3, r2
 800901e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800902c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009034:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009036:	78fb      	ldrb	r3, [r7, #3]
 8009038:	015a      	lsls	r2, r3, #5
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	4413      	add	r3, r2
 800903e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009042:	461a      	mov	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	e08e      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800904a:	78fa      	ldrb	r2, [r7, #3]
 800904c:	6879      	ldr	r1, [r7, #4]
 800904e:	4613      	mov	r3, r2
 8009050:	011b      	lsls	r3, r3, #4
 8009052:	1a9b      	subs	r3, r3, r2
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	440b      	add	r3, r1
 8009058:	334d      	adds	r3, #77	@ 0x4d
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	2b04      	cmp	r3, #4
 800905e:	d143      	bne.n	80090e8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009060:	78fa      	ldrb	r2, [r7, #3]
 8009062:	6879      	ldr	r1, [r7, #4]
 8009064:	4613      	mov	r3, r2
 8009066:	011b      	lsls	r3, r3, #4
 8009068:	1a9b      	subs	r3, r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	440b      	add	r3, r1
 800906e:	334d      	adds	r3, #77	@ 0x4d
 8009070:	2202      	movs	r2, #2
 8009072:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009074:	78fa      	ldrb	r2, [r7, #3]
 8009076:	6879      	ldr	r1, [r7, #4]
 8009078:	4613      	mov	r3, r2
 800907a:	011b      	lsls	r3, r3, #4
 800907c:	1a9b      	subs	r3, r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	440b      	add	r3, r1
 8009082:	334c      	adds	r3, #76	@ 0x4c
 8009084:	2202      	movs	r2, #2
 8009086:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009088:	78fa      	ldrb	r2, [r7, #3]
 800908a:	6879      	ldr	r1, [r7, #4]
 800908c:	4613      	mov	r3, r2
 800908e:	011b      	lsls	r3, r3, #4
 8009090:	1a9b      	subs	r3, r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	440b      	add	r3, r1
 8009096:	3326      	adds	r3, #38	@ 0x26
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00a      	beq.n	80090b4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800909e:	78fa      	ldrb	r2, [r7, #3]
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	1a9b      	subs	r3, r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	3326      	adds	r3, #38	@ 0x26
 80090ae:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d159      	bne.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	015a      	lsls	r2, r3, #5
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	4413      	add	r3, r2
 80090bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090ca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090d2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80090d4:	78fb      	ldrb	r3, [r7, #3]
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090e0:	461a      	mov	r2, r3
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6013      	str	r3, [r2, #0]
 80090e6:	e03f      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80090e8:	78fa      	ldrb	r2, [r7, #3]
 80090ea:	6879      	ldr	r1, [r7, #4]
 80090ec:	4613      	mov	r3, r2
 80090ee:	011b      	lsls	r3, r3, #4
 80090f0:	1a9b      	subs	r3, r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	440b      	add	r3, r1
 80090f6:	334d      	adds	r3, #77	@ 0x4d
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	2b08      	cmp	r3, #8
 80090fc:	d126      	bne.n	800914c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80090fe:	78fa      	ldrb	r2, [r7, #3]
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	4613      	mov	r3, r2
 8009104:	011b      	lsls	r3, r3, #4
 8009106:	1a9b      	subs	r3, r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	440b      	add	r3, r1
 800910c:	334d      	adds	r3, #77	@ 0x4d
 800910e:	2202      	movs	r2, #2
 8009110:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009112:	78fa      	ldrb	r2, [r7, #3]
 8009114:	6879      	ldr	r1, [r7, #4]
 8009116:	4613      	mov	r3, r2
 8009118:	011b      	lsls	r3, r3, #4
 800911a:	1a9b      	subs	r3, r3, r2
 800911c:	009b      	lsls	r3, r3, #2
 800911e:	440b      	add	r3, r1
 8009120:	3344      	adds	r3, #68	@ 0x44
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	1c59      	adds	r1, r3, #1
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	4613      	mov	r3, r2
 800912a:	011b      	lsls	r3, r3, #4
 800912c:	1a9b      	subs	r3, r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	4403      	add	r3, r0
 8009132:	3344      	adds	r3, #68	@ 0x44
 8009134:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009136:	78fa      	ldrb	r2, [r7, #3]
 8009138:	6879      	ldr	r1, [r7, #4]
 800913a:	4613      	mov	r3, r2
 800913c:	011b      	lsls	r3, r3, #4
 800913e:	1a9b      	subs	r3, r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	440b      	add	r3, r1
 8009144:	334c      	adds	r3, #76	@ 0x4c
 8009146:	2204      	movs	r2, #4
 8009148:	701a      	strb	r2, [r3, #0]
 800914a:	e00d      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800914c:	78fa      	ldrb	r2, [r7, #3]
 800914e:	6879      	ldr	r1, [r7, #4]
 8009150:	4613      	mov	r3, r2
 8009152:	011b      	lsls	r3, r3, #4
 8009154:	1a9b      	subs	r3, r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	440b      	add	r3, r1
 800915a:	334d      	adds	r3, #77	@ 0x4d
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	2b02      	cmp	r3, #2
 8009160:	f000 8100 	beq.w	8009364 <HCD_HC_IN_IRQHandler+0xcca>
 8009164:	e000      	b.n	8009168 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009166:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009168:	78fa      	ldrb	r2, [r7, #3]
 800916a:	6879      	ldr	r1, [r7, #4]
 800916c:	4613      	mov	r3, r2
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	1a9b      	subs	r3, r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	440b      	add	r3, r1
 8009176:	334c      	adds	r3, #76	@ 0x4c
 8009178:	781a      	ldrb	r2, [r3, #0]
 800917a:	78fb      	ldrb	r3, [r7, #3]
 800917c:	4619      	mov	r1, r3
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f00e fda4 	bl	8017ccc <HAL_HCD_HC_NotifyURBChange_Callback>
 8009184:	e0ef      	b.n	8009366 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	78fa      	ldrb	r2, [r7, #3]
 800918c:	4611      	mov	r1, r2
 800918e:	4618      	mov	r0, r3
 8009190:	f008 fd27 	bl	8011be2 <USB_ReadChInterrupts>
 8009194:	4603      	mov	r3, r0
 8009196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800919a:	2b40      	cmp	r3, #64	@ 0x40
 800919c:	d12f      	bne.n	80091fe <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800919e:	78fb      	ldrb	r3, [r7, #3]
 80091a0:	015a      	lsls	r2, r3, #5
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	4413      	add	r3, r2
 80091a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091aa:	461a      	mov	r2, r3
 80091ac:	2340      	movs	r3, #64	@ 0x40
 80091ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80091b0:	78fa      	ldrb	r2, [r7, #3]
 80091b2:	6879      	ldr	r1, [r7, #4]
 80091b4:	4613      	mov	r3, r2
 80091b6:	011b      	lsls	r3, r3, #4
 80091b8:	1a9b      	subs	r3, r3, r2
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	440b      	add	r3, r1
 80091be:	334d      	adds	r3, #77	@ 0x4d
 80091c0:	2205      	movs	r2, #5
 80091c2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80091c4:	78fa      	ldrb	r2, [r7, #3]
 80091c6:	6879      	ldr	r1, [r7, #4]
 80091c8:	4613      	mov	r3, r2
 80091ca:	011b      	lsls	r3, r3, #4
 80091cc:	1a9b      	subs	r3, r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	440b      	add	r3, r1
 80091d2:	331a      	adds	r3, #26
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d109      	bne.n	80091ee <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80091da:	78fa      	ldrb	r2, [r7, #3]
 80091dc:	6879      	ldr	r1, [r7, #4]
 80091de:	4613      	mov	r3, r2
 80091e0:	011b      	lsls	r3, r3, #4
 80091e2:	1a9b      	subs	r3, r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	440b      	add	r3, r1
 80091e8:	3344      	adds	r3, #68	@ 0x44
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	78fa      	ldrb	r2, [r7, #3]
 80091f4:	4611      	mov	r1, r2
 80091f6:	4618      	mov	r0, r3
 80091f8:	f009 fa91 	bl	801271e <USB_HC_Halt>
 80091fc:	e0b3      	b.n	8009366 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	4611      	mov	r1, r2
 8009206:	4618      	mov	r0, r3
 8009208:	f008 fceb 	bl	8011be2 <USB_ReadChInterrupts>
 800920c:	4603      	mov	r3, r0
 800920e:	f003 0310 	and.w	r3, r3, #16
 8009212:	2b10      	cmp	r3, #16
 8009214:	f040 80a7 	bne.w	8009366 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009218:	78fa      	ldrb	r2, [r7, #3]
 800921a:	6879      	ldr	r1, [r7, #4]
 800921c:	4613      	mov	r3, r2
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	1a9b      	subs	r3, r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	3326      	adds	r3, #38	@ 0x26
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	2b03      	cmp	r3, #3
 800922c:	d11b      	bne.n	8009266 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800922e:	78fa      	ldrb	r2, [r7, #3]
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	4613      	mov	r3, r2
 8009234:	011b      	lsls	r3, r3, #4
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	440b      	add	r3, r1
 800923c:	3344      	adds	r3, #68	@ 0x44
 800923e:	2200      	movs	r2, #0
 8009240:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8009242:	78fa      	ldrb	r2, [r7, #3]
 8009244:	6879      	ldr	r1, [r7, #4]
 8009246:	4613      	mov	r3, r2
 8009248:	011b      	lsls	r3, r3, #4
 800924a:	1a9b      	subs	r3, r3, r2
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	440b      	add	r3, r1
 8009250:	334d      	adds	r3, #77	@ 0x4d
 8009252:	2204      	movs	r2, #4
 8009254:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	4611      	mov	r1, r2
 800925e:	4618      	mov	r0, r3
 8009260:	f009 fa5d 	bl	801271e <USB_HC_Halt>
 8009264:	e03f      	b.n	80092e6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009266:	78fa      	ldrb	r2, [r7, #3]
 8009268:	6879      	ldr	r1, [r7, #4]
 800926a:	4613      	mov	r3, r2
 800926c:	011b      	lsls	r3, r3, #4
 800926e:	1a9b      	subs	r3, r3, r2
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	440b      	add	r3, r1
 8009274:	3326      	adds	r3, #38	@ 0x26
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00a      	beq.n	8009292 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800927c:	78fa      	ldrb	r2, [r7, #3]
 800927e:	6879      	ldr	r1, [r7, #4]
 8009280:	4613      	mov	r3, r2
 8009282:	011b      	lsls	r3, r3, #4
 8009284:	1a9b      	subs	r3, r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	440b      	add	r3, r1
 800928a:	3326      	adds	r3, #38	@ 0x26
 800928c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800928e:	2b02      	cmp	r3, #2
 8009290:	d129      	bne.n	80092e6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009292:	78fa      	ldrb	r2, [r7, #3]
 8009294:	6879      	ldr	r1, [r7, #4]
 8009296:	4613      	mov	r3, r2
 8009298:	011b      	lsls	r3, r3, #4
 800929a:	1a9b      	subs	r3, r3, r2
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	440b      	add	r3, r1
 80092a0:	3344      	adds	r3, #68	@ 0x44
 80092a2:	2200      	movs	r2, #0
 80092a4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	799b      	ldrb	r3, [r3, #6]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00a      	beq.n	80092c4 <HCD_HC_IN_IRQHandler+0xc2a>
 80092ae:	78fa      	ldrb	r2, [r7, #3]
 80092b0:	6879      	ldr	r1, [r7, #4]
 80092b2:	4613      	mov	r3, r2
 80092b4:	011b      	lsls	r3, r3, #4
 80092b6:	1a9b      	subs	r3, r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	440b      	add	r3, r1
 80092bc:	331b      	adds	r3, #27
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d110      	bne.n	80092e6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80092c4:	78fa      	ldrb	r2, [r7, #3]
 80092c6:	6879      	ldr	r1, [r7, #4]
 80092c8:	4613      	mov	r3, r2
 80092ca:	011b      	lsls	r3, r3, #4
 80092cc:	1a9b      	subs	r3, r3, r2
 80092ce:	009b      	lsls	r3, r3, #2
 80092d0:	440b      	add	r3, r1
 80092d2:	334d      	adds	r3, #77	@ 0x4d
 80092d4:	2204      	movs	r2, #4
 80092d6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	78fa      	ldrb	r2, [r7, #3]
 80092de:	4611      	mov	r1, r2
 80092e0:	4618      	mov	r0, r3
 80092e2:	f009 fa1c 	bl	801271e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80092e6:	78fa      	ldrb	r2, [r7, #3]
 80092e8:	6879      	ldr	r1, [r7, #4]
 80092ea:	4613      	mov	r3, r2
 80092ec:	011b      	lsls	r3, r3, #4
 80092ee:	1a9b      	subs	r3, r3, r2
 80092f0:	009b      	lsls	r3, r3, #2
 80092f2:	440b      	add	r3, r1
 80092f4:	331b      	adds	r3, #27
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d129      	bne.n	8009350 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80092fc:	78fa      	ldrb	r2, [r7, #3]
 80092fe:	6879      	ldr	r1, [r7, #4]
 8009300:	4613      	mov	r3, r2
 8009302:	011b      	lsls	r3, r3, #4
 8009304:	1a9b      	subs	r3, r3, r2
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	440b      	add	r3, r1
 800930a:	331b      	adds	r3, #27
 800930c:	2200      	movs	r2, #0
 800930e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009310:	78fb      	ldrb	r3, [r7, #3]
 8009312:	015a      	lsls	r2, r3, #5
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	4413      	add	r3, r2
 8009318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	78fa      	ldrb	r2, [r7, #3]
 8009320:	0151      	lsls	r1, r2, #5
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	440a      	add	r2, r1
 8009326:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800932a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800932e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8009330:	78fb      	ldrb	r3, [r7, #3]
 8009332:	015a      	lsls	r2, r3, #5
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	4413      	add	r3, r2
 8009338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	78fa      	ldrb	r2, [r7, #3]
 8009340:	0151      	lsls	r1, r2, #5
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	440a      	add	r2, r1
 8009346:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800934a:	f043 0320 	orr.w	r3, r3, #32
 800934e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009350:	78fb      	ldrb	r3, [r7, #3]
 8009352:	015a      	lsls	r2, r3, #5
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	4413      	add	r3, r2
 8009358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800935c:	461a      	mov	r2, r3
 800935e:	2310      	movs	r3, #16
 8009360:	6093      	str	r3, [r2, #8]
 8009362:	e000      	b.n	8009366 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009364:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8009366:	3718      	adds	r7, #24
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b086      	sub	sp, #24
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	460b      	mov	r3, r1
 8009376:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	78fa      	ldrb	r2, [r7, #3]
 8009388:	4611      	mov	r1, r2
 800938a:	4618      	mov	r0, r3
 800938c:	f008 fc29 	bl	8011be2 <USB_ReadChInterrupts>
 8009390:	4603      	mov	r3, r0
 8009392:	f003 0304 	and.w	r3, r3, #4
 8009396:	2b04      	cmp	r3, #4
 8009398:	d11b      	bne.n	80093d2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800939a:	78fb      	ldrb	r3, [r7, #3]
 800939c:	015a      	lsls	r2, r3, #5
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	4413      	add	r3, r2
 80093a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093a6:	461a      	mov	r2, r3
 80093a8:	2304      	movs	r3, #4
 80093aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80093ac:	78fa      	ldrb	r2, [r7, #3]
 80093ae:	6879      	ldr	r1, [r7, #4]
 80093b0:	4613      	mov	r3, r2
 80093b2:	011b      	lsls	r3, r3, #4
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	440b      	add	r3, r1
 80093ba:	334d      	adds	r3, #77	@ 0x4d
 80093bc:	2207      	movs	r2, #7
 80093be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	78fa      	ldrb	r2, [r7, #3]
 80093c6:	4611      	mov	r1, r2
 80093c8:	4618      	mov	r0, r3
 80093ca:	f009 f9a8 	bl	801271e <USB_HC_Halt>
 80093ce:	f000 bc89 	b.w	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	78fa      	ldrb	r2, [r7, #3]
 80093d8:	4611      	mov	r1, r2
 80093da:	4618      	mov	r0, r3
 80093dc:	f008 fc01 	bl	8011be2 <USB_ReadChInterrupts>
 80093e0:	4603      	mov	r3, r0
 80093e2:	f003 0320 	and.w	r3, r3, #32
 80093e6:	2b20      	cmp	r3, #32
 80093e8:	f040 8082 	bne.w	80094f0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80093ec:	78fb      	ldrb	r3, [r7, #3]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093f8:	461a      	mov	r2, r3
 80093fa:	2320      	movs	r3, #32
 80093fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80093fe:	78fa      	ldrb	r2, [r7, #3]
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	4613      	mov	r3, r2
 8009404:	011b      	lsls	r3, r3, #4
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	440b      	add	r3, r1
 800940c:	3319      	adds	r3, #25
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d124      	bne.n	800945e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009414:	78fa      	ldrb	r2, [r7, #3]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	4613      	mov	r3, r2
 800941a:	011b      	lsls	r3, r3, #4
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	440b      	add	r3, r1
 8009422:	3319      	adds	r3, #25
 8009424:	2200      	movs	r2, #0
 8009426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009428:	78fa      	ldrb	r2, [r7, #3]
 800942a:	6879      	ldr	r1, [r7, #4]
 800942c:	4613      	mov	r3, r2
 800942e:	011b      	lsls	r3, r3, #4
 8009430:	1a9b      	subs	r3, r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	440b      	add	r3, r1
 8009436:	334c      	adds	r3, #76	@ 0x4c
 8009438:	2202      	movs	r2, #2
 800943a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800943c:	78fa      	ldrb	r2, [r7, #3]
 800943e:	6879      	ldr	r1, [r7, #4]
 8009440:	4613      	mov	r3, r2
 8009442:	011b      	lsls	r3, r3, #4
 8009444:	1a9b      	subs	r3, r3, r2
 8009446:	009b      	lsls	r3, r3, #2
 8009448:	440b      	add	r3, r1
 800944a:	334d      	adds	r3, #77	@ 0x4d
 800944c:	2203      	movs	r2, #3
 800944e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	78fa      	ldrb	r2, [r7, #3]
 8009456:	4611      	mov	r1, r2
 8009458:	4618      	mov	r0, r3
 800945a:	f009 f960 	bl	801271e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800945e:	78fa      	ldrb	r2, [r7, #3]
 8009460:	6879      	ldr	r1, [r7, #4]
 8009462:	4613      	mov	r3, r2
 8009464:	011b      	lsls	r3, r3, #4
 8009466:	1a9b      	subs	r3, r3, r2
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	440b      	add	r3, r1
 800946c:	331a      	adds	r3, #26
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	2b01      	cmp	r3, #1
 8009472:	f040 8437 	bne.w	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
 8009476:	78fa      	ldrb	r2, [r7, #3]
 8009478:	6879      	ldr	r1, [r7, #4]
 800947a:	4613      	mov	r3, r2
 800947c:	011b      	lsls	r3, r3, #4
 800947e:	1a9b      	subs	r3, r3, r2
 8009480:	009b      	lsls	r3, r3, #2
 8009482:	440b      	add	r3, r1
 8009484:	331b      	adds	r3, #27
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	f040 842b 	bne.w	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800948e:	78fa      	ldrb	r2, [r7, #3]
 8009490:	6879      	ldr	r1, [r7, #4]
 8009492:	4613      	mov	r3, r2
 8009494:	011b      	lsls	r3, r3, #4
 8009496:	1a9b      	subs	r3, r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	440b      	add	r3, r1
 800949c:	3326      	adds	r3, #38	@ 0x26
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d009      	beq.n	80094b8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80094a4:	78fa      	ldrb	r2, [r7, #3]
 80094a6:	6879      	ldr	r1, [r7, #4]
 80094a8:	4613      	mov	r3, r2
 80094aa:	011b      	lsls	r3, r3, #4
 80094ac:	1a9b      	subs	r3, r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	440b      	add	r3, r1
 80094b2:	331b      	adds	r3, #27
 80094b4:	2201      	movs	r2, #1
 80094b6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80094b8:	78fa      	ldrb	r2, [r7, #3]
 80094ba:	6879      	ldr	r1, [r7, #4]
 80094bc:	4613      	mov	r3, r2
 80094be:	011b      	lsls	r3, r3, #4
 80094c0:	1a9b      	subs	r3, r3, r2
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	440b      	add	r3, r1
 80094c6:	334d      	adds	r3, #77	@ 0x4d
 80094c8:	2203      	movs	r2, #3
 80094ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	78fa      	ldrb	r2, [r7, #3]
 80094d2:	4611      	mov	r1, r2
 80094d4:	4618      	mov	r0, r3
 80094d6:	f009 f922 	bl	801271e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80094da:	78fa      	ldrb	r2, [r7, #3]
 80094dc:	6879      	ldr	r1, [r7, #4]
 80094de:	4613      	mov	r3, r2
 80094e0:	011b      	lsls	r3, r3, #4
 80094e2:	1a9b      	subs	r3, r3, r2
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	440b      	add	r3, r1
 80094e8:	3344      	adds	r3, #68	@ 0x44
 80094ea:	2200      	movs	r2, #0
 80094ec:	601a      	str	r2, [r3, #0]
 80094ee:	e3f9      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	78fa      	ldrb	r2, [r7, #3]
 80094f6:	4611      	mov	r1, r2
 80094f8:	4618      	mov	r0, r3
 80094fa:	f008 fb72 	bl	8011be2 <USB_ReadChInterrupts>
 80094fe:	4603      	mov	r3, r0
 8009500:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009508:	d111      	bne.n	800952e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800950a:	78fb      	ldrb	r3, [r7, #3]
 800950c:	015a      	lsls	r2, r3, #5
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	4413      	add	r3, r2
 8009512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009516:	461a      	mov	r2, r3
 8009518:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800951c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	78fa      	ldrb	r2, [r7, #3]
 8009524:	4611      	mov	r1, r2
 8009526:	4618      	mov	r0, r3
 8009528:	f009 f8f9 	bl	801271e <USB_HC_Halt>
 800952c:	e3da      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	78fa      	ldrb	r2, [r7, #3]
 8009534:	4611      	mov	r1, r2
 8009536:	4618      	mov	r0, r3
 8009538:	f008 fb53 	bl	8011be2 <USB_ReadChInterrupts>
 800953c:	4603      	mov	r3, r0
 800953e:	f003 0301 	and.w	r3, r3, #1
 8009542:	2b01      	cmp	r3, #1
 8009544:	d168      	bne.n	8009618 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009546:	78fa      	ldrb	r2, [r7, #3]
 8009548:	6879      	ldr	r1, [r7, #4]
 800954a:	4613      	mov	r3, r2
 800954c:	011b      	lsls	r3, r3, #4
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	440b      	add	r3, r1
 8009554:	3344      	adds	r3, #68	@ 0x44
 8009556:	2200      	movs	r2, #0
 8009558:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	78fa      	ldrb	r2, [r7, #3]
 8009560:	4611      	mov	r1, r2
 8009562:	4618      	mov	r0, r3
 8009564:	f008 fb3d 	bl	8011be2 <USB_ReadChInterrupts>
 8009568:	4603      	mov	r3, r0
 800956a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800956e:	2b40      	cmp	r3, #64	@ 0x40
 8009570:	d112      	bne.n	8009598 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009572:	78fa      	ldrb	r2, [r7, #3]
 8009574:	6879      	ldr	r1, [r7, #4]
 8009576:	4613      	mov	r3, r2
 8009578:	011b      	lsls	r3, r3, #4
 800957a:	1a9b      	subs	r3, r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	440b      	add	r3, r1
 8009580:	3319      	adds	r3, #25
 8009582:	2201      	movs	r2, #1
 8009584:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009586:	78fb      	ldrb	r3, [r7, #3]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	4413      	add	r3, r2
 800958e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009592:	461a      	mov	r2, r3
 8009594:	2340      	movs	r3, #64	@ 0x40
 8009596:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009598:	78fa      	ldrb	r2, [r7, #3]
 800959a:	6879      	ldr	r1, [r7, #4]
 800959c:	4613      	mov	r3, r2
 800959e:	011b      	lsls	r3, r3, #4
 80095a0:	1a9b      	subs	r3, r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	440b      	add	r3, r1
 80095a6:	331b      	adds	r3, #27
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d019      	beq.n	80095e2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	011b      	lsls	r3, r3, #4
 80095b6:	1a9b      	subs	r3, r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	440b      	add	r3, r1
 80095bc:	331b      	adds	r3, #27
 80095be:	2200      	movs	r2, #0
 80095c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80095c2:	78fb      	ldrb	r3, [r7, #3]
 80095c4:	015a      	lsls	r2, r3, #5
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	4413      	add	r3, r2
 80095ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	78fa      	ldrb	r2, [r7, #3]
 80095d2:	0151      	lsls	r1, r2, #5
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	440a      	add	r2, r1
 80095d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80095dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095e0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80095e2:	78fb      	ldrb	r3, [r7, #3]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095ee:	461a      	mov	r2, r3
 80095f0:	2301      	movs	r3, #1
 80095f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80095f4:	78fa      	ldrb	r2, [r7, #3]
 80095f6:	6879      	ldr	r1, [r7, #4]
 80095f8:	4613      	mov	r3, r2
 80095fa:	011b      	lsls	r3, r3, #4
 80095fc:	1a9b      	subs	r3, r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	440b      	add	r3, r1
 8009602:	334d      	adds	r3, #77	@ 0x4d
 8009604:	2201      	movs	r2, #1
 8009606:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	78fa      	ldrb	r2, [r7, #3]
 800960e:	4611      	mov	r1, r2
 8009610:	4618      	mov	r0, r3
 8009612:	f009 f884 	bl	801271e <USB_HC_Halt>
 8009616:	e365      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	78fa      	ldrb	r2, [r7, #3]
 800961e:	4611      	mov	r1, r2
 8009620:	4618      	mov	r0, r3
 8009622:	f008 fade 	bl	8011be2 <USB_ReadChInterrupts>
 8009626:	4603      	mov	r3, r0
 8009628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800962c:	2b40      	cmp	r3, #64	@ 0x40
 800962e:	d139      	bne.n	80096a4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009630:	78fa      	ldrb	r2, [r7, #3]
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4613      	mov	r3, r2
 8009636:	011b      	lsls	r3, r3, #4
 8009638:	1a9b      	subs	r3, r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	334d      	adds	r3, #77	@ 0x4d
 8009640:	2205      	movs	r2, #5
 8009642:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009644:	78fa      	ldrb	r2, [r7, #3]
 8009646:	6879      	ldr	r1, [r7, #4]
 8009648:	4613      	mov	r3, r2
 800964a:	011b      	lsls	r3, r3, #4
 800964c:	1a9b      	subs	r3, r3, r2
 800964e:	009b      	lsls	r3, r3, #2
 8009650:	440b      	add	r3, r1
 8009652:	331a      	adds	r3, #26
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800965a:	78fa      	ldrb	r2, [r7, #3]
 800965c:	6879      	ldr	r1, [r7, #4]
 800965e:	4613      	mov	r3, r2
 8009660:	011b      	lsls	r3, r3, #4
 8009662:	1a9b      	subs	r3, r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	440b      	add	r3, r1
 8009668:	3319      	adds	r3, #25
 800966a:	2201      	movs	r2, #1
 800966c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	6879      	ldr	r1, [r7, #4]
 8009672:	4613      	mov	r3, r2
 8009674:	011b      	lsls	r3, r3, #4
 8009676:	1a9b      	subs	r3, r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	440b      	add	r3, r1
 800967c:	3344      	adds	r3, #68	@ 0x44
 800967e:	2200      	movs	r2, #0
 8009680:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	78fa      	ldrb	r2, [r7, #3]
 8009688:	4611      	mov	r1, r2
 800968a:	4618      	mov	r0, r3
 800968c:	f009 f847 	bl	801271e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	015a      	lsls	r2, r3, #5
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	4413      	add	r3, r2
 8009698:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800969c:	461a      	mov	r2, r3
 800969e:	2340      	movs	r3, #64	@ 0x40
 80096a0:	6093      	str	r3, [r2, #8]
 80096a2:	e31f      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	78fa      	ldrb	r2, [r7, #3]
 80096aa:	4611      	mov	r1, r2
 80096ac:	4618      	mov	r0, r3
 80096ae:	f008 fa98 	bl	8011be2 <USB_ReadChInterrupts>
 80096b2:	4603      	mov	r3, r0
 80096b4:	f003 0308 	and.w	r3, r3, #8
 80096b8:	2b08      	cmp	r3, #8
 80096ba:	d11a      	bne.n	80096f2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80096bc:	78fb      	ldrb	r3, [r7, #3]
 80096be:	015a      	lsls	r2, r3, #5
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	4413      	add	r3, r2
 80096c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096c8:	461a      	mov	r2, r3
 80096ca:	2308      	movs	r3, #8
 80096cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80096ce:	78fa      	ldrb	r2, [r7, #3]
 80096d0:	6879      	ldr	r1, [r7, #4]
 80096d2:	4613      	mov	r3, r2
 80096d4:	011b      	lsls	r3, r3, #4
 80096d6:	1a9b      	subs	r3, r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	440b      	add	r3, r1
 80096dc:	334d      	adds	r3, #77	@ 0x4d
 80096de:	2206      	movs	r2, #6
 80096e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	78fa      	ldrb	r2, [r7, #3]
 80096e8:	4611      	mov	r1, r2
 80096ea:	4618      	mov	r0, r3
 80096ec:	f009 f817 	bl	801271e <USB_HC_Halt>
 80096f0:	e2f8      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	78fa      	ldrb	r2, [r7, #3]
 80096f8:	4611      	mov	r1, r2
 80096fa:	4618      	mov	r0, r3
 80096fc:	f008 fa71 	bl	8011be2 <USB_ReadChInterrupts>
 8009700:	4603      	mov	r3, r0
 8009702:	f003 0310 	and.w	r3, r3, #16
 8009706:	2b10      	cmp	r3, #16
 8009708:	d144      	bne.n	8009794 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800970a:	78fa      	ldrb	r2, [r7, #3]
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	4613      	mov	r3, r2
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	440b      	add	r3, r1
 8009718:	3344      	adds	r3, #68	@ 0x44
 800971a:	2200      	movs	r2, #0
 800971c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800971e:	78fa      	ldrb	r2, [r7, #3]
 8009720:	6879      	ldr	r1, [r7, #4]
 8009722:	4613      	mov	r3, r2
 8009724:	011b      	lsls	r3, r3, #4
 8009726:	1a9b      	subs	r3, r3, r2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	440b      	add	r3, r1
 800972c:	334d      	adds	r3, #77	@ 0x4d
 800972e:	2204      	movs	r2, #4
 8009730:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009732:	78fa      	ldrb	r2, [r7, #3]
 8009734:	6879      	ldr	r1, [r7, #4]
 8009736:	4613      	mov	r3, r2
 8009738:	011b      	lsls	r3, r3, #4
 800973a:	1a9b      	subs	r3, r3, r2
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	440b      	add	r3, r1
 8009740:	3319      	adds	r3, #25
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d114      	bne.n	8009772 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009748:	78fa      	ldrb	r2, [r7, #3]
 800974a:	6879      	ldr	r1, [r7, #4]
 800974c:	4613      	mov	r3, r2
 800974e:	011b      	lsls	r3, r3, #4
 8009750:	1a9b      	subs	r3, r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	440b      	add	r3, r1
 8009756:	3318      	adds	r3, #24
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d109      	bne.n	8009772 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800975e:	78fa      	ldrb	r2, [r7, #3]
 8009760:	6879      	ldr	r1, [r7, #4]
 8009762:	4613      	mov	r3, r2
 8009764:	011b      	lsls	r3, r3, #4
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	440b      	add	r3, r1
 800976c:	3319      	adds	r3, #25
 800976e:	2201      	movs	r2, #1
 8009770:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	78fa      	ldrb	r2, [r7, #3]
 8009778:	4611      	mov	r1, r2
 800977a:	4618      	mov	r0, r3
 800977c:	f008 ffcf 	bl	801271e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009780:	78fb      	ldrb	r3, [r7, #3]
 8009782:	015a      	lsls	r2, r3, #5
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	4413      	add	r3, r2
 8009788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800978c:	461a      	mov	r2, r3
 800978e:	2310      	movs	r3, #16
 8009790:	6093      	str	r3, [r2, #8]
 8009792:	e2a7      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	78fa      	ldrb	r2, [r7, #3]
 800979a:	4611      	mov	r1, r2
 800979c:	4618      	mov	r0, r3
 800979e:	f008 fa20 	bl	8011be2 <USB_ReadChInterrupts>
 80097a2:	4603      	mov	r3, r0
 80097a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097a8:	2b80      	cmp	r3, #128	@ 0x80
 80097aa:	f040 8083 	bne.w	80098b4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	799b      	ldrb	r3, [r3, #6]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d111      	bne.n	80097da <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80097b6:	78fa      	ldrb	r2, [r7, #3]
 80097b8:	6879      	ldr	r1, [r7, #4]
 80097ba:	4613      	mov	r3, r2
 80097bc:	011b      	lsls	r3, r3, #4
 80097be:	1a9b      	subs	r3, r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	440b      	add	r3, r1
 80097c4:	334d      	adds	r3, #77	@ 0x4d
 80097c6:	2207      	movs	r2, #7
 80097c8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	78fa      	ldrb	r2, [r7, #3]
 80097d0:	4611      	mov	r1, r2
 80097d2:	4618      	mov	r0, r3
 80097d4:	f008 ffa3 	bl	801271e <USB_HC_Halt>
 80097d8:	e062      	b.n	80098a0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80097da:	78fa      	ldrb	r2, [r7, #3]
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	4613      	mov	r3, r2
 80097e0:	011b      	lsls	r3, r3, #4
 80097e2:	1a9b      	subs	r3, r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3344      	adds	r3, #68	@ 0x44
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	1c59      	adds	r1, r3, #1
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	4613      	mov	r3, r2
 80097f2:	011b      	lsls	r3, r3, #4
 80097f4:	1a9b      	subs	r3, r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	4403      	add	r3, r0
 80097fa:	3344      	adds	r3, #68	@ 0x44
 80097fc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097fe:	78fa      	ldrb	r2, [r7, #3]
 8009800:	6879      	ldr	r1, [r7, #4]
 8009802:	4613      	mov	r3, r2
 8009804:	011b      	lsls	r3, r3, #4
 8009806:	1a9b      	subs	r3, r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	440b      	add	r3, r1
 800980c:	3344      	adds	r3, #68	@ 0x44
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b02      	cmp	r3, #2
 8009812:	d922      	bls.n	800985a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009814:	78fa      	ldrb	r2, [r7, #3]
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	4613      	mov	r3, r2
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	1a9b      	subs	r3, r3, r2
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	440b      	add	r3, r1
 8009822:	3344      	adds	r3, #68	@ 0x44
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009828:	78fa      	ldrb	r2, [r7, #3]
 800982a:	6879      	ldr	r1, [r7, #4]
 800982c:	4613      	mov	r3, r2
 800982e:	011b      	lsls	r3, r3, #4
 8009830:	1a9b      	subs	r3, r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	440b      	add	r3, r1
 8009836:	334c      	adds	r3, #76	@ 0x4c
 8009838:	2204      	movs	r2, #4
 800983a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800983c:	78fa      	ldrb	r2, [r7, #3]
 800983e:	6879      	ldr	r1, [r7, #4]
 8009840:	4613      	mov	r3, r2
 8009842:	011b      	lsls	r3, r3, #4
 8009844:	1a9b      	subs	r3, r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	334c      	adds	r3, #76	@ 0x4c
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	78fb      	ldrb	r3, [r7, #3]
 8009850:	4619      	mov	r1, r3
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f00e fa3a 	bl	8017ccc <HAL_HCD_HC_NotifyURBChange_Callback>
 8009858:	e022      	b.n	80098a0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800985a:	78fa      	ldrb	r2, [r7, #3]
 800985c:	6879      	ldr	r1, [r7, #4]
 800985e:	4613      	mov	r3, r2
 8009860:	011b      	lsls	r3, r3, #4
 8009862:	1a9b      	subs	r3, r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	440b      	add	r3, r1
 8009868:	334c      	adds	r3, #76	@ 0x4c
 800986a:	2202      	movs	r2, #2
 800986c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800986e:	78fb      	ldrb	r3, [r7, #3]
 8009870:	015a      	lsls	r2, r3, #5
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	4413      	add	r3, r2
 8009876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009884:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800988c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800988e:	78fb      	ldrb	r3, [r7, #3]
 8009890:	015a      	lsls	r2, r3, #5
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	4413      	add	r3, r2
 8009896:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800989a:	461a      	mov	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80098a0:	78fb      	ldrb	r3, [r7, #3]
 80098a2:	015a      	lsls	r2, r3, #5
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	4413      	add	r3, r2
 80098a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ac:	461a      	mov	r2, r3
 80098ae:	2380      	movs	r3, #128	@ 0x80
 80098b0:	6093      	str	r3, [r2, #8]
 80098b2:	e217      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	78fa      	ldrb	r2, [r7, #3]
 80098ba:	4611      	mov	r1, r2
 80098bc:	4618      	mov	r0, r3
 80098be:	f008 f990 	bl	8011be2 <USB_ReadChInterrupts>
 80098c2:	4603      	mov	r3, r0
 80098c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098cc:	d11b      	bne.n	8009906 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80098ce:	78fa      	ldrb	r2, [r7, #3]
 80098d0:	6879      	ldr	r1, [r7, #4]
 80098d2:	4613      	mov	r3, r2
 80098d4:	011b      	lsls	r3, r3, #4
 80098d6:	1a9b      	subs	r3, r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	440b      	add	r3, r1
 80098dc:	334d      	adds	r3, #77	@ 0x4d
 80098de:	2209      	movs	r2, #9
 80098e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	78fa      	ldrb	r2, [r7, #3]
 80098e8:	4611      	mov	r1, r2
 80098ea:	4618      	mov	r0, r3
 80098ec:	f008 ff17 	bl	801271e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80098f0:	78fb      	ldrb	r3, [r7, #3]
 80098f2:	015a      	lsls	r2, r3, #5
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	4413      	add	r3, r2
 80098f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098fc:	461a      	mov	r2, r3
 80098fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009902:	6093      	str	r3, [r2, #8]
 8009904:	e1ee      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	78fa      	ldrb	r2, [r7, #3]
 800990c:	4611      	mov	r1, r2
 800990e:	4618      	mov	r0, r3
 8009910:	f008 f967 	bl	8011be2 <USB_ReadChInterrupts>
 8009914:	4603      	mov	r3, r0
 8009916:	f003 0302 	and.w	r3, r3, #2
 800991a:	2b02      	cmp	r3, #2
 800991c:	f040 81df 	bne.w	8009cde <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009920:	78fb      	ldrb	r3, [r7, #3]
 8009922:	015a      	lsls	r2, r3, #5
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	4413      	add	r3, r2
 8009928:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800992c:	461a      	mov	r2, r3
 800992e:	2302      	movs	r3, #2
 8009930:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009932:	78fa      	ldrb	r2, [r7, #3]
 8009934:	6879      	ldr	r1, [r7, #4]
 8009936:	4613      	mov	r3, r2
 8009938:	011b      	lsls	r3, r3, #4
 800993a:	1a9b      	subs	r3, r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	440b      	add	r3, r1
 8009940:	334d      	adds	r3, #77	@ 0x4d
 8009942:	781b      	ldrb	r3, [r3, #0]
 8009944:	2b01      	cmp	r3, #1
 8009946:	f040 8093 	bne.w	8009a70 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800994a:	78fa      	ldrb	r2, [r7, #3]
 800994c:	6879      	ldr	r1, [r7, #4]
 800994e:	4613      	mov	r3, r2
 8009950:	011b      	lsls	r3, r3, #4
 8009952:	1a9b      	subs	r3, r3, r2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	440b      	add	r3, r1
 8009958:	334d      	adds	r3, #77	@ 0x4d
 800995a:	2202      	movs	r2, #2
 800995c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800995e:	78fa      	ldrb	r2, [r7, #3]
 8009960:	6879      	ldr	r1, [r7, #4]
 8009962:	4613      	mov	r3, r2
 8009964:	011b      	lsls	r3, r3, #4
 8009966:	1a9b      	subs	r3, r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	440b      	add	r3, r1
 800996c:	334c      	adds	r3, #76	@ 0x4c
 800996e:	2201      	movs	r2, #1
 8009970:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009972:	78fa      	ldrb	r2, [r7, #3]
 8009974:	6879      	ldr	r1, [r7, #4]
 8009976:	4613      	mov	r3, r2
 8009978:	011b      	lsls	r3, r3, #4
 800997a:	1a9b      	subs	r3, r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	440b      	add	r3, r1
 8009980:	3326      	adds	r3, #38	@ 0x26
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	2b02      	cmp	r3, #2
 8009986:	d00b      	beq.n	80099a0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009988:	78fa      	ldrb	r2, [r7, #3]
 800998a:	6879      	ldr	r1, [r7, #4]
 800998c:	4613      	mov	r3, r2
 800998e:	011b      	lsls	r3, r3, #4
 8009990:	1a9b      	subs	r3, r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	440b      	add	r3, r1
 8009996:	3326      	adds	r3, #38	@ 0x26
 8009998:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800999a:	2b03      	cmp	r3, #3
 800999c:	f040 8190 	bne.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	799b      	ldrb	r3, [r3, #6]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d115      	bne.n	80099d4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80099a8:	78fa      	ldrb	r2, [r7, #3]
 80099aa:	6879      	ldr	r1, [r7, #4]
 80099ac:	4613      	mov	r3, r2
 80099ae:	011b      	lsls	r3, r3, #4
 80099b0:	1a9b      	subs	r3, r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	440b      	add	r3, r1
 80099b6:	333d      	adds	r3, #61	@ 0x3d
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	78fa      	ldrb	r2, [r7, #3]
 80099bc:	f083 0301 	eor.w	r3, r3, #1
 80099c0:	b2d8      	uxtb	r0, r3
 80099c2:	6879      	ldr	r1, [r7, #4]
 80099c4:	4613      	mov	r3, r2
 80099c6:	011b      	lsls	r3, r3, #4
 80099c8:	1a9b      	subs	r3, r3, r2
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	440b      	add	r3, r1
 80099ce:	333d      	adds	r3, #61	@ 0x3d
 80099d0:	4602      	mov	r2, r0
 80099d2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	799b      	ldrb	r3, [r3, #6]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	f040 8171 	bne.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
 80099de:	78fa      	ldrb	r2, [r7, #3]
 80099e0:	6879      	ldr	r1, [r7, #4]
 80099e2:	4613      	mov	r3, r2
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	1a9b      	subs	r3, r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	440b      	add	r3, r1
 80099ec:	3334      	adds	r3, #52	@ 0x34
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 8165 	beq.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80099f6:	78fa      	ldrb	r2, [r7, #3]
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	4613      	mov	r3, r2
 80099fc:	011b      	lsls	r3, r3, #4
 80099fe:	1a9b      	subs	r3, r3, r2
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	440b      	add	r3, r1
 8009a04:	3334      	adds	r3, #52	@ 0x34
 8009a06:	6819      	ldr	r1, [r3, #0]
 8009a08:	78fa      	ldrb	r2, [r7, #3]
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	4613      	mov	r3, r2
 8009a0e:	011b      	lsls	r3, r3, #4
 8009a10:	1a9b      	subs	r3, r3, r2
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4403      	add	r3, r0
 8009a16:	3328      	adds	r3, #40	@ 0x28
 8009a18:	881b      	ldrh	r3, [r3, #0]
 8009a1a:	440b      	add	r3, r1
 8009a1c:	1e59      	subs	r1, r3, #1
 8009a1e:	78fa      	ldrb	r2, [r7, #3]
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	4613      	mov	r3, r2
 8009a24:	011b      	lsls	r3, r3, #4
 8009a26:	1a9b      	subs	r3, r3, r2
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	4403      	add	r3, r0
 8009a2c:	3328      	adds	r3, #40	@ 0x28
 8009a2e:	881b      	ldrh	r3, [r3, #0]
 8009a30:	fbb1 f3f3 	udiv	r3, r1, r3
 8009a34:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	f003 0301 	and.w	r3, r3, #1
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f000 813f 	beq.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009a42:	78fa      	ldrb	r2, [r7, #3]
 8009a44:	6879      	ldr	r1, [r7, #4]
 8009a46:	4613      	mov	r3, r2
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	1a9b      	subs	r3, r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	440b      	add	r3, r1
 8009a50:	333d      	adds	r3, #61	@ 0x3d
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	78fa      	ldrb	r2, [r7, #3]
 8009a56:	f083 0301 	eor.w	r3, r3, #1
 8009a5a:	b2d8      	uxtb	r0, r3
 8009a5c:	6879      	ldr	r1, [r7, #4]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	011b      	lsls	r3, r3, #4
 8009a62:	1a9b      	subs	r3, r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	440b      	add	r3, r1
 8009a68:	333d      	adds	r3, #61	@ 0x3d
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	701a      	strb	r2, [r3, #0]
 8009a6e:	e127      	b.n	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009a70:	78fa      	ldrb	r2, [r7, #3]
 8009a72:	6879      	ldr	r1, [r7, #4]
 8009a74:	4613      	mov	r3, r2
 8009a76:	011b      	lsls	r3, r3, #4
 8009a78:	1a9b      	subs	r3, r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	440b      	add	r3, r1
 8009a7e:	334d      	adds	r3, #77	@ 0x4d
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	2b03      	cmp	r3, #3
 8009a84:	d120      	bne.n	8009ac8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a86:	78fa      	ldrb	r2, [r7, #3]
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	011b      	lsls	r3, r3, #4
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	334d      	adds	r3, #77	@ 0x4d
 8009a96:	2202      	movs	r2, #2
 8009a98:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009a9a:	78fa      	ldrb	r2, [r7, #3]
 8009a9c:	6879      	ldr	r1, [r7, #4]
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	011b      	lsls	r3, r3, #4
 8009aa2:	1a9b      	subs	r3, r3, r2
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	440b      	add	r3, r1
 8009aa8:	331b      	adds	r3, #27
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	f040 8107 	bne.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009ab2:	78fa      	ldrb	r2, [r7, #3]
 8009ab4:	6879      	ldr	r1, [r7, #4]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	011b      	lsls	r3, r3, #4
 8009aba:	1a9b      	subs	r3, r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	440b      	add	r3, r1
 8009ac0:	334c      	adds	r3, #76	@ 0x4c
 8009ac2:	2202      	movs	r2, #2
 8009ac4:	701a      	strb	r2, [r3, #0]
 8009ac6:	e0fb      	b.n	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009ac8:	78fa      	ldrb	r2, [r7, #3]
 8009aca:	6879      	ldr	r1, [r7, #4]
 8009acc:	4613      	mov	r3, r2
 8009ace:	011b      	lsls	r3, r3, #4
 8009ad0:	1a9b      	subs	r3, r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	440b      	add	r3, r1
 8009ad6:	334d      	adds	r3, #77	@ 0x4d
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	2b04      	cmp	r3, #4
 8009adc:	d13a      	bne.n	8009b54 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009ade:	78fa      	ldrb	r2, [r7, #3]
 8009ae0:	6879      	ldr	r1, [r7, #4]
 8009ae2:	4613      	mov	r3, r2
 8009ae4:	011b      	lsls	r3, r3, #4
 8009ae6:	1a9b      	subs	r3, r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	440b      	add	r3, r1
 8009aec:	334d      	adds	r3, #77	@ 0x4d
 8009aee:	2202      	movs	r2, #2
 8009af0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009af2:	78fa      	ldrb	r2, [r7, #3]
 8009af4:	6879      	ldr	r1, [r7, #4]
 8009af6:	4613      	mov	r3, r2
 8009af8:	011b      	lsls	r3, r3, #4
 8009afa:	1a9b      	subs	r3, r3, r2
 8009afc:	009b      	lsls	r3, r3, #2
 8009afe:	440b      	add	r3, r1
 8009b00:	334c      	adds	r3, #76	@ 0x4c
 8009b02:	2202      	movs	r2, #2
 8009b04:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009b06:	78fa      	ldrb	r2, [r7, #3]
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	1a9b      	subs	r3, r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	331b      	adds	r3, #27
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	f040 80d1 	bne.w	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009b1e:	78fa      	ldrb	r2, [r7, #3]
 8009b20:	6879      	ldr	r1, [r7, #4]
 8009b22:	4613      	mov	r3, r2
 8009b24:	011b      	lsls	r3, r3, #4
 8009b26:	1a9b      	subs	r3, r3, r2
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	440b      	add	r3, r1
 8009b2c:	331b      	adds	r3, #27
 8009b2e:	2200      	movs	r2, #0
 8009b30:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009b32:	78fb      	ldrb	r3, [r7, #3]
 8009b34:	015a      	lsls	r2, r3, #5
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	4413      	add	r3, r2
 8009b3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	78fa      	ldrb	r2, [r7, #3]
 8009b42:	0151      	lsls	r1, r2, #5
 8009b44:	693a      	ldr	r2, [r7, #16]
 8009b46:	440a      	add	r2, r1
 8009b48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b50:	6053      	str	r3, [r2, #4]
 8009b52:	e0b5      	b.n	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009b54:	78fa      	ldrb	r2, [r7, #3]
 8009b56:	6879      	ldr	r1, [r7, #4]
 8009b58:	4613      	mov	r3, r2
 8009b5a:	011b      	lsls	r3, r3, #4
 8009b5c:	1a9b      	subs	r3, r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	440b      	add	r3, r1
 8009b62:	334d      	adds	r3, #77	@ 0x4d
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	2b05      	cmp	r3, #5
 8009b68:	d114      	bne.n	8009b94 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b6a:	78fa      	ldrb	r2, [r7, #3]
 8009b6c:	6879      	ldr	r1, [r7, #4]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	011b      	lsls	r3, r3, #4
 8009b72:	1a9b      	subs	r3, r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	440b      	add	r3, r1
 8009b78:	334d      	adds	r3, #77	@ 0x4d
 8009b7a:	2202      	movs	r2, #2
 8009b7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009b7e:	78fa      	ldrb	r2, [r7, #3]
 8009b80:	6879      	ldr	r1, [r7, #4]
 8009b82:	4613      	mov	r3, r2
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	1a9b      	subs	r3, r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	440b      	add	r3, r1
 8009b8c:	334c      	adds	r3, #76	@ 0x4c
 8009b8e:	2202      	movs	r2, #2
 8009b90:	701a      	strb	r2, [r3, #0]
 8009b92:	e095      	b.n	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009b94:	78fa      	ldrb	r2, [r7, #3]
 8009b96:	6879      	ldr	r1, [r7, #4]
 8009b98:	4613      	mov	r3, r2
 8009b9a:	011b      	lsls	r3, r3, #4
 8009b9c:	1a9b      	subs	r3, r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	440b      	add	r3, r1
 8009ba2:	334d      	adds	r3, #77	@ 0x4d
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	2b06      	cmp	r3, #6
 8009ba8:	d114      	bne.n	8009bd4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009baa:	78fa      	ldrb	r2, [r7, #3]
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	011b      	lsls	r3, r3, #4
 8009bb2:	1a9b      	subs	r3, r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	440b      	add	r3, r1
 8009bb8:	334d      	adds	r3, #77	@ 0x4d
 8009bba:	2202      	movs	r2, #2
 8009bbc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009bbe:	78fa      	ldrb	r2, [r7, #3]
 8009bc0:	6879      	ldr	r1, [r7, #4]
 8009bc2:	4613      	mov	r3, r2
 8009bc4:	011b      	lsls	r3, r3, #4
 8009bc6:	1a9b      	subs	r3, r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	440b      	add	r3, r1
 8009bcc:	334c      	adds	r3, #76	@ 0x4c
 8009bce:	2205      	movs	r2, #5
 8009bd0:	701a      	strb	r2, [r3, #0]
 8009bd2:	e075      	b.n	8009cc0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009bd4:	78fa      	ldrb	r2, [r7, #3]
 8009bd6:	6879      	ldr	r1, [r7, #4]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	011b      	lsls	r3, r3, #4
 8009bdc:	1a9b      	subs	r3, r3, r2
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	440b      	add	r3, r1
 8009be2:	334d      	adds	r3, #77	@ 0x4d
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	2b07      	cmp	r3, #7
 8009be8:	d00a      	beq.n	8009c00 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009bea:	78fa      	ldrb	r2, [r7, #3]
 8009bec:	6879      	ldr	r1, [r7, #4]
 8009bee:	4613      	mov	r3, r2
 8009bf0:	011b      	lsls	r3, r3, #4
 8009bf2:	1a9b      	subs	r3, r3, r2
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	440b      	add	r3, r1
 8009bf8:	334d      	adds	r3, #77	@ 0x4d
 8009bfa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009bfc:	2b09      	cmp	r3, #9
 8009bfe:	d170      	bne.n	8009ce2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c00:	78fa      	ldrb	r2, [r7, #3]
 8009c02:	6879      	ldr	r1, [r7, #4]
 8009c04:	4613      	mov	r3, r2
 8009c06:	011b      	lsls	r3, r3, #4
 8009c08:	1a9b      	subs	r3, r3, r2
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	440b      	add	r3, r1
 8009c0e:	334d      	adds	r3, #77	@ 0x4d
 8009c10:	2202      	movs	r2, #2
 8009c12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009c14:	78fa      	ldrb	r2, [r7, #3]
 8009c16:	6879      	ldr	r1, [r7, #4]
 8009c18:	4613      	mov	r3, r2
 8009c1a:	011b      	lsls	r3, r3, #4
 8009c1c:	1a9b      	subs	r3, r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	440b      	add	r3, r1
 8009c22:	3344      	adds	r3, #68	@ 0x44
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	1c59      	adds	r1, r3, #1
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	011b      	lsls	r3, r3, #4
 8009c2e:	1a9b      	subs	r3, r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	4403      	add	r3, r0
 8009c34:	3344      	adds	r3, #68	@ 0x44
 8009c36:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009c38:	78fa      	ldrb	r2, [r7, #3]
 8009c3a:	6879      	ldr	r1, [r7, #4]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	440b      	add	r3, r1
 8009c46:	3344      	adds	r3, #68	@ 0x44
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d914      	bls.n	8009c78 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009c4e:	78fa      	ldrb	r2, [r7, #3]
 8009c50:	6879      	ldr	r1, [r7, #4]
 8009c52:	4613      	mov	r3, r2
 8009c54:	011b      	lsls	r3, r3, #4
 8009c56:	1a9b      	subs	r3, r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	440b      	add	r3, r1
 8009c5c:	3344      	adds	r3, #68	@ 0x44
 8009c5e:	2200      	movs	r2, #0
 8009c60:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009c62:	78fa      	ldrb	r2, [r7, #3]
 8009c64:	6879      	ldr	r1, [r7, #4]
 8009c66:	4613      	mov	r3, r2
 8009c68:	011b      	lsls	r3, r3, #4
 8009c6a:	1a9b      	subs	r3, r3, r2
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	440b      	add	r3, r1
 8009c70:	334c      	adds	r3, #76	@ 0x4c
 8009c72:	2204      	movs	r2, #4
 8009c74:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009c76:	e022      	b.n	8009cbe <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009c78:	78fa      	ldrb	r2, [r7, #3]
 8009c7a:	6879      	ldr	r1, [r7, #4]
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	011b      	lsls	r3, r3, #4
 8009c80:	1a9b      	subs	r3, r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	440b      	add	r3, r1
 8009c86:	334c      	adds	r3, #76	@ 0x4c
 8009c88:	2202      	movs	r2, #2
 8009c8a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009c8c:	78fb      	ldrb	r3, [r7, #3]
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	4413      	add	r3, r2
 8009c94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009ca2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009caa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009cac:	78fb      	ldrb	r3, [r7, #3]
 8009cae:	015a      	lsls	r2, r3, #5
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cb8:	461a      	mov	r2, r3
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009cbe:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009cc0:	78fa      	ldrb	r2, [r7, #3]
 8009cc2:	6879      	ldr	r1, [r7, #4]
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	011b      	lsls	r3, r3, #4
 8009cc8:	1a9b      	subs	r3, r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	440b      	add	r3, r1
 8009cce:	334c      	adds	r3, #76	@ 0x4c
 8009cd0:	781a      	ldrb	r2, [r3, #0]
 8009cd2:	78fb      	ldrb	r3, [r7, #3]
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f00d fff8 	bl	8017ccc <HAL_HCD_HC_NotifyURBChange_Callback>
 8009cdc:	e002      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009cde:	bf00      	nop
 8009ce0:	e000      	b.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009ce2:	bf00      	nop
  }
}
 8009ce4:	3718      	adds	r7, #24
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b08a      	sub	sp, #40	@ 0x28
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfa:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6a1b      	ldr	r3, [r3, #32]
 8009d02:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009d04:	69fb      	ldr	r3, [r7, #28]
 8009d06:	f003 030f 	and.w	r3, r3, #15
 8009d0a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	0c5b      	lsrs	r3, r3, #17
 8009d10:	f003 030f 	and.w	r3, r3, #15
 8009d14:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	091b      	lsrs	r3, r3, #4
 8009d1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009d1e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d004      	beq.n	8009d30 <HCD_RXQLVL_IRQHandler+0x46>
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	2b05      	cmp	r3, #5
 8009d2a:	f000 80b6 	beq.w	8009e9a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009d2e:	e0b7      	b.n	8009ea0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	f000 80b3 	beq.w	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
 8009d38:	6879      	ldr	r1, [r7, #4]
 8009d3a:	69ba      	ldr	r2, [r7, #24]
 8009d3c:	4613      	mov	r3, r2
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	1a9b      	subs	r3, r3, r2
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	440b      	add	r3, r1
 8009d46:	332c      	adds	r3, #44	@ 0x2c
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f000 80a7 	beq.w	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009d50:	6879      	ldr	r1, [r7, #4]
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	4613      	mov	r3, r2
 8009d56:	011b      	lsls	r3, r3, #4
 8009d58:	1a9b      	subs	r3, r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	440b      	add	r3, r1
 8009d5e:	3338      	adds	r3, #56	@ 0x38
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	18d1      	adds	r1, r2, r3
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	69ba      	ldr	r2, [r7, #24]
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	011b      	lsls	r3, r3, #4
 8009d6e:	1a9b      	subs	r3, r3, r2
 8009d70:	009b      	lsls	r3, r3, #2
 8009d72:	4403      	add	r3, r0
 8009d74:	3334      	adds	r3, #52	@ 0x34
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4299      	cmp	r1, r3
 8009d7a:	f200 8083 	bhi.w	8009e84 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6818      	ldr	r0, [r3, #0]
 8009d82:	6879      	ldr	r1, [r7, #4]
 8009d84:	69ba      	ldr	r2, [r7, #24]
 8009d86:	4613      	mov	r3, r2
 8009d88:	011b      	lsls	r3, r3, #4
 8009d8a:	1a9b      	subs	r3, r3, r2
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	440b      	add	r3, r1
 8009d90:	332c      	adds	r3, #44	@ 0x2c
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	693a      	ldr	r2, [r7, #16]
 8009d96:	b292      	uxth	r2, r2
 8009d98:	4619      	mov	r1, r3
 8009d9a:	f007 feb7 	bl	8011b0c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009d9e:	6879      	ldr	r1, [r7, #4]
 8009da0:	69ba      	ldr	r2, [r7, #24]
 8009da2:	4613      	mov	r3, r2
 8009da4:	011b      	lsls	r3, r3, #4
 8009da6:	1a9b      	subs	r3, r3, r2
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	440b      	add	r3, r1
 8009dac:	332c      	adds	r3, #44	@ 0x2c
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	18d1      	adds	r1, r2, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	69ba      	ldr	r2, [r7, #24]
 8009db8:	4613      	mov	r3, r2
 8009dba:	011b      	lsls	r3, r3, #4
 8009dbc:	1a9b      	subs	r3, r3, r2
 8009dbe:	009b      	lsls	r3, r3, #2
 8009dc0:	4403      	add	r3, r0
 8009dc2:	332c      	adds	r3, #44	@ 0x2c
 8009dc4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009dc6:	6879      	ldr	r1, [r7, #4]
 8009dc8:	69ba      	ldr	r2, [r7, #24]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	011b      	lsls	r3, r3, #4
 8009dce:	1a9b      	subs	r3, r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	440b      	add	r3, r1
 8009dd4:	3338      	adds	r3, #56	@ 0x38
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	18d1      	adds	r1, r2, r3
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	69ba      	ldr	r2, [r7, #24]
 8009de0:	4613      	mov	r3, r2
 8009de2:	011b      	lsls	r3, r3, #4
 8009de4:	1a9b      	subs	r3, r3, r2
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	4403      	add	r3, r0
 8009dea:	3338      	adds	r3, #56	@ 0x38
 8009dec:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	015a      	lsls	r2, r3, #5
 8009df2:	6a3b      	ldr	r3, [r7, #32]
 8009df4:	4413      	add	r3, r2
 8009df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dfa:	691b      	ldr	r3, [r3, #16]
 8009dfc:	0cdb      	lsrs	r3, r3, #19
 8009dfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e02:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	69ba      	ldr	r2, [r7, #24]
 8009e08:	4613      	mov	r3, r2
 8009e0a:	011b      	lsls	r3, r3, #4
 8009e0c:	1a9b      	subs	r3, r3, r2
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	440b      	add	r3, r1
 8009e12:	3328      	adds	r3, #40	@ 0x28
 8009e14:	881b      	ldrh	r3, [r3, #0]
 8009e16:	461a      	mov	r2, r3
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d13f      	bne.n	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d03c      	beq.n	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009e24:	69bb      	ldr	r3, [r7, #24]
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	6a3b      	ldr	r3, [r7, #32]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009e3a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009e42:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009e44:	69bb      	ldr	r3, [r7, #24]
 8009e46:	015a      	lsls	r2, r3, #5
 8009e48:	6a3b      	ldr	r3, [r7, #32]
 8009e4a:	4413      	add	r3, r2
 8009e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e50:	461a      	mov	r2, r3
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009e56:	6879      	ldr	r1, [r7, #4]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	011b      	lsls	r3, r3, #4
 8009e5e:	1a9b      	subs	r3, r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	333c      	adds	r3, #60	@ 0x3c
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	f083 0301 	eor.w	r3, r3, #1
 8009e6c:	b2d8      	uxtb	r0, r3
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	69ba      	ldr	r2, [r7, #24]
 8009e72:	4613      	mov	r3, r2
 8009e74:	011b      	lsls	r3, r3, #4
 8009e76:	1a9b      	subs	r3, r3, r2
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	440b      	add	r3, r1
 8009e7c:	333c      	adds	r3, #60	@ 0x3c
 8009e7e:	4602      	mov	r2, r0
 8009e80:	701a      	strb	r2, [r3, #0]
      break;
 8009e82:	e00c      	b.n	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009e84:	6879      	ldr	r1, [r7, #4]
 8009e86:	69ba      	ldr	r2, [r7, #24]
 8009e88:	4613      	mov	r3, r2
 8009e8a:	011b      	lsls	r3, r3, #4
 8009e8c:	1a9b      	subs	r3, r3, r2
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	440b      	add	r3, r1
 8009e92:	334c      	adds	r3, #76	@ 0x4c
 8009e94:	2204      	movs	r2, #4
 8009e96:	701a      	strb	r2, [r3, #0]
      break;
 8009e98:	e001      	b.n	8009e9e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009e9a:	bf00      	nop
 8009e9c:	e000      	b.n	8009ea0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009e9e:	bf00      	nop
  }
}
 8009ea0:	bf00      	nop
 8009ea2:	3728      	adds	r7, #40	@ 0x28
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b086      	sub	sp, #24
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009ed4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f003 0302 	and.w	r3, r3, #2
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	d10b      	bne.n	8009ef8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d102      	bne.n	8009ef0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f00d fed2 	bl	8017c94 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	f043 0302 	orr.w	r3, r3, #2
 8009ef6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b08      	cmp	r3, #8
 8009f00:	d132      	bne.n	8009f68 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	f043 0308 	orr.w	r3, r3, #8
 8009f08:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f003 0304 	and.w	r3, r3, #4
 8009f10:	2b04      	cmp	r3, #4
 8009f12:	d126      	bne.n	8009f62 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	7a5b      	ldrb	r3, [r3, #9]
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d113      	bne.n	8009f44 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009f22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f26:	d106      	bne.n	8009f36 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	2102      	movs	r1, #2
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f007 ff76 	bl	8011e20 <USB_InitFSLSPClkSel>
 8009f34:	e011      	b.n	8009f5a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2101      	movs	r1, #1
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f007 ff6f 	bl	8011e20 <USB_InitFSLSPClkSel>
 8009f42:	e00a      	b.n	8009f5a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	79db      	ldrb	r3, [r3, #7]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d106      	bne.n	8009f5a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009f52:	461a      	mov	r2, r3
 8009f54:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009f58:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f00d fec8 	bl	8017cf0 <HAL_HCD_PortEnabled_Callback>
 8009f60:	e002      	b.n	8009f68 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f00d fed2 	bl	8017d0c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f003 0320 	and.w	r3, r3, #32
 8009f6e:	2b20      	cmp	r3, #32
 8009f70:	d103      	bne.n	8009f7a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	f043 0320 	orr.w	r3, r3, #32
 8009f78:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009f80:	461a      	mov	r2, r3
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	6013      	str	r3, [r2, #0]
}
 8009f86:	bf00      	nop
 8009f88:	3718      	adds	r7, #24
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e08b      	b.n	800a0ba <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d106      	bne.n	8009fbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f7f8 f9be 	bl	8002338 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2224      	movs	r2, #36	@ 0x24
 8009fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f022 0201 	bic.w	r2, r2, #1
 8009fd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	685a      	ldr	r2, [r3, #4]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009fe0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	689a      	ldr	r2, [r3, #8]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009ff0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68db      	ldr	r3, [r3, #12]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d107      	bne.n	800a00a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	689a      	ldr	r2, [r3, #8]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a006:	609a      	str	r2, [r3, #8]
 800a008:	e006      	b.n	800a018 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	689a      	ldr	r2, [r3, #8]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a016:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	2b02      	cmp	r3, #2
 800a01e:	d108      	bne.n	800a032 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	685a      	ldr	r2, [r3, #4]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a02e:	605a      	str	r2, [r3, #4]
 800a030:	e007      	b.n	800a042 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	685a      	ldr	r2, [r3, #4]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a040:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	6859      	ldr	r1, [r3, #4]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	4b1d      	ldr	r3, [pc, #116]	@ (800a0c4 <HAL_I2C_Init+0x134>)
 800a04e:	430b      	orrs	r3, r1
 800a050:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68da      	ldr	r2, [r3, #12]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a060:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	691a      	ldr	r2, [r3, #16]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	695b      	ldr	r3, [r3, #20]
 800a06a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	699b      	ldr	r3, [r3, #24]
 800a072:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	430a      	orrs	r2, r1
 800a07a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	69d9      	ldr	r1, [r3, #28]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a1a      	ldr	r2, [r3, #32]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	430a      	orrs	r2, r1
 800a08a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f042 0201 	orr.w	r2, r2, #1
 800a09a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2220      	movs	r2, #32
 800a0a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3708      	adds	r7, #8
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	02008000 	.word	0x02008000

0800a0c8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d101      	bne.n	800a0da <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e021      	b.n	800a11e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2224      	movs	r2, #36	@ 0x24
 800a0de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f022 0201 	bic.w	r2, r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f7f8 f9c8 	bl	8002488 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3708      	adds	r7, #8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
	...

0800a128 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b088      	sub	sp, #32
 800a12c:	af02      	add	r7, sp, #8
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	4608      	mov	r0, r1
 800a132:	4611      	mov	r1, r2
 800a134:	461a      	mov	r2, r3
 800a136:	4603      	mov	r3, r0
 800a138:	817b      	strh	r3, [r7, #10]
 800a13a:	460b      	mov	r3, r1
 800a13c:	813b      	strh	r3, [r7, #8]
 800a13e:	4613      	mov	r3, r2
 800a140:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	2b20      	cmp	r3, #32
 800a14c:	f040 80f9 	bne.w	800a342 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a150:	6a3b      	ldr	r3, [r7, #32]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d002      	beq.n	800a15c <HAL_I2C_Mem_Write+0x34>
 800a156:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d105      	bne.n	800a168 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a162:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	e0ed      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d101      	bne.n	800a176 <HAL_I2C_Mem_Write+0x4e>
 800a172:	2302      	movs	r3, #2
 800a174:	e0e6      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2201      	movs	r2, #1
 800a17a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a17e:	f7fb fab3 	bl	80056e8 <HAL_GetTick>
 800a182:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	9300      	str	r3, [sp, #0]
 800a188:	2319      	movs	r3, #25
 800a18a:	2201      	movs	r2, #1
 800a18c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a190:	68f8      	ldr	r0, [r7, #12]
 800a192:	f000 fad1 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e0d1      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2221      	movs	r2, #33	@ 0x21
 800a1a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2240      	movs	r2, #64	@ 0x40
 800a1ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6a3a      	ldr	r2, [r7, #32]
 800a1ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a1c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a1c8:	88f8      	ldrh	r0, [r7, #6]
 800a1ca:	893a      	ldrh	r2, [r7, #8]
 800a1cc:	8979      	ldrh	r1, [r7, #10]
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	9301      	str	r3, [sp, #4]
 800a1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d4:	9300      	str	r3, [sp, #0]
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	68f8      	ldr	r0, [r7, #12]
 800a1da:	f000 f9e1 	bl	800a5a0 <I2C_RequestMemoryWrite>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d005      	beq.n	800a1f0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e0a9      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	2bff      	cmp	r3, #255	@ 0xff
 800a1f8:	d90e      	bls.n	800a218 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	22ff      	movs	r2, #255	@ 0xff
 800a1fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a204:	b2da      	uxtb	r2, r3
 800a206:	8979      	ldrh	r1, [r7, #10]
 800a208:	2300      	movs	r3, #0
 800a20a:	9300      	str	r3, [sp, #0]
 800a20c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f000 fc55 	bl	800aac0 <I2C_TransferConfig>
 800a216:	e00f      	b.n	800a238 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a21c:	b29a      	uxth	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a226:	b2da      	uxtb	r2, r3
 800a228:	8979      	ldrh	r1, [r7, #10]
 800a22a:	2300      	movs	r3, #0
 800a22c:	9300      	str	r3, [sp, #0]
 800a22e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f000 fc44 	bl	800aac0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a238:	697a      	ldr	r2, [r7, #20]
 800a23a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f000 fad4 	bl	800a7ea <I2C_WaitOnTXISFlagUntilTimeout>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e07b      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a250:	781a      	ldrb	r2, [r3, #0]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25c:	1c5a      	adds	r2, r3, #1
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a266:	b29b      	uxth	r3, r3
 800a268:	3b01      	subs	r3, #1
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a274:	3b01      	subs	r3, #1
 800a276:	b29a      	uxth	r2, r3
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a280:	b29b      	uxth	r3, r3
 800a282:	2b00      	cmp	r3, #0
 800a284:	d034      	beq.n	800a2f0 <HAL_I2C_Mem_Write+0x1c8>
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d130      	bne.n	800a2f0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a294:	2200      	movs	r2, #0
 800a296:	2180      	movs	r1, #128	@ 0x80
 800a298:	68f8      	ldr	r0, [r7, #12]
 800a29a:	f000 fa4d 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e04d      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	2bff      	cmp	r3, #255	@ 0xff
 800a2b0:	d90e      	bls.n	800a2d0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	22ff      	movs	r2, #255	@ 0xff
 800a2b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2bc:	b2da      	uxtb	r2, r3
 800a2be:	8979      	ldrh	r1, [r7, #10]
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a2c8:	68f8      	ldr	r0, [r7, #12]
 800a2ca:	f000 fbf9 	bl	800aac0 <I2C_TransferConfig>
 800a2ce:	e00f      	b.n	800a2f0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2d4:	b29a      	uxth	r2, r3
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2de:	b2da      	uxtb	r2, r3
 800a2e0:	8979      	ldrh	r1, [r7, #10]
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	9300      	str	r3, [sp, #0]
 800a2e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a2ea:	68f8      	ldr	r0, [r7, #12]
 800a2ec:	f000 fbe8 	bl	800aac0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d19e      	bne.n	800a238 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a2fa:	697a      	ldr	r2, [r7, #20]
 800a2fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f000 faba 	bl	800a878 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d001      	beq.n	800a30e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a30a:	2301      	movs	r3, #1
 800a30c:	e01a      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2220      	movs	r2, #32
 800a314:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6859      	ldr	r1, [r3, #4]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	4b0a      	ldr	r3, [pc, #40]	@ (800a34c <HAL_I2C_Mem_Write+0x224>)
 800a322:	400b      	ands	r3, r1
 800a324:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2220      	movs	r2, #32
 800a32a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a33e:	2300      	movs	r3, #0
 800a340:	e000      	b.n	800a344 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a342:	2302      	movs	r3, #2
  }
}
 800a344:	4618      	mov	r0, r3
 800a346:	3718      	adds	r7, #24
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}
 800a34c:	fe00e800 	.word	0xfe00e800

0800a350 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b088      	sub	sp, #32
 800a354:	af02      	add	r7, sp, #8
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	4608      	mov	r0, r1
 800a35a:	4611      	mov	r1, r2
 800a35c:	461a      	mov	r2, r3
 800a35e:	4603      	mov	r3, r0
 800a360:	817b      	strh	r3, [r7, #10]
 800a362:	460b      	mov	r3, r1
 800a364:	813b      	strh	r3, [r7, #8]
 800a366:	4613      	mov	r3, r2
 800a368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a370:	b2db      	uxtb	r3, r3
 800a372:	2b20      	cmp	r3, #32
 800a374:	f040 80fd 	bne.w	800a572 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a378:	6a3b      	ldr	r3, [r7, #32]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d002      	beq.n	800a384 <HAL_I2C_Mem_Read+0x34>
 800a37e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a380:	2b00      	cmp	r3, #0
 800a382:	d105      	bne.n	800a390 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a38a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a38c:	2301      	movs	r3, #1
 800a38e:	e0f1      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a396:	2b01      	cmp	r3, #1
 800a398:	d101      	bne.n	800a39e <HAL_I2C_Mem_Read+0x4e>
 800a39a:	2302      	movs	r3, #2
 800a39c:	e0ea      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a3a6:	f7fb f99f 	bl	80056e8 <HAL_GetTick>
 800a3aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	2319      	movs	r3, #25
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 f9bd 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e0d5      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2222      	movs	r2, #34	@ 0x22
 800a3cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2240      	movs	r2, #64	@ 0x40
 800a3d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6a3a      	ldr	r2, [r7, #32]
 800a3e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a3e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a3f0:	88f8      	ldrh	r0, [r7, #6]
 800a3f2:	893a      	ldrh	r2, [r7, #8]
 800a3f4:	8979      	ldrh	r1, [r7, #10]
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	9301      	str	r3, [sp, #4]
 800a3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	4603      	mov	r3, r0
 800a400:	68f8      	ldr	r0, [r7, #12]
 800a402:	f000 f921 	bl	800a648 <I2C_RequestMemoryRead>
 800a406:	4603      	mov	r3, r0
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d005      	beq.n	800a418 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	e0ad      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	2bff      	cmp	r3, #255	@ 0xff
 800a420:	d90e      	bls.n	800a440 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2201      	movs	r2, #1
 800a426:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a42c:	b2da      	uxtb	r2, r3
 800a42e:	8979      	ldrh	r1, [r7, #10]
 800a430:	4b52      	ldr	r3, [pc, #328]	@ (800a57c <HAL_I2C_Mem_Read+0x22c>)
 800a432:	9300      	str	r3, [sp, #0]
 800a434:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f000 fb41 	bl	800aac0 <I2C_TransferConfig>
 800a43e:	e00f      	b.n	800a460 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a444:	b29a      	uxth	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a44e:	b2da      	uxtb	r2, r3
 800a450:	8979      	ldrh	r1, [r7, #10]
 800a452:	4b4a      	ldr	r3, [pc, #296]	@ (800a57c <HAL_I2C_Mem_Read+0x22c>)
 800a454:	9300      	str	r3, [sp, #0]
 800a456:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a45a:	68f8      	ldr	r0, [r7, #12]
 800a45c:	f000 fb30 	bl	800aac0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a466:	2200      	movs	r2, #0
 800a468:	2104      	movs	r1, #4
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f000 f964 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d001      	beq.n	800a47a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e07c      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a484:	b2d2      	uxtb	r2, r2
 800a486:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a48c:	1c5a      	adds	r2, r3, #1
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a496:	3b01      	subs	r3, #1
 800a498:	b29a      	uxth	r2, r3
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	3b01      	subs	r3, #1
 800a4a6:	b29a      	uxth	r2, r3
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d034      	beq.n	800a520 <HAL_I2C_Mem_Read+0x1d0>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d130      	bne.n	800a520 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	9300      	str	r3, [sp, #0]
 800a4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	2180      	movs	r1, #128	@ 0x80
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f000 f935 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d001      	beq.n	800a4d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e04d      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	2bff      	cmp	r3, #255	@ 0xff
 800a4e0:	d90e      	bls.n	800a500 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4ec:	b2da      	uxtb	r2, r3
 800a4ee:	8979      	ldrh	r1, [r7, #10]
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	f000 fae1 	bl	800aac0 <I2C_TransferConfig>
 800a4fe:	e00f      	b.n	800a520 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a504:	b29a      	uxth	r2, r3
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a50e:	b2da      	uxtb	r2, r3
 800a510:	8979      	ldrh	r1, [r7, #10]
 800a512:	2300      	movs	r3, #0
 800a514:	9300      	str	r3, [sp, #0]
 800a516:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f000 fad0 	bl	800aac0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a524:	b29b      	uxth	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d19a      	bne.n	800a460 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a52a:	697a      	ldr	r2, [r7, #20]
 800a52c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f000 f9a2 	bl	800a878 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d001      	beq.n	800a53e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a53a:	2301      	movs	r3, #1
 800a53c:	e01a      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2220      	movs	r2, #32
 800a544:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6859      	ldr	r1, [r3, #4]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	4b0b      	ldr	r3, [pc, #44]	@ (800a580 <HAL_I2C_Mem_Read+0x230>)
 800a552:	400b      	ands	r3, r1
 800a554:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2220      	movs	r2, #32
 800a55a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	e000      	b.n	800a574 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a572:	2302      	movs	r3, #2
  }
}
 800a574:	4618      	mov	r0, r3
 800a576:	3718      	adds	r7, #24
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	80002400 	.word	0x80002400
 800a580:	fe00e800 	.word	0xfe00e800

0800a584 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a592:	b2db      	uxtb	r3, r3
}
 800a594:	4618      	mov	r0, r3
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b086      	sub	sp, #24
 800a5a4:	af02      	add	r7, sp, #8
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	4608      	mov	r0, r1
 800a5aa:	4611      	mov	r1, r2
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	817b      	strh	r3, [r7, #10]
 800a5b2:	460b      	mov	r3, r1
 800a5b4:	813b      	strh	r3, [r7, #8]
 800a5b6:	4613      	mov	r3, r2
 800a5b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a5ba:	88fb      	ldrh	r3, [r7, #6]
 800a5bc:	b2da      	uxtb	r2, r3
 800a5be:	8979      	ldrh	r1, [r7, #10]
 800a5c0:	4b20      	ldr	r3, [pc, #128]	@ (800a644 <I2C_RequestMemoryWrite+0xa4>)
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f000 fa79 	bl	800aac0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a5ce:	69fa      	ldr	r2, [r7, #28]
 800a5d0:	69b9      	ldr	r1, [r7, #24]
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f000 f909 	bl	800a7ea <I2C_WaitOnTXISFlagUntilTimeout>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e02c      	b.n	800a63c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a5e2:	88fb      	ldrh	r3, [r7, #6]
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d105      	bne.n	800a5f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a5e8:	893b      	ldrh	r3, [r7, #8]
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5f2:	e015      	b.n	800a620 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a5f4:	893b      	ldrh	r3, [r7, #8]
 800a5f6:	0a1b      	lsrs	r3, r3, #8
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	b2da      	uxtb	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a602:	69fa      	ldr	r2, [r7, #28]
 800a604:	69b9      	ldr	r1, [r7, #24]
 800a606:	68f8      	ldr	r0, [r7, #12]
 800a608:	f000 f8ef 	bl	800a7ea <I2C_WaitOnTXISFlagUntilTimeout>
 800a60c:	4603      	mov	r3, r0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d001      	beq.n	800a616 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	e012      	b.n	800a63c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a616:	893b      	ldrh	r3, [r7, #8]
 800a618:	b2da      	uxtb	r2, r3
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a620:	69fb      	ldr	r3, [r7, #28]
 800a622:	9300      	str	r3, [sp, #0]
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	2200      	movs	r2, #0
 800a628:	2180      	movs	r1, #128	@ 0x80
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f000 f884 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a630:	4603      	mov	r3, r0
 800a632:	2b00      	cmp	r3, #0
 800a634:	d001      	beq.n	800a63a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a63a:	2300      	movs	r3, #0
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}
 800a644:	80002000 	.word	0x80002000

0800a648 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b086      	sub	sp, #24
 800a64c:	af02      	add	r7, sp, #8
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	4608      	mov	r0, r1
 800a652:	4611      	mov	r1, r2
 800a654:	461a      	mov	r2, r3
 800a656:	4603      	mov	r3, r0
 800a658:	817b      	strh	r3, [r7, #10]
 800a65a:	460b      	mov	r3, r1
 800a65c:	813b      	strh	r3, [r7, #8]
 800a65e:	4613      	mov	r3, r2
 800a660:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a662:	88fb      	ldrh	r3, [r7, #6]
 800a664:	b2da      	uxtb	r2, r3
 800a666:	8979      	ldrh	r1, [r7, #10]
 800a668:	4b20      	ldr	r3, [pc, #128]	@ (800a6ec <I2C_RequestMemoryRead+0xa4>)
 800a66a:	9300      	str	r3, [sp, #0]
 800a66c:	2300      	movs	r3, #0
 800a66e:	68f8      	ldr	r0, [r7, #12]
 800a670:	f000 fa26 	bl	800aac0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a674:	69fa      	ldr	r2, [r7, #28]
 800a676:	69b9      	ldr	r1, [r7, #24]
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f000 f8b6 	bl	800a7ea <I2C_WaitOnTXISFlagUntilTimeout>
 800a67e:	4603      	mov	r3, r0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d001      	beq.n	800a688 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	e02c      	b.n	800a6e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a688:	88fb      	ldrh	r3, [r7, #6]
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d105      	bne.n	800a69a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a68e:	893b      	ldrh	r3, [r7, #8]
 800a690:	b2da      	uxtb	r2, r3
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	629a      	str	r2, [r3, #40]	@ 0x28
 800a698:	e015      	b.n	800a6c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a69a:	893b      	ldrh	r3, [r7, #8]
 800a69c:	0a1b      	lsrs	r3, r3, #8
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	b2da      	uxtb	r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a6a8:	69fa      	ldr	r2, [r7, #28]
 800a6aa:	69b9      	ldr	r1, [r7, #24]
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f000 f89c 	bl	800a7ea <I2C_WaitOnTXISFlagUntilTimeout>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d001      	beq.n	800a6bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e012      	b.n	800a6e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a6bc:	893b      	ldrh	r3, [r7, #8]
 800a6be:	b2da      	uxtb	r2, r3
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	9300      	str	r3, [sp, #0]
 800a6ca:	69bb      	ldr	r3, [r7, #24]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	2140      	movs	r1, #64	@ 0x40
 800a6d0:	68f8      	ldr	r0, [r7, #12]
 800a6d2:	f000 f831 	bl	800a738 <I2C_WaitOnFlagUntilTimeout>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e000      	b.n	800a6e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	80002000 	.word	0x80002000

0800a6f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	699b      	ldr	r3, [r3, #24]
 800a6fe:	f003 0302 	and.w	r3, r3, #2
 800a702:	2b02      	cmp	r3, #2
 800a704:	d103      	bne.n	800a70e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	2200      	movs	r2, #0
 800a70c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	699b      	ldr	r3, [r3, #24]
 800a714:	f003 0301 	and.w	r3, r3, #1
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d007      	beq.n	800a72c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	699a      	ldr	r2, [r3, #24]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f042 0201 	orr.w	r2, r2, #1
 800a72a:	619a      	str	r2, [r3, #24]
  }
}
 800a72c:	bf00      	nop
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b084      	sub	sp, #16
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	60f8      	str	r0, [r7, #12]
 800a740:	60b9      	str	r1, [r7, #8]
 800a742:	603b      	str	r3, [r7, #0]
 800a744:	4613      	mov	r3, r2
 800a746:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a748:	e03b      	b.n	800a7c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a74a:	69ba      	ldr	r2, [r7, #24]
 800a74c:	6839      	ldr	r1, [r7, #0]
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f000 f8d6 	bl	800a900 <I2C_IsErrorOccurred>
 800a754:	4603      	mov	r3, r0
 800a756:	2b00      	cmp	r3, #0
 800a758:	d001      	beq.n	800a75e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e041      	b.n	800a7e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a764:	d02d      	beq.n	800a7c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a766:	f7fa ffbf 	bl	80056e8 <HAL_GetTick>
 800a76a:	4602      	mov	r2, r0
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	683a      	ldr	r2, [r7, #0]
 800a772:	429a      	cmp	r2, r3
 800a774:	d302      	bcc.n	800a77c <I2C_WaitOnFlagUntilTimeout+0x44>
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d122      	bne.n	800a7c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	699a      	ldr	r2, [r3, #24]
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	4013      	ands	r3, r2
 800a786:	68ba      	ldr	r2, [r7, #8]
 800a788:	429a      	cmp	r2, r3
 800a78a:	bf0c      	ite	eq
 800a78c:	2301      	moveq	r3, #1
 800a78e:	2300      	movne	r3, #0
 800a790:	b2db      	uxtb	r3, r3
 800a792:	461a      	mov	r2, r3
 800a794:	79fb      	ldrb	r3, [r7, #7]
 800a796:	429a      	cmp	r2, r3
 800a798:	d113      	bne.n	800a7c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a79e:	f043 0220 	orr.w	r2, r3, #32
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2220      	movs	r2, #32
 800a7aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e00f      	b.n	800a7e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	699a      	ldr	r2, [r3, #24]
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	4013      	ands	r3, r2
 800a7cc:	68ba      	ldr	r2, [r7, #8]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	bf0c      	ite	eq
 800a7d2:	2301      	moveq	r3, #1
 800a7d4:	2300      	movne	r3, #0
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	461a      	mov	r2, r3
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d0b4      	beq.n	800a74a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7e0:	2300      	movs	r3, #0
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3710      	adds	r7, #16
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b084      	sub	sp, #16
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	60f8      	str	r0, [r7, #12]
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a7f6:	e033      	b.n	800a860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	68b9      	ldr	r1, [r7, #8]
 800a7fc:	68f8      	ldr	r0, [r7, #12]
 800a7fe:	f000 f87f 	bl	800a900 <I2C_IsErrorOccurred>
 800a802:	4603      	mov	r3, r0
 800a804:	2b00      	cmp	r3, #0
 800a806:	d001      	beq.n	800a80c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	e031      	b.n	800a870 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a812:	d025      	beq.n	800a860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a814:	f7fa ff68 	bl	80056e8 <HAL_GetTick>
 800a818:	4602      	mov	r2, r0
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	68ba      	ldr	r2, [r7, #8]
 800a820:	429a      	cmp	r2, r3
 800a822:	d302      	bcc.n	800a82a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d11a      	bne.n	800a860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	699b      	ldr	r3, [r3, #24]
 800a830:	f003 0302 	and.w	r3, r3, #2
 800a834:	2b02      	cmp	r3, #2
 800a836:	d013      	beq.n	800a860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a83c:	f043 0220 	orr.w	r2, r3, #32
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2220      	movs	r2, #32
 800a848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2200      	movs	r2, #0
 800a850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2200      	movs	r2, #0
 800a858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a85c:	2301      	movs	r3, #1
 800a85e:	e007      	b.n	800a870 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	699b      	ldr	r3, [r3, #24]
 800a866:	f003 0302 	and.w	r3, r3, #2
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d1c4      	bne.n	800a7f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b084      	sub	sp, #16
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	60f8      	str	r0, [r7, #12]
 800a880:	60b9      	str	r1, [r7, #8]
 800a882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a884:	e02f      	b.n	800a8e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	68b9      	ldr	r1, [r7, #8]
 800a88a:	68f8      	ldr	r0, [r7, #12]
 800a88c:	f000 f838 	bl	800a900 <I2C_IsErrorOccurred>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d001      	beq.n	800a89a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a896:	2301      	movs	r3, #1
 800a898:	e02d      	b.n	800a8f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a89a:	f7fa ff25 	bl	80056e8 <HAL_GetTick>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d302      	bcc.n	800a8b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d11a      	bne.n	800a8e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	699b      	ldr	r3, [r3, #24]
 800a8b6:	f003 0320 	and.w	r3, r3, #32
 800a8ba:	2b20      	cmp	r3, #32
 800a8bc:	d013      	beq.n	800a8e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8c2:	f043 0220 	orr.w	r2, r3, #32
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2220      	movs	r2, #32
 800a8ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e007      	b.n	800a8f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	f003 0320 	and.w	r3, r3, #32
 800a8f0:	2b20      	cmp	r3, #32
 800a8f2:	d1c8      	bne.n	800a886 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a8f4:	2300      	movs	r3, #0
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
	...

0800a900 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b08a      	sub	sp, #40	@ 0x28
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a90c:	2300      	movs	r3, #0
 800a90e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	699b      	ldr	r3, [r3, #24]
 800a918:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a91a:	2300      	movs	r3, #0
 800a91c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	f003 0310 	and.w	r3, r3, #16
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d068      	beq.n	800a9fe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2210      	movs	r2, #16
 800a932:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a934:	e049      	b.n	800a9ca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a93c:	d045      	beq.n	800a9ca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a93e:	f7fa fed3 	bl	80056e8 <HAL_GetTick>
 800a942:	4602      	mov	r2, r0
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d302      	bcc.n	800a954 <I2C_IsErrorOccurred+0x54>
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d13a      	bne.n	800a9ca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a95e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a966:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a972:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a976:	d121      	bne.n	800a9bc <I2C_IsErrorOccurred+0xbc>
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a97e:	d01d      	beq.n	800a9bc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a980:	7cfb      	ldrb	r3, [r7, #19]
 800a982:	2b20      	cmp	r3, #32
 800a984:	d01a      	beq.n	800a9bc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	685a      	ldr	r2, [r3, #4]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a994:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a996:	f7fa fea7 	bl	80056e8 <HAL_GetTick>
 800a99a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a99c:	e00e      	b.n	800a9bc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a99e:	f7fa fea3 	bl	80056e8 <HAL_GetTick>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	1ad3      	subs	r3, r2, r3
 800a9a8:	2b19      	cmp	r3, #25
 800a9aa:	d907      	bls.n	800a9bc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a9ac:	6a3b      	ldr	r3, [r7, #32]
 800a9ae:	f043 0320 	orr.w	r3, r3, #32
 800a9b2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a9ba:	e006      	b.n	800a9ca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	699b      	ldr	r3, [r3, #24]
 800a9c2:	f003 0320 	and.w	r3, r3, #32
 800a9c6:	2b20      	cmp	r3, #32
 800a9c8:	d1e9      	bne.n	800a99e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	699b      	ldr	r3, [r3, #24]
 800a9d0:	f003 0320 	and.w	r3, r3, #32
 800a9d4:	2b20      	cmp	r3, #32
 800a9d6:	d003      	beq.n	800a9e0 <I2C_IsErrorOccurred+0xe0>
 800a9d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d0aa      	beq.n	800a936 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a9e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d103      	bne.n	800a9f0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	2220      	movs	r2, #32
 800a9ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a9f0:	6a3b      	ldr	r3, [r7, #32]
 800a9f2:	f043 0304 	orr.w	r3, r3, #4
 800a9f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	699b      	ldr	r3, [r3, #24]
 800aa04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00b      	beq.n	800aa28 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800aa10:	6a3b      	ldr	r3, [r7, #32]
 800aa12:	f043 0301 	orr.w	r3, r3, #1
 800aa16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800aa28:	69bb      	ldr	r3, [r7, #24]
 800aa2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00b      	beq.n	800aa4a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800aa32:	6a3b      	ldr	r3, [r7, #32]
 800aa34:	f043 0308 	orr.w	r3, r3, #8
 800aa38:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800aa42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800aa4a:	69bb      	ldr	r3, [r7, #24]
 800aa4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00b      	beq.n	800aa6c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800aa54:	6a3b      	ldr	r3, [r7, #32]
 800aa56:	f043 0302 	orr.w	r3, r3, #2
 800aa5a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aa66:	2301      	movs	r3, #1
 800aa68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800aa6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d01c      	beq.n	800aaae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aa74:	68f8      	ldr	r0, [r7, #12]
 800aa76:	f7ff fe3b 	bl	800a6f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	6859      	ldr	r1, [r3, #4]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	4b0d      	ldr	r3, [pc, #52]	@ (800aabc <I2C_IsErrorOccurred+0x1bc>)
 800aa86:	400b      	ands	r3, r1
 800aa88:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa8e:	6a3b      	ldr	r3, [r7, #32]
 800aa90:	431a      	orrs	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800aaae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3728      	adds	r7, #40	@ 0x28
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	bf00      	nop
 800aabc:	fe00e800 	.word	0xfe00e800

0800aac0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b087      	sub	sp, #28
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	607b      	str	r3, [r7, #4]
 800aaca:	460b      	mov	r3, r1
 800aacc:	817b      	strh	r3, [r7, #10]
 800aace:	4613      	mov	r3, r2
 800aad0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800aad2:	897b      	ldrh	r3, [r7, #10]
 800aad4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800aad8:	7a7b      	ldrb	r3, [r7, #9]
 800aada:	041b      	lsls	r3, r3, #16
 800aadc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800aae0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800aae6:	6a3b      	ldr	r3, [r7, #32]
 800aae8:	4313      	orrs	r3, r2
 800aaea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aaee:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	6a3b      	ldr	r3, [r7, #32]
 800aaf8:	0d5b      	lsrs	r3, r3, #21
 800aafa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800aafe:	4b08      	ldr	r3, [pc, #32]	@ (800ab20 <I2C_TransferConfig+0x60>)
 800ab00:	430b      	orrs	r3, r1
 800ab02:	43db      	mvns	r3, r3
 800ab04:	ea02 0103 	and.w	r1, r2, r3
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	697a      	ldr	r2, [r7, #20]
 800ab0e:	430a      	orrs	r2, r1
 800ab10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800ab12:	bf00      	nop
 800ab14:	371c      	adds	r7, #28
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	03ff63ff 	.word	0x03ff63ff

0800ab24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	2b20      	cmp	r3, #32
 800ab38:	d138      	bne.n	800abac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d101      	bne.n	800ab48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ab44:	2302      	movs	r3, #2
 800ab46:	e032      	b.n	800abae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2224      	movs	r2, #36	@ 0x24
 800ab54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f022 0201 	bic.w	r2, r2, #1
 800ab66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ab76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	6819      	ldr	r1, [r3, #0]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	683a      	ldr	r2, [r7, #0]
 800ab84:	430a      	orrs	r2, r1
 800ab86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f042 0201 	orr.w	r2, r2, #1
 800ab96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2220      	movs	r2, #32
 800ab9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800aba8:	2300      	movs	r3, #0
 800abaa:	e000      	b.n	800abae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800abac:	2302      	movs	r3, #2
  }
}
 800abae:	4618      	mov	r0, r3
 800abb0:	370c      	adds	r7, #12
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr

0800abba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800abba:	b480      	push	{r7}
 800abbc:	b085      	sub	sp, #20
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
 800abc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abca:	b2db      	uxtb	r3, r3
 800abcc:	2b20      	cmp	r3, #32
 800abce:	d139      	bne.n	800ac44 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d101      	bne.n	800abde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800abda:	2302      	movs	r3, #2
 800abdc:	e033      	b.n	800ac46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2201      	movs	r2, #1
 800abe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2224      	movs	r2, #36	@ 0x24
 800abea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f022 0201 	bic.w	r2, r2, #1
 800abfc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ac0c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	021b      	lsls	r3, r3, #8
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	4313      	orrs	r3, r2
 800ac16:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68fa      	ldr	r2, [r7, #12]
 800ac1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f042 0201 	orr.w	r2, r2, #1
 800ac2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2220      	movs	r2, #32
 800ac34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ac40:	2300      	movs	r3, #0
 800ac42:	e000      	b.n	800ac46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ac44:	2302      	movs	r3, #2
  }
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3714      	adds	r7, #20
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr

0800ac52 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800ac52:	b580      	push	{r7, lr}
 800ac54:	b084      	sub	sp, #16
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d101      	bne.n	800ac64 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e08f      	b.n	800ad84 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d106      	bne.n	800ac7e <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7f7 fc41 	bl	8002500 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2202      	movs	r2, #2
 800ac82:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	699a      	ldr	r2, [r3, #24]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800ac94:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	6999      	ldr	r1, [r3, #24]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685a      	ldr	r2, [r3, #4]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800acaa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	430a      	orrs	r2, r1
 800acb8:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	695b      	ldr	r3, [r3, #20]
 800acbe:	041b      	lsls	r3, r3, #16
 800acc0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6999      	ldr	r1, [r3, #24]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68fa      	ldr	r2, [r7, #12]
 800accc:	430a      	orrs	r2, r1
 800acce:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	69db      	ldr	r3, [r3, #28]
 800acd4:	041b      	lsls	r3, r3, #16
 800acd6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6a19      	ldr	r1, [r3, #32]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	430a      	orrs	r2, r1
 800ace4:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acea:	041b      	lsls	r3, r3, #16
 800acec:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	430a      	orrs	r2, r1
 800acfa:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad00:	041b      	lsls	r3, r3, #16
 800ad02:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	68fa      	ldr	r2, [r7, #12]
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ad18:	021b      	lsls	r3, r3, #8
 800ad1a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800ad22:	041b      	lsls	r3, r3, #16
 800ad24:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800ad34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800ad48:	431a      	orrs	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	430a      	orrs	r2, r1
 800ad50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f042 0206 	orr.w	r2, r2, #6
 800ad60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	699a      	ldr	r2, [r3, #24]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f042 0201 	orr.w	r2, r2, #1
 800ad70:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2200      	movs	r2, #0
 800ad76:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad9a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ada2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f003 0304 	and.w	r3, r3, #4
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d023      	beq.n	800adf6 <HAL_LTDC_IRQHandler+0x6a>
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	f003 0304 	and.w	r3, r3, #4
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d01e      	beq.n	800adf6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f022 0204 	bic.w	r2, r2, #4
 800adc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	2204      	movs	r2, #4
 800adce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800add6:	f043 0201 	orr.w	r2, r3, #1
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2204      	movs	r2, #4
 800ade4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f000 f86f 	bl	800aed4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f003 0302 	and.w	r3, r3, #2
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d023      	beq.n	800ae48 <HAL_LTDC_IRQHandler+0xbc>
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	f003 0302 	and.w	r3, r3, #2
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d01e      	beq.n	800ae48 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f022 0202 	bic.w	r2, r2, #2
 800ae18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2202      	movs	r2, #2
 800ae20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ae28:	f043 0202 	orr.w	r2, r3, #2
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2204      	movs	r2, #4
 800ae36:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 f846 	bl	800aed4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f003 0301 	and.w	r3, r3, #1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d01b      	beq.n	800ae8a <HAL_LTDC_IRQHandler+0xfe>
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	f003 0301 	and.w	r3, r3, #1
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d016      	beq.n	800ae8a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f022 0201 	bic.w	r2, r2, #1
 800ae6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	2201      	movs	r2, #1
 800ae72:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2201      	movs	r2, #1
 800ae78:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 f82f 	bl	800aee8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f003 0308 	and.w	r3, r3, #8
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d01b      	beq.n	800aecc <HAL_LTDC_IRQHandler+0x140>
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f003 0308 	and.w	r3, r3, #8
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d016      	beq.n	800aecc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	f022 0208 	bic.w	r2, r2, #8
 800aeac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2208      	movs	r2, #8
 800aeb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f818 	bl	800aefc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800aecc:	bf00      	nop
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800aef0:	bf00      	nop
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800af04:	bf00      	nop
 800af06:	370c      	adds	r7, #12
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800af10:	b5b0      	push	{r4, r5, r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	60b9      	str	r1, [r7, #8]
 800af1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800af22:	2b01      	cmp	r3, #1
 800af24:	d101      	bne.n	800af2a <HAL_LTDC_ConfigLayer+0x1a>
 800af26:	2302      	movs	r3, #2
 800af28:	e02c      	b.n	800af84 <HAL_LTDC_ConfigLayer+0x74>
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2201      	movs	r2, #1
 800af2e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2202      	movs	r2, #2
 800af36:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800af3a:	68fa      	ldr	r2, [r7, #12]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2134      	movs	r1, #52	@ 0x34
 800af40:	fb01 f303 	mul.w	r3, r1, r3
 800af44:	4413      	add	r3, r2
 800af46:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	4614      	mov	r4, r2
 800af4e:	461d      	mov	r5, r3
 800af50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800af52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800af56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800af5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af5c:	682b      	ldr	r3, [r5, #0]
 800af5e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	68b9      	ldr	r1, [r7, #8]
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 f811 	bl	800af8c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2201      	movs	r2, #1
 800af70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2201      	movs	r2, #1
 800af76:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3710      	adds	r7, #16
 800af88:	46bd      	mov	sp, r7
 800af8a:	bdb0      	pop	{r4, r5, r7, pc}

0800af8c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b089      	sub	sp, #36	@ 0x24
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	60b9      	str	r1, [r7, #8]
 800af96:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	685a      	ldr	r2, [r3, #4]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	0c1b      	lsrs	r3, r3, #16
 800afa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afa8:	4413      	add	r3, r2
 800afaa:	041b      	lsls	r3, r3, #16
 800afac:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	461a      	mov	r2, r3
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	01db      	lsls	r3, r3, #7
 800afb8:	4413      	add	r3, r2
 800afba:	3384      	adds	r3, #132	@ 0x84
 800afbc:	685b      	ldr	r3, [r3, #4]
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	6812      	ldr	r2, [r2, #0]
 800afc2:	4611      	mov	r1, r2
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	01d2      	lsls	r2, r2, #7
 800afc8:	440a      	add	r2, r1
 800afca:	3284      	adds	r2, #132	@ 0x84
 800afcc:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800afd0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	0c1b      	lsrs	r3, r3, #16
 800afde:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800afe2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800afe4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4619      	mov	r1, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	01db      	lsls	r3, r3, #7
 800aff0:	440b      	add	r3, r1
 800aff2:	3384      	adds	r3, #132	@ 0x84
 800aff4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800aff6:	69fb      	ldr	r3, [r7, #28]
 800aff8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800affa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	68da      	ldr	r2, [r3, #12]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	68db      	ldr	r3, [r3, #12]
 800b006:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b00a:	4413      	add	r3, r2
 800b00c:	041b      	lsls	r3, r3, #16
 800b00e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	461a      	mov	r2, r3
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	01db      	lsls	r3, r3, #7
 800b01a:	4413      	add	r3, r2
 800b01c:	3384      	adds	r3, #132	@ 0x84
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	68fa      	ldr	r2, [r7, #12]
 800b022:	6812      	ldr	r2, [r2, #0]
 800b024:	4611      	mov	r1, r2
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	01d2      	lsls	r2, r2, #7
 800b02a:	440a      	add	r2, r1
 800b02c:	3284      	adds	r2, #132	@ 0x84
 800b02e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b032:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	689a      	ldr	r2, [r3, #8]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b042:	4413      	add	r3, r2
 800b044:	1c5a      	adds	r2, r3, #1
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4619      	mov	r1, r3
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	01db      	lsls	r3, r3, #7
 800b050:	440b      	add	r3, r1
 800b052:	3384      	adds	r3, #132	@ 0x84
 800b054:	4619      	mov	r1, r3
 800b056:	69fb      	ldr	r3, [r7, #28]
 800b058:	4313      	orrs	r3, r2
 800b05a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	461a      	mov	r2, r3
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	01db      	lsls	r3, r3, #7
 800b066:	4413      	add	r3, r2
 800b068:	3384      	adds	r3, #132	@ 0x84
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	68fa      	ldr	r2, [r7, #12]
 800b06e:	6812      	ldr	r2, [r2, #0]
 800b070:	4611      	mov	r1, r2
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	01d2      	lsls	r2, r2, #7
 800b076:	440a      	add	r2, r1
 800b078:	3284      	adds	r2, #132	@ 0x84
 800b07a:	f023 0307 	bic.w	r3, r3, #7
 800b07e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	461a      	mov	r2, r3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	01db      	lsls	r3, r3, #7
 800b08a:	4413      	add	r3, r2
 800b08c:	3384      	adds	r3, #132	@ 0x84
 800b08e:	461a      	mov	r2, r3
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	691b      	ldr	r3, [r3, #16]
 800b094:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800b09c:	021b      	lsls	r3, r3, #8
 800b09e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b0a6:	041b      	lsls	r3, r3, #16
 800b0a8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	699b      	ldr	r3, [r3, #24]
 800b0ae:	061b      	lsls	r3, r3, #24
 800b0b0:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b0b8:	461a      	mov	r2, r3
 800b0ba:	69fb      	ldr	r3, [r7, #28]
 800b0bc:	431a      	orrs	r2, r3
 800b0be:	69bb      	ldr	r3, [r7, #24]
 800b0c0:	431a      	orrs	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	01db      	lsls	r3, r3, #7
 800b0cc:	440b      	add	r3, r1
 800b0ce:	3384      	adds	r3, #132	@ 0x84
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	697b      	ldr	r3, [r7, #20]
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	461a      	mov	r2, r3
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	01db      	lsls	r3, r3, #7
 800b0e2:	4413      	add	r3, r2
 800b0e4:	3384      	adds	r3, #132	@ 0x84
 800b0e6:	695b      	ldr	r3, [r3, #20]
 800b0e8:	68fa      	ldr	r2, [r7, #12]
 800b0ea:	6812      	ldr	r2, [r2, #0]
 800b0ec:	4611      	mov	r1, r2
 800b0ee:	687a      	ldr	r2, [r7, #4]
 800b0f0:	01d2      	lsls	r2, r2, #7
 800b0f2:	440a      	add	r2, r1
 800b0f4:	3284      	adds	r2, #132	@ 0x84
 800b0f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b0fa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	461a      	mov	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	01db      	lsls	r3, r3, #7
 800b106:	4413      	add	r3, r2
 800b108:	3384      	adds	r3, #132	@ 0x84
 800b10a:	461a      	mov	r2, r3
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	695b      	ldr	r3, [r3, #20]
 800b110:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	461a      	mov	r2, r3
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	01db      	lsls	r3, r3, #7
 800b11c:	4413      	add	r3, r2
 800b11e:	3384      	adds	r3, #132	@ 0x84
 800b120:	69da      	ldr	r2, [r3, #28]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	4619      	mov	r1, r3
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	01db      	lsls	r3, r3, #7
 800b12c:	440b      	add	r3, r1
 800b12e:	3384      	adds	r3, #132	@ 0x84
 800b130:	4619      	mov	r1, r3
 800b132:	4b4f      	ldr	r3, [pc, #316]	@ (800b270 <LTDC_SetConfig+0x2e4>)
 800b134:	4013      	ands	r3, r2
 800b136:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	69da      	ldr	r2, [r3, #28]
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	6a1b      	ldr	r3, [r3, #32]
 800b140:	68f9      	ldr	r1, [r7, #12]
 800b142:	6809      	ldr	r1, [r1, #0]
 800b144:	4608      	mov	r0, r1
 800b146:	6879      	ldr	r1, [r7, #4]
 800b148:	01c9      	lsls	r1, r1, #7
 800b14a:	4401      	add	r1, r0
 800b14c:	3184      	adds	r1, #132	@ 0x84
 800b14e:	4313      	orrs	r3, r2
 800b150:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	461a      	mov	r2, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	01db      	lsls	r3, r3, #7
 800b15c:	4413      	add	r3, r2
 800b15e:	3384      	adds	r3, #132	@ 0x84
 800b160:	461a      	mov	r2, r3
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b166:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d102      	bne.n	800b176 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800b170:	2304      	movs	r3, #4
 800b172:	61fb      	str	r3, [r7, #28]
 800b174:	e01b      	b.n	800b1ae <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	691b      	ldr	r3, [r3, #16]
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d102      	bne.n	800b184 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800b17e:	2303      	movs	r3, #3
 800b180:	61fb      	str	r3, [r7, #28]
 800b182:	e014      	b.n	800b1ae <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	691b      	ldr	r3, [r3, #16]
 800b188:	2b04      	cmp	r3, #4
 800b18a:	d00b      	beq.n	800b1a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b190:	2b02      	cmp	r3, #2
 800b192:	d007      	beq.n	800b1a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b198:	2b03      	cmp	r3, #3
 800b19a:	d003      	beq.n	800b1a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b1a0:	2b07      	cmp	r3, #7
 800b1a2:	d102      	bne.n	800b1aa <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800b1a4:	2302      	movs	r3, #2
 800b1a6:	61fb      	str	r3, [r7, #28]
 800b1a8:	e001      	b.n	800b1ae <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	01db      	lsls	r3, r3, #7
 800b1b8:	4413      	add	r3, r2
 800b1ba:	3384      	adds	r3, #132	@ 0x84
 800b1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	6812      	ldr	r2, [r2, #0]
 800b1c2:	4611      	mov	r1, r2
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	01d2      	lsls	r2, r2, #7
 800b1c8:	440a      	add	r2, r1
 800b1ca:	3284      	adds	r2, #132	@ 0x84
 800b1cc:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800b1d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d6:	69fa      	ldr	r2, [r7, #28]
 800b1d8:	fb02 f303 	mul.w	r3, r2, r3
 800b1dc:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	6859      	ldr	r1, [r3, #4]
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	1acb      	subs	r3, r1, r3
 800b1e8:	69f9      	ldr	r1, [r7, #28]
 800b1ea:	fb01 f303 	mul.w	r3, r1, r3
 800b1ee:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b1f0:	68f9      	ldr	r1, [r7, #12]
 800b1f2:	6809      	ldr	r1, [r1, #0]
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	6879      	ldr	r1, [r7, #4]
 800b1f8:	01c9      	lsls	r1, r1, #7
 800b1fa:	4401      	add	r1, r0
 800b1fc:	3184      	adds	r1, #132	@ 0x84
 800b1fe:	4313      	orrs	r3, r2
 800b200:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	461a      	mov	r2, r3
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	01db      	lsls	r3, r3, #7
 800b20c:	4413      	add	r3, r2
 800b20e:	3384      	adds	r3, #132	@ 0x84
 800b210:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4619      	mov	r1, r3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	01db      	lsls	r3, r3, #7
 800b21c:	440b      	add	r3, r1
 800b21e:	3384      	adds	r3, #132	@ 0x84
 800b220:	4619      	mov	r1, r3
 800b222:	4b14      	ldr	r3, [pc, #80]	@ (800b274 <LTDC_SetConfig+0x2e8>)
 800b224:	4013      	ands	r3, r2
 800b226:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	461a      	mov	r2, r3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	01db      	lsls	r3, r3, #7
 800b232:	4413      	add	r3, r2
 800b234:	3384      	adds	r3, #132	@ 0x84
 800b236:	461a      	mov	r2, r3
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	461a      	mov	r2, r3
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	01db      	lsls	r3, r3, #7
 800b248:	4413      	add	r3, r2
 800b24a:	3384      	adds	r3, #132	@ 0x84
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	68fa      	ldr	r2, [r7, #12]
 800b250:	6812      	ldr	r2, [r2, #0]
 800b252:	4611      	mov	r1, r2
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	01d2      	lsls	r2, r2, #7
 800b258:	440a      	add	r2, r1
 800b25a:	3284      	adds	r2, #132	@ 0x84
 800b25c:	f043 0301 	orr.w	r3, r3, #1
 800b260:	6013      	str	r3, [r2, #0]
}
 800b262:	bf00      	nop
 800b264:	3724      	adds	r7, #36	@ 0x24
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	fffff8f8 	.word	0xfffff8f8
 800b274:	fffff800 	.word	0xfffff800

0800b278 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b278:	b480      	push	{r7}
 800b27a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b27c:	4b05      	ldr	r3, [pc, #20]	@ (800b294 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	4a04      	ldr	r2, [pc, #16]	@ (800b294 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b286:	6013      	str	r3, [r2, #0]
}
 800b288:	bf00      	nop
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	40007000 	.word	0x40007000

0800b298 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800b2a2:	4b23      	ldr	r3, [pc, #140]	@ (800b330 <HAL_PWREx_EnableOverDrive+0x98>)
 800b2a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2a6:	4a22      	ldr	r2, [pc, #136]	@ (800b330 <HAL_PWREx_EnableOverDrive+0x98>)
 800b2a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2ac:	6413      	str	r3, [r2, #64]	@ 0x40
 800b2ae:	4b20      	ldr	r3, [pc, #128]	@ (800b330 <HAL_PWREx_EnableOverDrive+0x98>)
 800b2b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2b6:	603b      	str	r3, [r7, #0]
 800b2b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b2ba:	4b1e      	ldr	r3, [pc, #120]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4a1d      	ldr	r2, [pc, #116]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b2c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b2c6:	f7fa fa0f 	bl	80056e8 <HAL_GetTick>
 800b2ca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b2cc:	e009      	b.n	800b2e2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b2ce:	f7fa fa0b 	bl	80056e8 <HAL_GetTick>
 800b2d2:	4602      	mov	r2, r0
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	1ad3      	subs	r3, r2, r3
 800b2d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b2dc:	d901      	bls.n	800b2e2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800b2de:	2303      	movs	r3, #3
 800b2e0:	e022      	b.n	800b328 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b2e2:	4b14      	ldr	r3, [pc, #80]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2ee:	d1ee      	bne.n	800b2ce <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b2f0:	4b10      	ldr	r3, [pc, #64]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a0f      	ldr	r2, [pc, #60]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b2fc:	f7fa f9f4 	bl	80056e8 <HAL_GetTick>
 800b300:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b302:	e009      	b.n	800b318 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b304:	f7fa f9f0 	bl	80056e8 <HAL_GetTick>
 800b308:	4602      	mov	r2, r0
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	1ad3      	subs	r3, r2, r3
 800b30e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b312:	d901      	bls.n	800b318 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800b314:	2303      	movs	r3, #3
 800b316:	e007      	b.n	800b328 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b318:	4b06      	ldr	r3, [pc, #24]	@ (800b334 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b320:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b324:	d1ee      	bne.n	800b304 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800b326:	2300      	movs	r3, #0
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3708      	adds	r7, #8
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	40023800 	.word	0x40023800
 800b334:	40007000 	.word	0x40007000

0800b338 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b086      	sub	sp, #24
 800b33c:	af02      	add	r7, sp, #8
 800b33e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b340:	f7fa f9d2 	bl	80056e8 <HAL_GetTick>
 800b344:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	e067      	b.n	800b420 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b356:	b2db      	uxtb	r3, r3
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d10b      	bne.n	800b374 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7f7 f993 	bl	8002690 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800b36a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 f85e 	bl	800b430 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	689b      	ldr	r3, [r3, #8]
 800b382:	3b01      	subs	r3, #1
 800b384:	021a      	lsls	r2, r3, #8
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	430a      	orrs	r2, r1
 800b38c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b392:	9300      	str	r3, [sp, #0]
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2200      	movs	r2, #0
 800b398:	2120      	movs	r1, #32
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 f856 	bl	800b44c <QSPI_WaitFlagStateUntilTimeout>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800b3a4:	7afb      	ldrb	r3, [r7, #11]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d135      	bne.n	800b416 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	4b1d      	ldr	r3, [pc, #116]	@ (800b428 <HAL_QSPI_Init+0xf0>)
 800b3b2:	4013      	ands	r3, r2
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	6852      	ldr	r2, [r2, #4]
 800b3b8:	0611      	lsls	r1, r2, #24
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	68d2      	ldr	r2, [r2, #12]
 800b3be:	4311      	orrs	r1, r2
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	69d2      	ldr	r2, [r2, #28]
 800b3c4:	4311      	orrs	r1, r2
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	6a12      	ldr	r2, [r2, #32]
 800b3ca:	4311      	orrs	r1, r2
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	6812      	ldr	r2, [r2, #0]
 800b3d0:	430b      	orrs	r3, r1
 800b3d2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	685a      	ldr	r2, [r3, #4]
 800b3da:	4b14      	ldr	r3, [pc, #80]	@ (800b42c <HAL_QSPI_Init+0xf4>)
 800b3dc:	4013      	ands	r3, r2
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	6912      	ldr	r2, [r2, #16]
 800b3e2:	0411      	lsls	r1, r2, #16
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	6952      	ldr	r2, [r2, #20]
 800b3e8:	4311      	orrs	r1, r2
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	6992      	ldr	r2, [r2, #24]
 800b3ee:	4311      	orrs	r1, r2
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	6812      	ldr	r2, [r2, #0]
 800b3f4:	430b      	orrs	r3, r1
 800b3f6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	681a      	ldr	r2, [r3, #0]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f042 0201 	orr.w	r2, r2, #1
 800b406:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2200      	movs	r2, #0
 800b40c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2200      	movs	r2, #0
 800b41a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800b41e:	7afb      	ldrb	r3, [r7, #11]
}
 800b420:	4618      	mov	r0, r3
 800b422:	3710      	adds	r7, #16
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}
 800b428:	00ffff2f 	.word	0x00ffff2f
 800b42c:	ffe0f8fe 	.word	0xffe0f8fe

0800b430 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	683a      	ldr	r2, [r7, #0]
 800b43e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b084      	sub	sp, #16
 800b450:	af00      	add	r7, sp, #0
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	4613      	mov	r3, r2
 800b45a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b45c:	e01a      	b.n	800b494 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b45e:	69bb      	ldr	r3, [r7, #24]
 800b460:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b464:	d016      	beq.n	800b494 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b466:	f7fa f93f 	bl	80056e8 <HAL_GetTick>
 800b46a:	4602      	mov	r2, r0
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	69ba      	ldr	r2, [r7, #24]
 800b472:	429a      	cmp	r2, r3
 800b474:	d302      	bcc.n	800b47c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d10b      	bne.n	800b494 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2204      	movs	r2, #4
 800b480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b488:	f043 0201 	orr.w	r2, r3, #1
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	e00e      	b.n	800b4b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	689a      	ldr	r2, [r3, #8]
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	4013      	ands	r3, r2
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	bf14      	ite	ne
 800b4a2:	2301      	movne	r3, #1
 800b4a4:	2300      	moveq	r3, #0
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	461a      	mov	r2, r3
 800b4aa:	79fb      	ldrb	r3, [r7, #7]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d1d6      	bne.n	800b45e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3710      	adds	r7, #16
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
	...

0800b4bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b086      	sub	sp, #24
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d101      	bne.n	800b4d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e291      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f003 0301 	and.w	r3, r3, #1
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	f000 8087 	beq.w	800b5ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b4e0:	4b96      	ldr	r3, [pc, #600]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	f003 030c 	and.w	r3, r3, #12
 800b4e8:	2b04      	cmp	r3, #4
 800b4ea:	d00c      	beq.n	800b506 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b4ec:	4b93      	ldr	r3, [pc, #588]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	f003 030c 	and.w	r3, r3, #12
 800b4f4:	2b08      	cmp	r3, #8
 800b4f6:	d112      	bne.n	800b51e <HAL_RCC_OscConfig+0x62>
 800b4f8:	4b90      	ldr	r3, [pc, #576]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b500:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b504:	d10b      	bne.n	800b51e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b506:	4b8d      	ldr	r3, [pc, #564]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d06c      	beq.n	800b5ec <HAL_RCC_OscConfig+0x130>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d168      	bne.n	800b5ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b51a:	2301      	movs	r3, #1
 800b51c:	e26b      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	685b      	ldr	r3, [r3, #4]
 800b522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b526:	d106      	bne.n	800b536 <HAL_RCC_OscConfig+0x7a>
 800b528:	4b84      	ldr	r3, [pc, #528]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a83      	ldr	r2, [pc, #524]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b52e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b532:	6013      	str	r3, [r2, #0]
 800b534:	e02e      	b.n	800b594 <HAL_RCC_OscConfig+0xd8>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d10c      	bne.n	800b558 <HAL_RCC_OscConfig+0x9c>
 800b53e:	4b7f      	ldr	r3, [pc, #508]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a7e      	ldr	r2, [pc, #504]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b544:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b548:	6013      	str	r3, [r2, #0]
 800b54a:	4b7c      	ldr	r3, [pc, #496]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a7b      	ldr	r2, [pc, #492]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b550:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b554:	6013      	str	r3, [r2, #0]
 800b556:	e01d      	b.n	800b594 <HAL_RCC_OscConfig+0xd8>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b560:	d10c      	bne.n	800b57c <HAL_RCC_OscConfig+0xc0>
 800b562:	4b76      	ldr	r3, [pc, #472]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4a75      	ldr	r2, [pc, #468]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b56c:	6013      	str	r3, [r2, #0]
 800b56e:	4b73      	ldr	r3, [pc, #460]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a72      	ldr	r2, [pc, #456]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b578:	6013      	str	r3, [r2, #0]
 800b57a:	e00b      	b.n	800b594 <HAL_RCC_OscConfig+0xd8>
 800b57c:	4b6f      	ldr	r3, [pc, #444]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a6e      	ldr	r2, [pc, #440]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b586:	6013      	str	r3, [r2, #0]
 800b588:	4b6c      	ldr	r3, [pc, #432]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4a6b      	ldr	r2, [pc, #428]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b58e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d013      	beq.n	800b5c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b59c:	f7fa f8a4 	bl	80056e8 <HAL_GetTick>
 800b5a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5a2:	e008      	b.n	800b5b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5a4:	f7fa f8a0 	bl	80056e8 <HAL_GetTick>
 800b5a8:	4602      	mov	r2, r0
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	1ad3      	subs	r3, r2, r3
 800b5ae:	2b64      	cmp	r3, #100	@ 0x64
 800b5b0:	d901      	bls.n	800b5b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b5b2:	2303      	movs	r3, #3
 800b5b4:	e21f      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5b6:	4b61      	ldr	r3, [pc, #388]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d0f0      	beq.n	800b5a4 <HAL_RCC_OscConfig+0xe8>
 800b5c2:	e014      	b.n	800b5ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c4:	f7fa f890 	bl	80056e8 <HAL_GetTick>
 800b5c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b5ca:	e008      	b.n	800b5de <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5cc:	f7fa f88c 	bl	80056e8 <HAL_GetTick>
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	1ad3      	subs	r3, r2, r3
 800b5d6:	2b64      	cmp	r3, #100	@ 0x64
 800b5d8:	d901      	bls.n	800b5de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b5da:	2303      	movs	r3, #3
 800b5dc:	e20b      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b5de:	4b57      	ldr	r3, [pc, #348]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d1f0      	bne.n	800b5cc <HAL_RCC_OscConfig+0x110>
 800b5ea:	e000      	b.n	800b5ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f003 0302 	and.w	r3, r3, #2
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d069      	beq.n	800b6ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b5fa:	4b50      	ldr	r3, [pc, #320]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	f003 030c 	and.w	r3, r3, #12
 800b602:	2b00      	cmp	r3, #0
 800b604:	d00b      	beq.n	800b61e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b606:	4b4d      	ldr	r3, [pc, #308]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b608:	689b      	ldr	r3, [r3, #8]
 800b60a:	f003 030c 	and.w	r3, r3, #12
 800b60e:	2b08      	cmp	r3, #8
 800b610:	d11c      	bne.n	800b64c <HAL_RCC_OscConfig+0x190>
 800b612:	4b4a      	ldr	r3, [pc, #296]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d116      	bne.n	800b64c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b61e:	4b47      	ldr	r3, [pc, #284]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	2b00      	cmp	r3, #0
 800b628:	d005      	beq.n	800b636 <HAL_RCC_OscConfig+0x17a>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	68db      	ldr	r3, [r3, #12]
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d001      	beq.n	800b636 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	e1df      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b636:	4b41      	ldr	r3, [pc, #260]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	691b      	ldr	r3, [r3, #16]
 800b642:	00db      	lsls	r3, r3, #3
 800b644:	493d      	ldr	r1, [pc, #244]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b646:	4313      	orrs	r3, r2
 800b648:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b64a:	e040      	b.n	800b6ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d023      	beq.n	800b69c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b654:	4b39      	ldr	r3, [pc, #228]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	4a38      	ldr	r2, [pc, #224]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b65a:	f043 0301 	orr.w	r3, r3, #1
 800b65e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b660:	f7fa f842 	bl	80056e8 <HAL_GetTick>
 800b664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b666:	e008      	b.n	800b67a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b668:	f7fa f83e 	bl	80056e8 <HAL_GetTick>
 800b66c:	4602      	mov	r2, r0
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	1ad3      	subs	r3, r2, r3
 800b672:	2b02      	cmp	r3, #2
 800b674:	d901      	bls.n	800b67a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b676:	2303      	movs	r3, #3
 800b678:	e1bd      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b67a:	4b30      	ldr	r3, [pc, #192]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f003 0302 	and.w	r3, r3, #2
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0f0      	beq.n	800b668 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b686:	4b2d      	ldr	r3, [pc, #180]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	00db      	lsls	r3, r3, #3
 800b694:	4929      	ldr	r1, [pc, #164]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b696:	4313      	orrs	r3, r2
 800b698:	600b      	str	r3, [r1, #0]
 800b69a:	e018      	b.n	800b6ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b69c:	4b27      	ldr	r3, [pc, #156]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a26      	ldr	r2, [pc, #152]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b6a2:	f023 0301 	bic.w	r3, r3, #1
 800b6a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6a8:	f7fa f81e 	bl	80056e8 <HAL_GetTick>
 800b6ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b6ae:	e008      	b.n	800b6c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6b0:	f7fa f81a 	bl	80056e8 <HAL_GetTick>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	1ad3      	subs	r3, r2, r3
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	d901      	bls.n	800b6c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b6be:	2303      	movs	r3, #3
 800b6c0:	e199      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b6c2:	4b1e      	ldr	r3, [pc, #120]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f003 0302 	and.w	r3, r3, #2
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d1f0      	bne.n	800b6b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f003 0308 	and.w	r3, r3, #8
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d038      	beq.n	800b74c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	695b      	ldr	r3, [r3, #20]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d019      	beq.n	800b716 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6e2:	4b16      	ldr	r3, [pc, #88]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b6e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b6e6:	4a15      	ldr	r2, [pc, #84]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b6e8:	f043 0301 	orr.w	r3, r3, #1
 800b6ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6ee:	f7f9 fffb 	bl	80056e8 <HAL_GetTick>
 800b6f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b6f4:	e008      	b.n	800b708 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6f6:	f7f9 fff7 	bl	80056e8 <HAL_GetTick>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	1ad3      	subs	r3, r2, r3
 800b700:	2b02      	cmp	r3, #2
 800b702:	d901      	bls.n	800b708 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b704:	2303      	movs	r3, #3
 800b706:	e176      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b708:	4b0c      	ldr	r3, [pc, #48]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b70a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b70c:	f003 0302 	and.w	r3, r3, #2
 800b710:	2b00      	cmp	r3, #0
 800b712:	d0f0      	beq.n	800b6f6 <HAL_RCC_OscConfig+0x23a>
 800b714:	e01a      	b.n	800b74c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b716:	4b09      	ldr	r3, [pc, #36]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b71a:	4a08      	ldr	r2, [pc, #32]	@ (800b73c <HAL_RCC_OscConfig+0x280>)
 800b71c:	f023 0301 	bic.w	r3, r3, #1
 800b720:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b722:	f7f9 ffe1 	bl	80056e8 <HAL_GetTick>
 800b726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b728:	e00a      	b.n	800b740 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b72a:	f7f9 ffdd 	bl	80056e8 <HAL_GetTick>
 800b72e:	4602      	mov	r2, r0
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	1ad3      	subs	r3, r2, r3
 800b734:	2b02      	cmp	r3, #2
 800b736:	d903      	bls.n	800b740 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b738:	2303      	movs	r3, #3
 800b73a:	e15c      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
 800b73c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b740:	4b91      	ldr	r3, [pc, #580]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b744:	f003 0302 	and.w	r3, r3, #2
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1ee      	bne.n	800b72a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f003 0304 	and.w	r3, r3, #4
 800b754:	2b00      	cmp	r3, #0
 800b756:	f000 80a4 	beq.w	800b8a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b75a:	4b8b      	ldr	r3, [pc, #556]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b75e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b762:	2b00      	cmp	r3, #0
 800b764:	d10d      	bne.n	800b782 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b766:	4b88      	ldr	r3, [pc, #544]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b76a:	4a87      	ldr	r2, [pc, #540]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b76c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b770:	6413      	str	r3, [r2, #64]	@ 0x40
 800b772:	4b85      	ldr	r3, [pc, #532]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b77a:	60bb      	str	r3, [r7, #8]
 800b77c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b77e:	2301      	movs	r3, #1
 800b780:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b782:	4b82      	ldr	r3, [pc, #520]	@ (800b98c <HAL_RCC_OscConfig+0x4d0>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d118      	bne.n	800b7c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b78e:	4b7f      	ldr	r3, [pc, #508]	@ (800b98c <HAL_RCC_OscConfig+0x4d0>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a7e      	ldr	r2, [pc, #504]	@ (800b98c <HAL_RCC_OscConfig+0x4d0>)
 800b794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b79a:	f7f9 ffa5 	bl	80056e8 <HAL_GetTick>
 800b79e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7a0:	e008      	b.n	800b7b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7a2:	f7f9 ffa1 	bl	80056e8 <HAL_GetTick>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	1ad3      	subs	r3, r2, r3
 800b7ac:	2b64      	cmp	r3, #100	@ 0x64
 800b7ae:	d901      	bls.n	800b7b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b7b0:	2303      	movs	r3, #3
 800b7b2:	e120      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7b4:	4b75      	ldr	r3, [pc, #468]	@ (800b98c <HAL_RCC_OscConfig+0x4d0>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d0f0      	beq.n	800b7a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	d106      	bne.n	800b7d6 <HAL_RCC_OscConfig+0x31a>
 800b7c8:	4b6f      	ldr	r3, [pc, #444]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7cc:	4a6e      	ldr	r2, [pc, #440]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7ce:	f043 0301 	orr.w	r3, r3, #1
 800b7d2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7d4:	e02d      	b.n	800b832 <HAL_RCC_OscConfig+0x376>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d10c      	bne.n	800b7f8 <HAL_RCC_OscConfig+0x33c>
 800b7de:	4b6a      	ldr	r3, [pc, #424]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7e2:	4a69      	ldr	r2, [pc, #420]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7e4:	f023 0301 	bic.w	r3, r3, #1
 800b7e8:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7ea:	4b67      	ldr	r3, [pc, #412]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7ee:	4a66      	ldr	r2, [pc, #408]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b7f0:	f023 0304 	bic.w	r3, r3, #4
 800b7f4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7f6:	e01c      	b.n	800b832 <HAL_RCC_OscConfig+0x376>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	2b05      	cmp	r3, #5
 800b7fe:	d10c      	bne.n	800b81a <HAL_RCC_OscConfig+0x35e>
 800b800:	4b61      	ldr	r3, [pc, #388]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b804:	4a60      	ldr	r2, [pc, #384]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b806:	f043 0304 	orr.w	r3, r3, #4
 800b80a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b80c:	4b5e      	ldr	r3, [pc, #376]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b80e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b810:	4a5d      	ldr	r2, [pc, #372]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b812:	f043 0301 	orr.w	r3, r3, #1
 800b816:	6713      	str	r3, [r2, #112]	@ 0x70
 800b818:	e00b      	b.n	800b832 <HAL_RCC_OscConfig+0x376>
 800b81a:	4b5b      	ldr	r3, [pc, #364]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b81c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b81e:	4a5a      	ldr	r2, [pc, #360]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b820:	f023 0301 	bic.w	r3, r3, #1
 800b824:	6713      	str	r3, [r2, #112]	@ 0x70
 800b826:	4b58      	ldr	r3, [pc, #352]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b82a:	4a57      	ldr	r2, [pc, #348]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b82c:	f023 0304 	bic.w	r3, r3, #4
 800b830:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	689b      	ldr	r3, [r3, #8]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d015      	beq.n	800b866 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b83a:	f7f9 ff55 	bl	80056e8 <HAL_GetTick>
 800b83e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b840:	e00a      	b.n	800b858 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b842:	f7f9 ff51 	bl	80056e8 <HAL_GetTick>
 800b846:	4602      	mov	r2, r0
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	1ad3      	subs	r3, r2, r3
 800b84c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b850:	4293      	cmp	r3, r2
 800b852:	d901      	bls.n	800b858 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b854:	2303      	movs	r3, #3
 800b856:	e0ce      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b858:	4b4b      	ldr	r3, [pc, #300]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b85a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d0ee      	beq.n	800b842 <HAL_RCC_OscConfig+0x386>
 800b864:	e014      	b.n	800b890 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b866:	f7f9 ff3f 	bl	80056e8 <HAL_GetTick>
 800b86a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b86c:	e00a      	b.n	800b884 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b86e:	f7f9 ff3b 	bl	80056e8 <HAL_GetTick>
 800b872:	4602      	mov	r2, r0
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	1ad3      	subs	r3, r2, r3
 800b878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d901      	bls.n	800b884 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b880:	2303      	movs	r3, #3
 800b882:	e0b8      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b884:	4b40      	ldr	r3, [pc, #256]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b888:	f003 0302 	and.w	r3, r3, #2
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1ee      	bne.n	800b86e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b890:	7dfb      	ldrb	r3, [r7, #23]
 800b892:	2b01      	cmp	r3, #1
 800b894:	d105      	bne.n	800b8a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b896:	4b3c      	ldr	r3, [pc, #240]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b89a:	4a3b      	ldr	r2, [pc, #236]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b89c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8a0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	699b      	ldr	r3, [r3, #24]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	f000 80a4 	beq.w	800b9f4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b8ac:	4b36      	ldr	r3, [pc, #216]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b8ae:	689b      	ldr	r3, [r3, #8]
 800b8b0:	f003 030c 	and.w	r3, r3, #12
 800b8b4:	2b08      	cmp	r3, #8
 800b8b6:	d06b      	beq.n	800b990 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	699b      	ldr	r3, [r3, #24]
 800b8bc:	2b02      	cmp	r3, #2
 800b8be:	d149      	bne.n	800b954 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8c0:	4b31      	ldr	r3, [pc, #196]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a30      	ldr	r2, [pc, #192]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b8c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8cc:	f7f9 ff0c 	bl	80056e8 <HAL_GetTick>
 800b8d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b8d2:	e008      	b.n	800b8e6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8d4:	f7f9 ff08 	bl	80056e8 <HAL_GetTick>
 800b8d8:	4602      	mov	r2, r0
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	1ad3      	subs	r3, r2, r3
 800b8de:	2b02      	cmp	r3, #2
 800b8e0:	d901      	bls.n	800b8e6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	e087      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b8e6:	4b28      	ldr	r3, [pc, #160]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d1f0      	bne.n	800b8d4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	69da      	ldr	r2, [r3, #28]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	431a      	orrs	r2, r3
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b900:	019b      	lsls	r3, r3, #6
 800b902:	431a      	orrs	r2, r3
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b908:	085b      	lsrs	r3, r3, #1
 800b90a:	3b01      	subs	r3, #1
 800b90c:	041b      	lsls	r3, r3, #16
 800b90e:	431a      	orrs	r2, r3
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b914:	061b      	lsls	r3, r3, #24
 800b916:	4313      	orrs	r3, r2
 800b918:	4a1b      	ldr	r2, [pc, #108]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b91a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b91e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b920:	4b19      	ldr	r3, [pc, #100]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4a18      	ldr	r2, [pc, #96]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b92a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b92c:	f7f9 fedc 	bl	80056e8 <HAL_GetTick>
 800b930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b932:	e008      	b.n	800b946 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b934:	f7f9 fed8 	bl	80056e8 <HAL_GetTick>
 800b938:	4602      	mov	r2, r0
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	1ad3      	subs	r3, r2, r3
 800b93e:	2b02      	cmp	r3, #2
 800b940:	d901      	bls.n	800b946 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b942:	2303      	movs	r3, #3
 800b944:	e057      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b946:	4b10      	ldr	r3, [pc, #64]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d0f0      	beq.n	800b934 <HAL_RCC_OscConfig+0x478>
 800b952:	e04f      	b.n	800b9f4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b954:	4b0c      	ldr	r3, [pc, #48]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a0b      	ldr	r2, [pc, #44]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b95a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b95e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b960:	f7f9 fec2 	bl	80056e8 <HAL_GetTick>
 800b964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b966:	e008      	b.n	800b97a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b968:	f7f9 febe 	bl	80056e8 <HAL_GetTick>
 800b96c:	4602      	mov	r2, r0
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	1ad3      	subs	r3, r2, r3
 800b972:	2b02      	cmp	r3, #2
 800b974:	d901      	bls.n	800b97a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b976:	2303      	movs	r3, #3
 800b978:	e03d      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b97a:	4b03      	ldr	r3, [pc, #12]	@ (800b988 <HAL_RCC_OscConfig+0x4cc>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b982:	2b00      	cmp	r3, #0
 800b984:	d1f0      	bne.n	800b968 <HAL_RCC_OscConfig+0x4ac>
 800b986:	e035      	b.n	800b9f4 <HAL_RCC_OscConfig+0x538>
 800b988:	40023800 	.word	0x40023800
 800b98c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b990:	4b1b      	ldr	r3, [pc, #108]	@ (800ba00 <HAL_RCC_OscConfig+0x544>)
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	699b      	ldr	r3, [r3, #24]
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d028      	beq.n	800b9f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d121      	bne.n	800b9f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d11a      	bne.n	800b9f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9ba:	68fa      	ldr	r2, [r7, #12]
 800b9bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b9c0:	4013      	ands	r3, r2
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b9c6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d111      	bne.n	800b9f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9d6:	085b      	lsrs	r3, r3, #1
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d107      	bne.n	800b9f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d001      	beq.n	800b9f4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	e000      	b.n	800b9f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b9f4:	2300      	movs	r3, #0
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3718      	adds	r7, #24
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	40023800 	.word	0x40023800

0800ba04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d101      	bne.n	800ba1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e0d0      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ba1c:	4b6a      	ldr	r3, [pc, #424]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f003 030f 	and.w	r3, r3, #15
 800ba24:	683a      	ldr	r2, [r7, #0]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d910      	bls.n	800ba4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ba2a:	4b67      	ldr	r3, [pc, #412]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f023 020f 	bic.w	r2, r3, #15
 800ba32:	4965      	ldr	r1, [pc, #404]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	4313      	orrs	r3, r2
 800ba38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ba3a:	4b63      	ldr	r3, [pc, #396]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f003 030f 	and.w	r3, r3, #15
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d001      	beq.n	800ba4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	e0b8      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 0302 	and.w	r3, r3, #2
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d020      	beq.n	800ba9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f003 0304 	and.w	r3, r3, #4
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d005      	beq.n	800ba70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ba64:	4b59      	ldr	r3, [pc, #356]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	4a58      	ldr	r2, [pc, #352]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800ba6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f003 0308 	and.w	r3, r3, #8
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d005      	beq.n	800ba88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ba7c:	4b53      	ldr	r3, [pc, #332]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	4a52      	ldr	r2, [pc, #328]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ba86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba88:	4b50      	ldr	r3, [pc, #320]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba8a:	689b      	ldr	r3, [r3, #8]
 800ba8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	689b      	ldr	r3, [r3, #8]
 800ba94:	494d      	ldr	r1, [pc, #308]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800ba96:	4313      	orrs	r3, r2
 800ba98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f003 0301 	and.w	r3, r3, #1
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d040      	beq.n	800bb28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	685b      	ldr	r3, [r3, #4]
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d107      	bne.n	800babe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800baae:	4b47      	ldr	r3, [pc, #284]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d115      	bne.n	800bae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800baba:	2301      	movs	r3, #1
 800babc:	e07f      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	685b      	ldr	r3, [r3, #4]
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	d107      	bne.n	800bad6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bac6:	4b41      	ldr	r3, [pc, #260]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d109      	bne.n	800bae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800bad2:	2301      	movs	r3, #1
 800bad4:	e073      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bad6:	4b3d      	ldr	r3, [pc, #244]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f003 0302 	and.w	r3, r3, #2
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d101      	bne.n	800bae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	e06b      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bae6:	4b39      	ldr	r3, [pc, #228]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bae8:	689b      	ldr	r3, [r3, #8]
 800baea:	f023 0203 	bic.w	r2, r3, #3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	4936      	ldr	r1, [pc, #216]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800baf4:	4313      	orrs	r3, r2
 800baf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800baf8:	f7f9 fdf6 	bl	80056e8 <HAL_GetTick>
 800bafc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bafe:	e00a      	b.n	800bb16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb00:	f7f9 fdf2 	bl	80056e8 <HAL_GetTick>
 800bb04:	4602      	mov	r2, r0
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	1ad3      	subs	r3, r2, r3
 800bb0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d901      	bls.n	800bb16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800bb12:	2303      	movs	r3, #3
 800bb14:	e053      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb16:	4b2d      	ldr	r3, [pc, #180]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb18:	689b      	ldr	r3, [r3, #8]
 800bb1a:	f003 020c 	and.w	r2, r3, #12
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d1eb      	bne.n	800bb00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb28:	4b27      	ldr	r3, [pc, #156]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f003 030f 	and.w	r3, r3, #15
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d210      	bcs.n	800bb58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb36:	4b24      	ldr	r3, [pc, #144]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f023 020f 	bic.w	r2, r3, #15
 800bb3e:	4922      	ldr	r1, [pc, #136]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb46:	4b20      	ldr	r3, [pc, #128]	@ (800bbc8 <HAL_RCC_ClockConfig+0x1c4>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f003 030f 	and.w	r3, r3, #15
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d001      	beq.n	800bb58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800bb54:	2301      	movs	r3, #1
 800bb56:	e032      	b.n	800bbbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f003 0304 	and.w	r3, r3, #4
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d008      	beq.n	800bb76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bb64:	4b19      	ldr	r3, [pc, #100]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	4916      	ldr	r1, [pc, #88]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb72:	4313      	orrs	r3, r2
 800bb74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f003 0308 	and.w	r3, r3, #8
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d009      	beq.n	800bb96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800bb82:	4b12      	ldr	r3, [pc, #72]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb84:	689b      	ldr	r3, [r3, #8]
 800bb86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	00db      	lsls	r3, r3, #3
 800bb90:	490e      	ldr	r1, [pc, #56]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb92:	4313      	orrs	r3, r2
 800bb94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bb96:	f000 f821 	bl	800bbdc <HAL_RCC_GetSysClockFreq>
 800bb9a:	4602      	mov	r2, r0
 800bb9c:	4b0b      	ldr	r3, [pc, #44]	@ (800bbcc <HAL_RCC_ClockConfig+0x1c8>)
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	091b      	lsrs	r3, r3, #4
 800bba2:	f003 030f 	and.w	r3, r3, #15
 800bba6:	490a      	ldr	r1, [pc, #40]	@ (800bbd0 <HAL_RCC_ClockConfig+0x1cc>)
 800bba8:	5ccb      	ldrb	r3, [r1, r3]
 800bbaa:	fa22 f303 	lsr.w	r3, r2, r3
 800bbae:	4a09      	ldr	r2, [pc, #36]	@ (800bbd4 <HAL_RCC_ClockConfig+0x1d0>)
 800bbb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800bbb2:	4b09      	ldr	r3, [pc, #36]	@ (800bbd8 <HAL_RCC_ClockConfig+0x1d4>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7f7 fb48 	bl	800324c <HAL_InitTick>

  return HAL_OK;
 800bbbc:	2300      	movs	r3, #0
}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3710      	adds	r7, #16
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	40023c00 	.word	0x40023c00
 800bbcc:	40023800 	.word	0x40023800
 800bbd0:	08018438 	.word	0x08018438
 800bbd4:	20012000 	.word	0x20012000
 800bbd8:	20012038 	.word	0x20012038

0800bbdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bbdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bbe0:	b090      	sub	sp, #64	@ 0x40
 800bbe2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbe8:	2300      	movs	r3, #0
 800bbea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbec:	2300      	movs	r3, #0
 800bbee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bbf4:	4b59      	ldr	r3, [pc, #356]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	f003 030c 	and.w	r3, r3, #12
 800bbfc:	2b08      	cmp	r3, #8
 800bbfe:	d00d      	beq.n	800bc1c <HAL_RCC_GetSysClockFreq+0x40>
 800bc00:	2b08      	cmp	r3, #8
 800bc02:	f200 80a1 	bhi.w	800bd48 <HAL_RCC_GetSysClockFreq+0x16c>
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d002      	beq.n	800bc10 <HAL_RCC_GetSysClockFreq+0x34>
 800bc0a:	2b04      	cmp	r3, #4
 800bc0c:	d003      	beq.n	800bc16 <HAL_RCC_GetSysClockFreq+0x3a>
 800bc0e:	e09b      	b.n	800bd48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bc10:	4b53      	ldr	r3, [pc, #332]	@ (800bd60 <HAL_RCC_GetSysClockFreq+0x184>)
 800bc12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bc14:	e09b      	b.n	800bd4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bc16:	4b53      	ldr	r3, [pc, #332]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0x188>)
 800bc18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bc1a:	e098      	b.n	800bd4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bc1c:	4b4f      	ldr	r3, [pc, #316]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800bc26:	4b4d      	ldr	r3, [pc, #308]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bc28:	685b      	ldr	r3, [r3, #4]
 800bc2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d028      	beq.n	800bc84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bc32:	4b4a      	ldr	r3, [pc, #296]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bc34:	685b      	ldr	r3, [r3, #4]
 800bc36:	099b      	lsrs	r3, r3, #6
 800bc38:	2200      	movs	r2, #0
 800bc3a:	623b      	str	r3, [r7, #32]
 800bc3c:	627a      	str	r2, [r7, #36]	@ 0x24
 800bc3e:	6a3b      	ldr	r3, [r7, #32]
 800bc40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bc44:	2100      	movs	r1, #0
 800bc46:	4b47      	ldr	r3, [pc, #284]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0x188>)
 800bc48:	fb03 f201 	mul.w	r2, r3, r1
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	fb00 f303 	mul.w	r3, r0, r3
 800bc52:	4413      	add	r3, r2
 800bc54:	4a43      	ldr	r2, [pc, #268]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0x188>)
 800bc56:	fba0 1202 	umull	r1, r2, r0, r2
 800bc5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bc5c:	460a      	mov	r2, r1
 800bc5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bc60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc62:	4413      	add	r3, r2
 800bc64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bc66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc68:	2200      	movs	r2, #0
 800bc6a:	61bb      	str	r3, [r7, #24]
 800bc6c:	61fa      	str	r2, [r7, #28]
 800bc6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bc76:	f7f4 facb 	bl	8000210 <__aeabi_uldivmod>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	4613      	mov	r3, r2
 800bc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc82:	e053      	b.n	800bd2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bc84:	4b35      	ldr	r3, [pc, #212]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	099b      	lsrs	r3, r3, #6
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	617a      	str	r2, [r7, #20]
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800bc96:	f04f 0b00 	mov.w	fp, #0
 800bc9a:	4652      	mov	r2, sl
 800bc9c:	465b      	mov	r3, fp
 800bc9e:	f04f 0000 	mov.w	r0, #0
 800bca2:	f04f 0100 	mov.w	r1, #0
 800bca6:	0159      	lsls	r1, r3, #5
 800bca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bcac:	0150      	lsls	r0, r2, #5
 800bcae:	4602      	mov	r2, r0
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	ebb2 080a 	subs.w	r8, r2, sl
 800bcb6:	eb63 090b 	sbc.w	r9, r3, fp
 800bcba:	f04f 0200 	mov.w	r2, #0
 800bcbe:	f04f 0300 	mov.w	r3, #0
 800bcc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800bcc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800bcca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800bcce:	ebb2 0408 	subs.w	r4, r2, r8
 800bcd2:	eb63 0509 	sbc.w	r5, r3, r9
 800bcd6:	f04f 0200 	mov.w	r2, #0
 800bcda:	f04f 0300 	mov.w	r3, #0
 800bcde:	00eb      	lsls	r3, r5, #3
 800bce0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bce4:	00e2      	lsls	r2, r4, #3
 800bce6:	4614      	mov	r4, r2
 800bce8:	461d      	mov	r5, r3
 800bcea:	eb14 030a 	adds.w	r3, r4, sl
 800bcee:	603b      	str	r3, [r7, #0]
 800bcf0:	eb45 030b 	adc.w	r3, r5, fp
 800bcf4:	607b      	str	r3, [r7, #4]
 800bcf6:	f04f 0200 	mov.w	r2, #0
 800bcfa:	f04f 0300 	mov.w	r3, #0
 800bcfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 800bd02:	4629      	mov	r1, r5
 800bd04:	028b      	lsls	r3, r1, #10
 800bd06:	4621      	mov	r1, r4
 800bd08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	028a      	lsls	r2, r1, #10
 800bd10:	4610      	mov	r0, r2
 800bd12:	4619      	mov	r1, r3
 800bd14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd16:	2200      	movs	r2, #0
 800bd18:	60bb      	str	r3, [r7, #8]
 800bd1a:	60fa      	str	r2, [r7, #12]
 800bd1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd20:	f7f4 fa76 	bl	8000210 <__aeabi_uldivmod>
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	4613      	mov	r3, r2
 800bd2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800bd2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bd5c <HAL_RCC_GetSysClockFreq+0x180>)
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	0c1b      	lsrs	r3, r3, #16
 800bd32:	f003 0303 	and.w	r3, r3, #3
 800bd36:	3301      	adds	r3, #1
 800bd38:	005b      	lsls	r3, r3, #1
 800bd3a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800bd3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd40:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bd46:	e002      	b.n	800bd4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bd48:	4b05      	ldr	r3, [pc, #20]	@ (800bd60 <HAL_RCC_GetSysClockFreq+0x184>)
 800bd4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bd4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bd4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3740      	adds	r7, #64	@ 0x40
 800bd54:	46bd      	mov	sp, r7
 800bd56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd5a:	bf00      	nop
 800bd5c:	40023800 	.word	0x40023800
 800bd60:	00f42400 	.word	0x00f42400
 800bd64:	017d7840 	.word	0x017d7840

0800bd68 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bd6c:	4b03      	ldr	r3, [pc, #12]	@ (800bd7c <HAL_RCC_GetHCLKFreq+0x14>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	46bd      	mov	sp, r7
 800bd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd78:	4770      	bx	lr
 800bd7a:	bf00      	nop
 800bd7c:	20012000 	.word	0x20012000

0800bd80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800bd84:	f7ff fff0 	bl	800bd68 <HAL_RCC_GetHCLKFreq>
 800bd88:	4602      	mov	r2, r0
 800bd8a:	4b05      	ldr	r3, [pc, #20]	@ (800bda0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bd8c:	689b      	ldr	r3, [r3, #8]
 800bd8e:	0a9b      	lsrs	r3, r3, #10
 800bd90:	f003 0307 	and.w	r3, r3, #7
 800bd94:	4903      	ldr	r1, [pc, #12]	@ (800bda4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bd96:	5ccb      	ldrb	r3, [r1, r3]
 800bd98:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	40023800 	.word	0x40023800
 800bda4:	08018448 	.word	0x08018448

0800bda8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800bdac:	f7ff ffdc 	bl	800bd68 <HAL_RCC_GetHCLKFreq>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	4b05      	ldr	r3, [pc, #20]	@ (800bdc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	0b5b      	lsrs	r3, r3, #13
 800bdb8:	f003 0307 	and.w	r3, r3, #7
 800bdbc:	4903      	ldr	r1, [pc, #12]	@ (800bdcc <HAL_RCC_GetPCLK2Freq+0x24>)
 800bdbe:	5ccb      	ldrb	r3, [r1, r3]
 800bdc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	bd80      	pop	{r7, pc}
 800bdc8:	40023800 	.word	0x40023800
 800bdcc:	08018448 	.word	0x08018448

0800bdd0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	220f      	movs	r2, #15
 800bdde:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800bde0:	4b12      	ldr	r3, [pc, #72]	@ (800be2c <HAL_RCC_GetClockConfig+0x5c>)
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f003 0203 	and.w	r2, r3, #3
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800bdec:	4b0f      	ldr	r3, [pc, #60]	@ (800be2c <HAL_RCC_GetClockConfig+0x5c>)
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800bdf8:	4b0c      	ldr	r3, [pc, #48]	@ (800be2c <HAL_RCC_GetClockConfig+0x5c>)
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800be04:	4b09      	ldr	r3, [pc, #36]	@ (800be2c <HAL_RCC_GetClockConfig+0x5c>)
 800be06:	689b      	ldr	r3, [r3, #8]
 800be08:	08db      	lsrs	r3, r3, #3
 800be0a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800be12:	4b07      	ldr	r3, [pc, #28]	@ (800be30 <HAL_RCC_GetClockConfig+0x60>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 020f 	and.w	r2, r3, #15
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	601a      	str	r2, [r3, #0]
}
 800be1e:	bf00      	nop
 800be20:	370c      	adds	r7, #12
 800be22:	46bd      	mov	sp, r7
 800be24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be28:	4770      	bx	lr
 800be2a:	bf00      	nop
 800be2c:	40023800 	.word	0x40023800
 800be30:	40023c00 	.word	0x40023c00

0800be34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b088      	sub	sp, #32
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800be3c:	2300      	movs	r3, #0
 800be3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800be40:	2300      	movs	r3, #0
 800be42:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800be44:	2300      	movs	r3, #0
 800be46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800be48:	2300      	movs	r3, #0
 800be4a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800be4c:	2300      	movs	r3, #0
 800be4e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f003 0301 	and.w	r3, r3, #1
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d012      	beq.n	800be82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800be5c:	4b69      	ldr	r3, [pc, #420]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	4a68      	ldr	r2, [pc, #416]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be62:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800be66:	6093      	str	r3, [r2, #8]
 800be68:	4b66      	ldr	r3, [pc, #408]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be6a:	689a      	ldr	r2, [r3, #8]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be70:	4964      	ldr	r1, [pc, #400]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be72:	4313      	orrs	r3, r2
 800be74:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d101      	bne.n	800be82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800be7e:	2301      	movs	r3, #1
 800be80:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d017      	beq.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800be8e:	4b5d      	ldr	r3, [pc, #372]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be9c:	4959      	ldr	r1, [pc, #356]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be9e:	4313      	orrs	r3, r2
 800bea0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bea8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800beac:	d101      	bne.n	800beb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800beae:	2301      	movs	r3, #1
 800beb0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d101      	bne.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800beba:	2301      	movs	r3, #1
 800bebc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d017      	beq.n	800befa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800beca:	4b4e      	ldr	r3, [pc, #312]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800becc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bed0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bed8:	494a      	ldr	r1, [pc, #296]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800beda:	4313      	orrs	r3, r2
 800bedc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bee4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bee8:	d101      	bne.n	800beee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800beea:	2301      	movs	r3, #1
 800beec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d101      	bne.n	800befa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800bef6:	2301      	movs	r3, #1
 800bef8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d001      	beq.n	800bf0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800bf06:	2301      	movs	r3, #1
 800bf08:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f003 0320 	and.w	r3, r3, #32
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	f000 808b 	beq.w	800c02e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800bf18:	4b3a      	ldr	r3, [pc, #232]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf1c:	4a39      	ldr	r2, [pc, #228]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf22:	6413      	str	r3, [r2, #64]	@ 0x40
 800bf24:	4b37      	ldr	r3, [pc, #220]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf2c:	60bb      	str	r3, [r7, #8]
 800bf2e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bf30:	4b35      	ldr	r3, [pc, #212]	@ (800c008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a34      	ldr	r2, [pc, #208]	@ (800c008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bf36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf3c:	f7f9 fbd4 	bl	80056e8 <HAL_GetTick>
 800bf40:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bf42:	e008      	b.n	800bf56 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf44:	f7f9 fbd0 	bl	80056e8 <HAL_GetTick>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	1ad3      	subs	r3, r2, r3
 800bf4e:	2b64      	cmp	r3, #100	@ 0x64
 800bf50:	d901      	bls.n	800bf56 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800bf52:	2303      	movs	r3, #3
 800bf54:	e357      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bf56:	4b2c      	ldr	r3, [pc, #176]	@ (800c008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d0f0      	beq.n	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bf62:	4b28      	ldr	r3, [pc, #160]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf6a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d035      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf7a:	693a      	ldr	r2, [r7, #16]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d02e      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bf80:	4b20      	ldr	r3, [pc, #128]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bf88:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bf8a:	4b1e      	ldr	r3, [pc, #120]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf8e:	4a1d      	ldr	r2, [pc, #116]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bf94:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bf96:	4b1b      	ldr	r3, [pc, #108]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf9a:	4a1a      	ldr	r2, [pc, #104]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bfa0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800bfa2:	4a18      	ldr	r2, [pc, #96]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bfa8:	4b16      	ldr	r3, [pc, #88]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfac:	f003 0301 	and.w	r3, r3, #1
 800bfb0:	2b01      	cmp	r3, #1
 800bfb2:	d114      	bne.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfb4:	f7f9 fb98 	bl	80056e8 <HAL_GetTick>
 800bfb8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bfba:	e00a      	b.n	800bfd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bfbc:	f7f9 fb94 	bl	80056e8 <HAL_GetTick>
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	697b      	ldr	r3, [r7, #20]
 800bfc4:	1ad3      	subs	r3, r2, r3
 800bfc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d901      	bls.n	800bfd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bfce:	2303      	movs	r3, #3
 800bfd0:	e319      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bfd2:	4b0c      	ldr	r3, [pc, #48]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfd6:	f003 0302 	and.w	r3, r3, #2
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d0ee      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bfea:	d111      	bne.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bfec:	4b05      	ldr	r3, [pc, #20]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfee:	689b      	ldr	r3, [r3, #8]
 800bff0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800bff8:	4b04      	ldr	r3, [pc, #16]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800bffa:	400b      	ands	r3, r1
 800bffc:	4901      	ldr	r1, [pc, #4]	@ (800c004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bffe:	4313      	orrs	r3, r2
 800c000:	608b      	str	r3, [r1, #8]
 800c002:	e00b      	b.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800c004:	40023800 	.word	0x40023800
 800c008:	40007000 	.word	0x40007000
 800c00c:	0ffffcff 	.word	0x0ffffcff
 800c010:	4baa      	ldr	r3, [pc, #680]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c012:	689b      	ldr	r3, [r3, #8]
 800c014:	4aa9      	ldr	r2, [pc, #676]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c016:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800c01a:	6093      	str	r3, [r2, #8]
 800c01c:	4ba7      	ldr	r3, [pc, #668]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c01e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c028:	49a4      	ldr	r1, [pc, #656]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c02a:	4313      	orrs	r3, r2
 800c02c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f003 0310 	and.w	r3, r3, #16
 800c036:	2b00      	cmp	r3, #0
 800c038:	d010      	beq.n	800c05c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c03a:	4ba0      	ldr	r3, [pc, #640]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c03c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c040:	4a9e      	ldr	r2, [pc, #632]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c046:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c04a:	4b9c      	ldr	r3, [pc, #624]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c04c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c054:	4999      	ldr	r1, [pc, #612]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c056:	4313      	orrs	r3, r2
 800c058:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c064:	2b00      	cmp	r3, #0
 800c066:	d00a      	beq.n	800c07e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c068:	4b94      	ldr	r3, [pc, #592]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c06e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c076:	4991      	ldr	r1, [pc, #580]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c078:	4313      	orrs	r3, r2
 800c07a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c086:	2b00      	cmp	r3, #0
 800c088:	d00a      	beq.n	800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c08a:	4b8c      	ldr	r3, [pc, #560]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c08c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c090:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c098:	4988      	ldr	r1, [pc, #544]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c09a:	4313      	orrs	r3, r2
 800c09c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00a      	beq.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c0ac:	4b83      	ldr	r3, [pc, #524]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0ba:	4980      	ldr	r1, [pc, #512]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00a      	beq.n	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c0ce:	4b7b      	ldr	r3, [pc, #492]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c0dc:	4977      	ldr	r1, [pc, #476]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00a      	beq.n	800c106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c0f0:	4b72      	ldr	r3, [pc, #456]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0f6:	f023 0203 	bic.w	r2, r3, #3
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0fe:	496f      	ldr	r1, [pc, #444]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c100:	4313      	orrs	r3, r2
 800c102:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00a      	beq.n	800c128 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c112:	4b6a      	ldr	r3, [pc, #424]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c118:	f023 020c 	bic.w	r2, r3, #12
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c120:	4966      	ldr	r1, [pc, #408]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c122:	4313      	orrs	r3, r2
 800c124:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00a      	beq.n	800c14a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c134:	4b61      	ldr	r3, [pc, #388]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c13a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c142:	495e      	ldr	r1, [pc, #376]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c144:	4313      	orrs	r3, r2
 800c146:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c152:	2b00      	cmp	r3, #0
 800c154:	d00a      	beq.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c156:	4b59      	ldr	r3, [pc, #356]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c15c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c164:	4955      	ldr	r1, [pc, #340]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c166:	4313      	orrs	r3, r2
 800c168:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c174:	2b00      	cmp	r3, #0
 800c176:	d00a      	beq.n	800c18e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c178:	4b50      	ldr	r3, [pc, #320]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c17e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c186:	494d      	ldr	r1, [pc, #308]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c188:	4313      	orrs	r3, r2
 800c18a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c196:	2b00      	cmp	r3, #0
 800c198:	d00a      	beq.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800c19a:	4b48      	ldr	r3, [pc, #288]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c19c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1a8:	4944      	ldr	r1, [pc, #272]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d00a      	beq.n	800c1d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800c1bc:	4b3f      	ldr	r3, [pc, #252]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1ca:	493c      	ldr	r1, [pc, #240]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d00a      	beq.n	800c1f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800c1de:	4b37      	ldr	r3, [pc, #220]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1ec:	4933      	ldr	r1, [pc, #204]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00a      	beq.n	800c216 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c200:	4b2e      	ldr	r3, [pc, #184]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c206:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c20e:	492b      	ldr	r1, [pc, #172]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c210:	4313      	orrs	r3, r2
 800c212:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d011      	beq.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c222:	4b26      	ldr	r3, [pc, #152]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c228:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c230:	4922      	ldr	r1, [pc, #136]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c232:	4313      	orrs	r3, r2
 800c234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c23c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c240:	d101      	bne.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800c242:	2301      	movs	r3, #1
 800c244:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f003 0308 	and.w	r3, r3, #8
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d001      	beq.n	800c256 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800c252:	2301      	movs	r3, #1
 800c254:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00a      	beq.n	800c278 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c262:	4b16      	ldr	r3, [pc, #88]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c268:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c270:	4912      	ldr	r1, [pc, #72]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c272:	4313      	orrs	r3, r2
 800c274:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c280:	2b00      	cmp	r3, #0
 800c282:	d00b      	beq.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c284:	4b0d      	ldr	r3, [pc, #52]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c28a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c294:	4909      	ldr	r1, [pc, #36]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c296:	4313      	orrs	r3, r2
 800c298:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	2b01      	cmp	r3, #1
 800c2a0:	d006      	beq.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f000 80d9 	beq.w	800c462 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c2b0:	4b02      	ldr	r3, [pc, #8]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4a01      	ldr	r2, [pc, #4]	@ (800c2bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c2ba:	e001      	b.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800c2bc:	40023800 	.word	0x40023800
 800c2c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2c2:	f7f9 fa11 	bl	80056e8 <HAL_GetTick>
 800c2c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c2c8:	e008      	b.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c2ca:	f7f9 fa0d 	bl	80056e8 <HAL_GetTick>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	1ad3      	subs	r3, r2, r3
 800c2d4:	2b64      	cmp	r3, #100	@ 0x64
 800c2d6:	d901      	bls.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c2d8:	2303      	movs	r3, #3
 800c2da:	e194      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c2dc:	4b6c      	ldr	r3, [pc, #432]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d1f0      	bne.n	800c2ca <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f003 0301 	and.w	r3, r3, #1
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d021      	beq.n	800c338 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d11d      	bne.n	800c338 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c2fc:	4b64      	ldr	r3, [pc, #400]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c2fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c302:	0c1b      	lsrs	r3, r3, #16
 800c304:	f003 0303 	and.w	r3, r3, #3
 800c308:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c30a:	4b61      	ldr	r3, [pc, #388]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c30c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c310:	0e1b      	lsrs	r3, r3, #24
 800c312:	f003 030f 	and.w	r3, r3, #15
 800c316:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	685b      	ldr	r3, [r3, #4]
 800c31c:	019a      	lsls	r2, r3, #6
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	041b      	lsls	r3, r3, #16
 800c322:	431a      	orrs	r2, r3
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	061b      	lsls	r3, r3, #24
 800c328:	431a      	orrs	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	689b      	ldr	r3, [r3, #8]
 800c32e:	071b      	lsls	r3, r3, #28
 800c330:	4957      	ldr	r1, [pc, #348]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c332:	4313      	orrs	r3, r2
 800c334:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c340:	2b00      	cmp	r3, #0
 800c342:	d004      	beq.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c348:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c34c:	d00a      	beq.n	800c364 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c356:	2b00      	cmp	r3, #0
 800c358:	d02e      	beq.n	800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c35e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c362:	d129      	bne.n	800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c364:	4b4a      	ldr	r3, [pc, #296]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c36a:	0c1b      	lsrs	r3, r3, #16
 800c36c:	f003 0303 	and.w	r3, r3, #3
 800c370:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c372:	4b47      	ldr	r3, [pc, #284]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c378:	0f1b      	lsrs	r3, r3, #28
 800c37a:	f003 0307 	and.w	r3, r3, #7
 800c37e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	019a      	lsls	r2, r3, #6
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	041b      	lsls	r3, r3, #16
 800c38a:	431a      	orrs	r2, r3
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	68db      	ldr	r3, [r3, #12]
 800c390:	061b      	lsls	r3, r3, #24
 800c392:	431a      	orrs	r2, r3
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	071b      	lsls	r3, r3, #28
 800c398:	493d      	ldr	r1, [pc, #244]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c39a:	4313      	orrs	r3, r2
 800c39c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c3a0:	4b3b      	ldr	r3, [pc, #236]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3a6:	f023 021f 	bic.w	r2, r3, #31
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3ae:	3b01      	subs	r3, #1
 800c3b0:	4937      	ldr	r1, [pc, #220]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d01d      	beq.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c3c4:	4b32      	ldr	r3, [pc, #200]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3ca:	0e1b      	lsrs	r3, r3, #24
 800c3cc:	f003 030f 	and.w	r3, r3, #15
 800c3d0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c3d2:	4b2f      	ldr	r3, [pc, #188]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3d8:	0f1b      	lsrs	r3, r3, #28
 800c3da:	f003 0307 	and.w	r3, r3, #7
 800c3de:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	019a      	lsls	r2, r3, #6
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	691b      	ldr	r3, [r3, #16]
 800c3ea:	041b      	lsls	r3, r3, #16
 800c3ec:	431a      	orrs	r2, r3
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	061b      	lsls	r3, r3, #24
 800c3f2:	431a      	orrs	r2, r3
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	071b      	lsls	r3, r3, #28
 800c3f8:	4925      	ldr	r1, [pc, #148]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d011      	beq.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	685b      	ldr	r3, [r3, #4]
 800c410:	019a      	lsls	r2, r3, #6
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	691b      	ldr	r3, [r3, #16]
 800c416:	041b      	lsls	r3, r3, #16
 800c418:	431a      	orrs	r2, r3
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	68db      	ldr	r3, [r3, #12]
 800c41e:	061b      	lsls	r3, r3, #24
 800c420:	431a      	orrs	r2, r3
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	689b      	ldr	r3, [r3, #8]
 800c426:	071b      	lsls	r3, r3, #28
 800c428:	4919      	ldr	r1, [pc, #100]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c42a:	4313      	orrs	r3, r2
 800c42c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c430:	4b17      	ldr	r3, [pc, #92]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4a16      	ldr	r2, [pc, #88]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c436:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c43a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c43c:	f7f9 f954 	bl	80056e8 <HAL_GetTick>
 800c440:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c442:	e008      	b.n	800c456 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c444:	f7f9 f950 	bl	80056e8 <HAL_GetTick>
 800c448:	4602      	mov	r2, r0
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	1ad3      	subs	r3, r2, r3
 800c44e:	2b64      	cmp	r3, #100	@ 0x64
 800c450:	d901      	bls.n	800c456 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c452:	2303      	movs	r3, #3
 800c454:	e0d7      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c456:	4b0e      	ldr	r3, [pc, #56]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d0f0      	beq.n	800c444 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	2b01      	cmp	r3, #1
 800c466:	f040 80cd 	bne.w	800c604 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c46a:	4b09      	ldr	r3, [pc, #36]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	4a08      	ldr	r2, [pc, #32]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c476:	f7f9 f937 	bl	80056e8 <HAL_GetTick>
 800c47a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c47c:	e00a      	b.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c47e:	f7f9 f933 	bl	80056e8 <HAL_GetTick>
 800c482:	4602      	mov	r2, r0
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	1ad3      	subs	r3, r2, r3
 800c488:	2b64      	cmp	r3, #100	@ 0x64
 800c48a:	d903      	bls.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c48c:	2303      	movs	r3, #3
 800c48e:	e0ba      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800c490:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c494:	4b5e      	ldr	r3, [pc, #376]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c49c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c4a0:	d0ed      	beq.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d003      	beq.n	800c4b6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d009      	beq.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d02e      	beq.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d12a      	bne.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c4ca:	4b51      	ldr	r3, [pc, #324]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c4cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4d0:	0c1b      	lsrs	r3, r3, #16
 800c4d2:	f003 0303 	and.w	r3, r3, #3
 800c4d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c4d8:	4b4d      	ldr	r3, [pc, #308]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c4da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4de:	0f1b      	lsrs	r3, r3, #28
 800c4e0:	f003 0307 	and.w	r3, r3, #7
 800c4e4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	695b      	ldr	r3, [r3, #20]
 800c4ea:	019a      	lsls	r2, r3, #6
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	041b      	lsls	r3, r3, #16
 800c4f0:	431a      	orrs	r2, r3
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	699b      	ldr	r3, [r3, #24]
 800c4f6:	061b      	lsls	r3, r3, #24
 800c4f8:	431a      	orrs	r2, r3
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	071b      	lsls	r3, r3, #28
 800c4fe:	4944      	ldr	r1, [pc, #272]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c500:	4313      	orrs	r3, r2
 800c502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c506:	4b42      	ldr	r3, [pc, #264]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c508:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c50c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c514:	3b01      	subs	r3, #1
 800c516:	021b      	lsls	r3, r3, #8
 800c518:	493d      	ldr	r1, [pc, #244]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c51a:	4313      	orrs	r3, r2
 800c51c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d022      	beq.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c534:	d11d      	bne.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c536:	4b36      	ldr	r3, [pc, #216]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c53c:	0e1b      	lsrs	r3, r3, #24
 800c53e:	f003 030f 	and.w	r3, r3, #15
 800c542:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c544:	4b32      	ldr	r3, [pc, #200]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c54a:	0f1b      	lsrs	r3, r3, #28
 800c54c:	f003 0307 	and.w	r3, r3, #7
 800c550:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	695b      	ldr	r3, [r3, #20]
 800c556:	019a      	lsls	r2, r3, #6
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6a1b      	ldr	r3, [r3, #32]
 800c55c:	041b      	lsls	r3, r3, #16
 800c55e:	431a      	orrs	r2, r3
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	061b      	lsls	r3, r3, #24
 800c564:	431a      	orrs	r2, r3
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	071b      	lsls	r3, r3, #28
 800c56a:	4929      	ldr	r1, [pc, #164]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c56c:	4313      	orrs	r3, r2
 800c56e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f003 0308 	and.w	r3, r3, #8
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d028      	beq.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c57e:	4b24      	ldr	r3, [pc, #144]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c584:	0e1b      	lsrs	r3, r3, #24
 800c586:	f003 030f 	and.w	r3, r3, #15
 800c58a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c58c:	4b20      	ldr	r3, [pc, #128]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c58e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c592:	0c1b      	lsrs	r3, r3, #16
 800c594:	f003 0303 	and.w	r3, r3, #3
 800c598:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	695b      	ldr	r3, [r3, #20]
 800c59e:	019a      	lsls	r2, r3, #6
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	041b      	lsls	r3, r3, #16
 800c5a4:	431a      	orrs	r2, r3
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	061b      	lsls	r3, r3, #24
 800c5aa:	431a      	orrs	r2, r3
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	69db      	ldr	r3, [r3, #28]
 800c5b0:	071b      	lsls	r3, r3, #28
 800c5b2:	4917      	ldr	r1, [pc, #92]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c5ba:	4b15      	ldr	r3, [pc, #84]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5c8:	4911      	ldr	r1, [pc, #68]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c5d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a0e      	ldr	r2, [pc, #56]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c5da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c5dc:	f7f9 f884 	bl	80056e8 <HAL_GetTick>
 800c5e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c5e2:	e008      	b.n	800c5f6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c5e4:	f7f9 f880 	bl	80056e8 <HAL_GetTick>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	1ad3      	subs	r3, r2, r3
 800c5ee:	2b64      	cmp	r3, #100	@ 0x64
 800c5f0:	d901      	bls.n	800c5f6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c5f2:	2303      	movs	r3, #3
 800c5f4:	e007      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c5f6:	4b06      	ldr	r3, [pc, #24]	@ (800c610 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c5fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c602:	d1ef      	bne.n	800c5e4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c604:	2300      	movs	r3, #0
}
 800c606:	4618      	mov	r0, r3
 800c608:	3720      	adds	r7, #32
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	40023800 	.word	0x40023800

0800c614 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c614:	b480      	push	{r7}
 800c616:	b085      	sub	sp, #20
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c61c:	2300      	movs	r3, #0
 800c61e:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a80      	ldr	r2, [pc, #512]	@ (800c824 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c624:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c626:	4b80      	ldr	r3, [pc, #512]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c62c:	099b      	lsrs	r3, r3, #6
 800c62e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c636:	4b7c      	ldr	r3, [pc, #496]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c63c:	0c1b      	lsrs	r3, r3, #16
 800c63e:	f003 0203 	and.w	r2, r3, #3
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c646:	4b78      	ldr	r3, [pc, #480]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c64c:	0e1b      	lsrs	r3, r3, #24
 800c64e:	f003 020f 	and.w	r2, r3, #15
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c656:	4b74      	ldr	r3, [pc, #464]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c65c:	0f1b      	lsrs	r3, r3, #28
 800c65e:	f003 0207 	and.w	r2, r3, #7
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c666:	4b70      	ldr	r3, [pc, #448]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c66c:	099b      	lsrs	r3, r3, #6
 800c66e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c676:	4b6c      	ldr	r3, [pc, #432]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c67c:	0c1b      	lsrs	r3, r3, #16
 800c67e:	f003 0203 	and.w	r2, r3, #3
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c686:	4b68      	ldr	r3, [pc, #416]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c68c:	0e1b      	lsrs	r3, r3, #24
 800c68e:	f003 020f 	and.w	r2, r3, #15
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c696:	4b64      	ldr	r3, [pc, #400]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c69c:	0f1b      	lsrs	r3, r3, #28
 800c69e:	f003 0207 	and.w	r2, r3, #7
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c6a6:	4b60      	ldr	r3, [pc, #384]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6ac:	f003 021f 	and.w	r2, r3, #31
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c6b4:	4b5c      	ldr	r3, [pc, #368]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6ba:	0a1b      	lsrs	r3, r3, #8
 800c6bc:	f003 021f 	and.w	r2, r3, #31
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c6c4:	4b58      	ldr	r3, [pc, #352]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6ca:	0c1b      	lsrs	r3, r3, #16
 800c6cc:	f003 0203 	and.w	r2, r3, #3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c6d4:	4b54      	ldr	r3, [pc, #336]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6da:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c6e2:	4b51      	ldr	r3, [pc, #324]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6e8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c6f0:	4b4d      	ldr	r3, [pc, #308]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6f2:	689b      	ldr	r3, [r3, #8]
 800c6f4:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c6fc:	4b4a      	ldr	r3, [pc, #296]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c702:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c70a:	4b47      	ldr	r3, [pc, #284]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c70c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c710:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c718:	4b43      	ldr	r3, [pc, #268]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c71e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c726:	4b40      	ldr	r3, [pc, #256]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c72c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c734:	4b3c      	ldr	r3, [pc, #240]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c73a:	f003 0203 	and.w	r2, r3, #3
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c742:	4b39      	ldr	r3, [pc, #228]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c748:	f003 020c 	and.w	r2, r3, #12
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c750:	4b35      	ldr	r3, [pc, #212]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c756:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c75e:	4b32      	ldr	r3, [pc, #200]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c764:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c76c:	4b2e      	ldr	r3, [pc, #184]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c76e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c772:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c77a:	4b2b      	ldr	r3, [pc, #172]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c77c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c780:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c788:	4b27      	ldr	r3, [pc, #156]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c78a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c78e:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c796:	4b24      	ldr	r3, [pc, #144]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c7a4:	4b20      	ldr	r3, [pc, #128]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7aa:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c7b2:	4b1d      	ldr	r3, [pc, #116]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7b8:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c7c0:	4b19      	ldr	r3, [pc, #100]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7c6:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c7ce:	4b16      	ldr	r3, [pc, #88]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7d4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c7de:	4b12      	ldr	r3, [pc, #72]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c7e6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c7e8:	4b0f      	ldr	r3, [pc, #60]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c7ec:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	431a      	orrs	r2, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c7f8:	4b0b      	ldr	r3, [pc, #44]	@ (800c828 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c7fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c802:	2b00      	cmp	r3, #0
 800c804:	d103      	bne.n	800c80e <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c80c:	e003      	b.n	800c816 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c814:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c816:	bf00      	nop
 800c818:	3714      	adds	r7, #20
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr
 800c822:	bf00      	nop
 800c824:	00fffff1 	.word	0x00fffff1
 800c828:	40023800 	.word	0x40023800

0800c82c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b087      	sub	sp, #28
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c834:	2300      	movs	r3, #0
 800c836:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c838:	2300      	movs	r3, #0
 800c83a:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c83c:	2300      	movs	r3, #0
 800c83e:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c840:	2300      	movs	r3, #0
 800c842:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c84a:	f040 808d 	bne.w	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c84e:	4b93      	ldr	r3, [pc, #588]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c850:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c854:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c85c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c864:	d07c      	beq.n	800c960 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c86c:	d87b      	bhi.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d004      	beq.n	800c87e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c87a:	d039      	beq.n	800c8f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c87c:	e073      	b.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c87e:	4b87      	ldr	r3, [pc, #540]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c880:	685b      	ldr	r3, [r3, #4]
 800c882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c886:	2b00      	cmp	r3, #0
 800c888:	d108      	bne.n	800c89c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c88a:	4b84      	ldr	r3, [pc, #528]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c892:	4a83      	ldr	r2, [pc, #524]	@ (800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c894:	fbb2 f3f3 	udiv	r3, r2, r3
 800c898:	613b      	str	r3, [r7, #16]
 800c89a:	e007      	b.n	800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c89c:	4b7f      	ldr	r3, [pc, #508]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c89e:	685b      	ldr	r3, [r3, #4]
 800c8a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8a4:	4a7f      	ldr	r2, [pc, #508]	@ (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c8a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8aa:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c8ac:	4b7b      	ldr	r3, [pc, #492]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8b2:	0e1b      	lsrs	r3, r3, #24
 800c8b4:	f003 030f 	and.w	r3, r3, #15
 800c8b8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c8ba:	4b78      	ldr	r3, [pc, #480]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8c0:	099b      	lsrs	r3, r3, #6
 800c8c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8c6:	693a      	ldr	r2, [r7, #16]
 800c8c8:	fb03 f202 	mul.w	r2, r3, r2
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8d2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c8d4:	4b71      	ldr	r3, [pc, #452]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8da:	0a1b      	lsrs	r3, r3, #8
 800c8dc:	f003 031f 	and.w	r3, r3, #31
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c8e4:	697a      	ldr	r2, [r7, #20]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8ec:	617b      	str	r3, [r7, #20]
        break;
 800c8ee:	e03b      	b.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c8f0:	4b6a      	ldr	r3, [pc, #424]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d108      	bne.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c8fc:	4b67      	ldr	r3, [pc, #412]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c904:	4a66      	ldr	r2, [pc, #408]	@ (800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c906:	fbb2 f3f3 	udiv	r3, r2, r3
 800c90a:	613b      	str	r3, [r7, #16]
 800c90c:	e007      	b.n	800c91e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c90e:	4b63      	ldr	r3, [pc, #396]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c910:	685b      	ldr	r3, [r3, #4]
 800c912:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c916:	4a63      	ldr	r2, [pc, #396]	@ (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c918:	fbb2 f3f3 	udiv	r3, r2, r3
 800c91c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c91e:	4b5f      	ldr	r3, [pc, #380]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c920:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c924:	0e1b      	lsrs	r3, r3, #24
 800c926:	f003 030f 	and.w	r3, r3, #15
 800c92a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c92c:	4b5b      	ldr	r3, [pc, #364]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c92e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c932:	099b      	lsrs	r3, r3, #6
 800c934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c938:	693a      	ldr	r2, [r7, #16]
 800c93a:	fb03 f202 	mul.w	r2, r3, r2
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	fbb2 f3f3 	udiv	r3, r2, r3
 800c944:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c946:	4b55      	ldr	r3, [pc, #340]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c94c:	f003 031f 	and.w	r3, r3, #31
 800c950:	3301      	adds	r3, #1
 800c952:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c954:	697a      	ldr	r2, [r7, #20]
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	fbb2 f3f3 	udiv	r3, r2, r3
 800c95c:	617b      	str	r3, [r7, #20]
        break;
 800c95e:	e003      	b.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c960:	4b51      	ldr	r3, [pc, #324]	@ (800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c962:	617b      	str	r3, [r7, #20]
        break;
 800c964:	e000      	b.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c966:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c96e:	f040 808d 	bne.w	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c972:	4b4a      	ldr	r3, [pc, #296]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c974:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c978:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c980:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c988:	d07c      	beq.n	800ca84 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c990:	d87b      	bhi.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d004      	beq.n	800c9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c99e:	d039      	beq.n	800ca14 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c9a0:	e073      	b.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c9a2:	4b3e      	ldr	r3, [pc, #248]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9a4:	685b      	ldr	r3, [r3, #4]
 800c9a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d108      	bne.n	800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c9ae:	4b3b      	ldr	r3, [pc, #236]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9b0:	685b      	ldr	r3, [r3, #4]
 800c9b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9b6:	4a3a      	ldr	r2, [pc, #232]	@ (800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c9b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9bc:	613b      	str	r3, [r7, #16]
 800c9be:	e007      	b.n	800c9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c9c0:	4b36      	ldr	r3, [pc, #216]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9c8:	4a36      	ldr	r2, [pc, #216]	@ (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ce:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c9d0:	4b32      	ldr	r3, [pc, #200]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9d6:	0e1b      	lsrs	r3, r3, #24
 800c9d8:	f003 030f 	and.w	r3, r3, #15
 800c9dc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c9de:	4b2f      	ldr	r3, [pc, #188]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9e4:	099b      	lsrs	r3, r3, #6
 800c9e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9ea:	693a      	ldr	r2, [r7, #16]
 800c9ec:	fb03 f202 	mul.w	r2, r3, r2
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9f6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c9f8:	4b28      	ldr	r3, [pc, #160]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9fe:	0a1b      	lsrs	r3, r3, #8
 800ca00:	f003 031f 	and.w	r3, r3, #31
 800ca04:	3301      	adds	r3, #1
 800ca06:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ca08:	697a      	ldr	r2, [r7, #20]
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca10:	617b      	str	r3, [r7, #20]
        break;
 800ca12:	e03b      	b.n	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ca14:	4b21      	ldr	r3, [pc, #132]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca16:	685b      	ldr	r3, [r3, #4]
 800ca18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d108      	bne.n	800ca32 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ca20:	4b1e      	ldr	r3, [pc, #120]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca28:	4a1d      	ldr	r2, [pc, #116]	@ (800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ca2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca2e:	613b      	str	r3, [r7, #16]
 800ca30:	e007      	b.n	800ca42 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ca32:	4b1a      	ldr	r3, [pc, #104]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca34:	685b      	ldr	r3, [r3, #4]
 800ca36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca3a:	4a1a      	ldr	r2, [pc, #104]	@ (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ca3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca40:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800ca42:	4b16      	ldr	r3, [pc, #88]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca48:	0e1b      	lsrs	r3, r3, #24
 800ca4a:	f003 030f 	and.w	r3, r3, #15
 800ca4e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800ca50:	4b12      	ldr	r3, [pc, #72]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca56:	099b      	lsrs	r3, r3, #6
 800ca58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca5c:	693a      	ldr	r2, [r7, #16]
 800ca5e:	fb03 f202 	mul.w	r2, r3, r2
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca68:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800ca6a:	4b0c      	ldr	r3, [pc, #48]	@ (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca70:	f003 031f 	and.w	r3, r3, #31
 800ca74:	3301      	adds	r3, #1
 800ca76:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ca78:	697a      	ldr	r2, [r7, #20]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca80:	617b      	str	r3, [r7, #20]
        break;
 800ca82:	e003      	b.n	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800ca84:	4b08      	ldr	r3, [pc, #32]	@ (800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800ca86:	617b      	str	r3, [r7, #20]
        break;
 800ca88:	e000      	b.n	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800ca8a:	bf00      	nop
      }
    }
  }

  return frequency;
 800ca8c:	697b      	ldr	r3, [r7, #20]
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	371c      	adds	r7, #28
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	40023800 	.word	0x40023800
 800caa0:	00f42400 	.word	0x00f42400
 800caa4:	017d7840 	.word	0x017d7840
 800caa8:	00bb8000 	.word	0x00bb8000

0800caac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d101      	bne.n	800cabe <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800caba:	2301      	movs	r3, #1
 800cabc:	e071      	b.n	800cba2 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	7f5b      	ldrb	r3, [r3, #29]
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d105      	bne.n	800cad4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2200      	movs	r2, #0
 800cacc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f7f5 fe6e 	bl	80027b0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2202      	movs	r2, #2
 800cad8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	f003 0310 	and.w	r3, r3, #16
 800cae4:	2b10      	cmp	r3, #16
 800cae6:	d053      	beq.n	800cb90 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	22ca      	movs	r2, #202	@ 0xca
 800caee:	625a      	str	r2, [r3, #36]	@ 0x24
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	2253      	movs	r2, #83	@ 0x53
 800caf6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 fac7 	bl	800d08c <RTC_EnterInitMode>
 800cafe:	4603      	mov	r3, r0
 800cb00:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800cb02:	7bfb      	ldrb	r3, [r7, #15]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d12a      	bne.n	800cb5e <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	6899      	ldr	r1, [r3, #8]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681a      	ldr	r2, [r3, #0]
 800cb12:	4b26      	ldr	r3, [pc, #152]	@ (800cbac <HAL_RTC_Init+0x100>)
 800cb14:	400b      	ands	r3, r1
 800cb16:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	6899      	ldr	r1, [r3, #8]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	685a      	ldr	r2, [r3, #4]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	691b      	ldr	r3, [r3, #16]
 800cb26:	431a      	orrs	r2, r3
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	695b      	ldr	r3, [r3, #20]
 800cb2c:	431a      	orrs	r2, r3
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	430a      	orrs	r2, r1
 800cb34:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	687a      	ldr	r2, [r7, #4]
 800cb3c:	68d2      	ldr	r2, [r2, #12]
 800cb3e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	6919      	ldr	r1, [r3, #16]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	689b      	ldr	r3, [r3, #8]
 800cb4a:	041a      	lsls	r2, r3, #16
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	430a      	orrs	r2, r1
 800cb52:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f000 fad0 	bl	800d0fa <RTC_ExitInitMode>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800cb5e:	7bfb      	ldrb	r3, [r7, #15]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d110      	bne.n	800cb86 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f022 0208 	bic.w	r2, r2, #8
 800cb72:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	699a      	ldr	r2, [r3, #24]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	430a      	orrs	r2, r1
 800cb84:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	22ff      	movs	r2, #255	@ 0xff
 800cb8c:	625a      	str	r2, [r3, #36]	@ 0x24
 800cb8e:	e001      	b.n	800cb94 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800cb90:	2300      	movs	r3, #0
 800cb92:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800cb94:	7bfb      	ldrb	r3, [r7, #15]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d102      	bne.n	800cba0 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800cba0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3710      	adds	r7, #16
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	bf00      	nop
 800cbac:	ff8fffbf 	.word	0xff8fffbf

0800cbb0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cbb0:	b590      	push	{r4, r7, lr}
 800cbb2:	b087      	sub	sp, #28
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	60b9      	str	r1, [r7, #8]
 800cbba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	7f1b      	ldrb	r3, [r3, #28]
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d101      	bne.n	800cbcc <HAL_RTC_SetTime+0x1c>
 800cbc8:	2302      	movs	r3, #2
 800cbca:	e085      	b.n	800ccd8 <HAL_RTC_SetTime+0x128>
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2201      	movs	r2, #1
 800cbd0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2202      	movs	r2, #2
 800cbd6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d126      	bne.n	800cc2c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	689b      	ldr	r3, [r3, #8]
 800cbe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d102      	bne.n	800cbf2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f000 faa4 	bl	800d144 <RTC_ByteToBcd2>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	785b      	ldrb	r3, [r3, #1]
 800cc04:	4618      	mov	r0, r3
 800cc06:	f000 fa9d 	bl	800d144 <RTC_ByteToBcd2>
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cc0e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	789b      	ldrb	r3, [r3, #2]
 800cc14:	4618      	mov	r0, r3
 800cc16:	f000 fa95 	bl	800d144 <RTC_ByteToBcd2>
 800cc1a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cc1c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800cc20:	68bb      	ldr	r3, [r7, #8]
 800cc22:	78db      	ldrb	r3, [r3, #3]
 800cc24:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cc26:	4313      	orrs	r3, r2
 800cc28:	617b      	str	r3, [r7, #20]
 800cc2a:	e018      	b.n	800cc5e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	689b      	ldr	r3, [r3, #8]
 800cc32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d102      	bne.n	800cc40 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	785b      	ldrb	r3, [r3, #1]
 800cc4a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800cc4c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800cc4e:	68ba      	ldr	r2, [r7, #8]
 800cc50:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800cc52:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	78db      	ldrb	r3, [r3, #3]
 800cc58:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	22ca      	movs	r2, #202	@ 0xca
 800cc64:	625a      	str	r2, [r3, #36]	@ 0x24
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	2253      	movs	r2, #83	@ 0x53
 800cc6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800cc6e:	68f8      	ldr	r0, [r7, #12]
 800cc70:	f000 fa0c 	bl	800d08c <RTC_EnterInitMode>
 800cc74:	4603      	mov	r3, r0
 800cc76:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800cc78:	7cfb      	ldrb	r3, [r7, #19]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d11e      	bne.n	800ccbc <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681a      	ldr	r2, [r3, #0]
 800cc82:	6979      	ldr	r1, [r7, #20]
 800cc84:	4b16      	ldr	r3, [pc, #88]	@ (800cce0 <HAL_RTC_SetTime+0x130>)
 800cc86:	400b      	ands	r3, r1
 800cc88:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	689a      	ldr	r2, [r3, #8]
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800cc98:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	6899      	ldr	r1, [r3, #8]
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	68da      	ldr	r2, [r3, #12]
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	431a      	orrs	r2, r3
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	430a      	orrs	r2, r1
 800ccb0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f000 fa21 	bl	800d0fa <RTC_ExitInitMode>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ccbc:	7cfb      	ldrb	r3, [r7, #19]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d102      	bne.n	800ccc8 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	22ff      	movs	r2, #255	@ 0xff
 800ccce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	771a      	strb	r2, [r3, #28]

  return status;
 800ccd6:	7cfb      	ldrb	r3, [r7, #19]
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	371c      	adds	r7, #28
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd90      	pop	{r4, r7, pc}
 800cce0:	007f7f7f 	.word	0x007f7f7f

0800cce4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cce4:	b590      	push	{r4, r7, lr}
 800cce6:	b087      	sub	sp, #28
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	60f8      	str	r0, [r7, #12]
 800ccec:	60b9      	str	r1, [r7, #8]
 800ccee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	7f1b      	ldrb	r3, [r3, #28]
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d101      	bne.n	800cd00 <HAL_RTC_SetDate+0x1c>
 800ccfc:	2302      	movs	r3, #2
 800ccfe:	e06f      	b.n	800cde0 <HAL_RTC_SetDate+0xfc>
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2201      	movs	r2, #1
 800cd04:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	2202      	movs	r2, #2
 800cd0a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d10e      	bne.n	800cd30 <HAL_RTC_SetDate+0x4c>
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	785b      	ldrb	r3, [r3, #1]
 800cd16:	f003 0310 	and.w	r3, r3, #16
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d008      	beq.n	800cd30 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	785b      	ldrb	r3, [r3, #1]
 800cd22:	f023 0310 	bic.w	r3, r3, #16
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	330a      	adds	r3, #10
 800cd2a:	b2da      	uxtb	r2, r3
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d11c      	bne.n	800cd70 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	78db      	ldrb	r3, [r3, #3]
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f000 fa02 	bl	800d144 <RTC_ByteToBcd2>
 800cd40:	4603      	mov	r3, r0
 800cd42:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	785b      	ldrb	r3, [r3, #1]
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f000 f9fb 	bl	800d144 <RTC_ByteToBcd2>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cd52:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	789b      	ldrb	r3, [r3, #2]
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f000 f9f3 	bl	800d144 <RTC_ByteToBcd2>
 800cd5e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cd60:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800cd64:	68bb      	ldr	r3, [r7, #8]
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	617b      	str	r3, [r7, #20]
 800cd6e:	e00e      	b.n	800cd8e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	78db      	ldrb	r3, [r3, #3]
 800cd74:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	785b      	ldrb	r3, [r3, #1]
 800cd7a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cd7c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800cd7e:	68ba      	ldr	r2, [r7, #8]
 800cd80:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cd82:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800cd84:	68bb      	ldr	r3, [r7, #8]
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	22ca      	movs	r2, #202	@ 0xca
 800cd94:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2253      	movs	r2, #83	@ 0x53
 800cd9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800cd9e:	68f8      	ldr	r0, [r7, #12]
 800cda0:	f000 f974 	bl	800d08c <RTC_EnterInitMode>
 800cda4:	4603      	mov	r3, r0
 800cda6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800cda8:	7cfb      	ldrb	r3, [r7, #19]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d10a      	bne.n	800cdc4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	6979      	ldr	r1, [r7, #20]
 800cdb4:	4b0c      	ldr	r3, [pc, #48]	@ (800cde8 <HAL_RTC_SetDate+0x104>)
 800cdb6:	400b      	ands	r3, r1
 800cdb8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cdba:	68f8      	ldr	r0, [r7, #12]
 800cdbc:	f000 f99d 	bl	800d0fa <RTC_ExitInitMode>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800cdc4:	7cfb      	ldrb	r3, [r7, #19]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d102      	bne.n	800cdd0 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	2201      	movs	r2, #1
 800cdce:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	22ff      	movs	r2, #255	@ 0xff
 800cdd6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	2200      	movs	r2, #0
 800cddc:	771a      	strb	r2, [r3, #28]

  return status;
 800cdde:	7cfb      	ldrb	r3, [r7, #19]
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	371c      	adds	r7, #28
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd90      	pop	{r4, r7, pc}
 800cde8:	00ffff3f 	.word	0x00ffff3f

0800cdec <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800cdec:	b590      	push	{r4, r7, lr}
 800cdee:	b089      	sub	sp, #36	@ 0x24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	60b9      	str	r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800ce00:	2300      	movs	r3, #0
 800ce02:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	7f1b      	ldrb	r3, [r3, #28]
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d101      	bne.n	800ce10 <HAL_RTC_SetAlarm+0x24>
 800ce0c:	2302      	movs	r3, #2
 800ce0e:	e113      	b.n	800d038 <HAL_RTC_SetAlarm+0x24c>
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2201      	movs	r2, #1
 800ce14:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	2202      	movs	r2, #2
 800ce1a:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d137      	bne.n	800ce92 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d102      	bne.n	800ce36 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	2200      	movs	r2, #0
 800ce34:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f000 f982 	bl	800d144 <RTC_ByteToBcd2>
 800ce40:	4603      	mov	r3, r0
 800ce42:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	785b      	ldrb	r3, [r3, #1]
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f000 f97b 	bl	800d144 <RTC_ByteToBcd2>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ce52:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	789b      	ldrb	r3, [r3, #2]
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f000 f973 	bl	800d144 <RTC_ByteToBcd2>
 800ce5e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ce60:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	78db      	ldrb	r3, [r3, #3]
 800ce68:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800ce6a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ce74:	4618      	mov	r0, r3
 800ce76:	f000 f965 	bl	800d144 <RTC_ByteToBcd2>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800ce7e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ce86:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ce88:	68bb      	ldr	r3, [r7, #8]
 800ce8a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	61fb      	str	r3, [r7, #28]
 800ce90:	e023      	b.n	800ceda <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	689b      	ldr	r3, [r3, #8]
 800ce98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d102      	bne.n	800cea6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	2200      	movs	r2, #0
 800cea4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	781b      	ldrb	r3, [r3, #0]
 800ceaa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	785b      	ldrb	r3, [r3, #1]
 800ceb0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ceb2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ceb4:	68ba      	ldr	r2, [r7, #8]
 800ceb6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ceb8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	78db      	ldrb	r3, [r3, #3]
 800cebe:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800cec0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cec8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ceca:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ced0:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ced6:	4313      	orrs	r3, r2
 800ced8:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800cee2:	4313      	orrs	r3, r2
 800cee4:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	22ca      	movs	r2, #202	@ 0xca
 800ceec:	625a      	str	r2, [r3, #36]	@ 0x24
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	2253      	movs	r2, #83	@ 0x53
 800cef4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800cef6:	68bb      	ldr	r3, [r7, #8]
 800cef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cefa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cefe:	d148      	bne.n	800cf92 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	689a      	ldr	r2, [r3, #8]
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cf0e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	689a      	ldr	r2, [r3, #8]
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cf1e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	68db      	ldr	r3, [r3, #12]
 800cf26:	b2da      	uxtb	r2, r3
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800cf30:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cf32:	f7f8 fbd9 	bl	80056e8 <HAL_GetTick>
 800cf36:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cf38:	e013      	b.n	800cf62 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cf3a:	f7f8 fbd5 	bl	80056e8 <HAL_GetTick>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	1ad3      	subs	r3, r2, r3
 800cf44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cf48:	d90b      	bls.n	800cf62 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	22ff      	movs	r2, #255	@ 0xff
 800cf50:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	2203      	movs	r2, #3
 800cf56:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cf5e:	2303      	movs	r3, #3
 800cf60:	e06a      	b.n	800d038 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	68db      	ldr	r3, [r3, #12]
 800cf68:	f003 0301 	and.w	r3, r3, #1
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d0e4      	beq.n	800cf3a <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	69fa      	ldr	r2, [r7, #28]
 800cf76:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	697a      	ldr	r2, [r7, #20]
 800cf7e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	689a      	ldr	r2, [r3, #8]
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cf8e:	609a      	str	r2, [r3, #8]
 800cf90:	e047      	b.n	800d022 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	689a      	ldr	r2, [r3, #8]
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cfa0:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	689a      	ldr	r2, [r3, #8]
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cfb0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	68db      	ldr	r3, [r3, #12]
 800cfb8:	b2da      	uxtb	r2, r3
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800cfc2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cfc4:	f7f8 fb90 	bl	80056e8 <HAL_GetTick>
 800cfc8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cfca:	e013      	b.n	800cff4 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cfcc:	f7f8 fb8c 	bl	80056e8 <HAL_GetTick>
 800cfd0:	4602      	mov	r2, r0
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	1ad3      	subs	r3, r2, r3
 800cfd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cfda:	d90b      	bls.n	800cff4 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	22ff      	movs	r2, #255	@ 0xff
 800cfe2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2203      	movs	r2, #3
 800cfe8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	2200      	movs	r2, #0
 800cfee:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cff0:	2303      	movs	r3, #3
 800cff2:	e021      	b.n	800d038 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	68db      	ldr	r3, [r3, #12]
 800cffa:	f003 0302 	and.w	r3, r3, #2
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d0e4      	beq.n	800cfcc <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	69fa      	ldr	r2, [r7, #28]
 800d008:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	697a      	ldr	r2, [r7, #20]
 800d010:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	689a      	ldr	r2, [r3, #8]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d020:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	22ff      	movs	r2, #255	@ 0xff
 800d028:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2201      	movs	r2, #1
 800d02e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	2200      	movs	r2, #0
 800d034:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d036:	2300      	movs	r3, #0
}
 800d038:	4618      	mov	r0, r3
 800d03a:	3724      	adds	r7, #36	@ 0x24
 800d03c:	46bd      	mov	sp, r7
 800d03e:	bd90      	pop	{r4, r7, pc}

0800d040 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b084      	sub	sp, #16
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d048:	2300      	movs	r3, #0
 800d04a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4a0d      	ldr	r2, [pc, #52]	@ (800d088 <HAL_RTC_WaitForSynchro+0x48>)
 800d052:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d054:	f7f8 fb48 	bl	80056e8 <HAL_GetTick>
 800d058:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d05a:	e009      	b.n	800d070 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d05c:	f7f8 fb44 	bl	80056e8 <HAL_GetTick>
 800d060:	4602      	mov	r2, r0
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	1ad3      	subs	r3, r2, r3
 800d066:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d06a:	d901      	bls.n	800d070 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800d06c:	2303      	movs	r3, #3
 800d06e:	e007      	b.n	800d080 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	68db      	ldr	r3, [r3, #12]
 800d076:	f003 0320 	and.w	r3, r3, #32
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d0ee      	beq.n	800d05c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800d07e:	2300      	movs	r3, #0
}
 800d080:	4618      	mov	r0, r3
 800d082:	3710      	adds	r7, #16
 800d084:	46bd      	mov	sp, r7
 800d086:	bd80      	pop	{r7, pc}
 800d088:	0001ff5f 	.word	0x0001ff5f

0800d08c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b084      	sub	sp, #16
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d094:	2300      	movs	r3, #0
 800d096:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d098:	2300      	movs	r3, #0
 800d09a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	68db      	ldr	r3, [r3, #12]
 800d0a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d122      	bne.n	800d0f0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	68da      	ldr	r2, [r3, #12]
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d0b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d0ba:	f7f8 fb15 	bl	80056e8 <HAL_GetTick>
 800d0be:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d0c0:	e00c      	b.n	800d0dc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d0c2:	f7f8 fb11 	bl	80056e8 <HAL_GetTick>
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	1ad3      	subs	r3, r2, r3
 800d0cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0d0:	d904      	bls.n	800d0dc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2204      	movs	r2, #4
 800d0d6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800d0d8:	2301      	movs	r3, #1
 800d0da:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	68db      	ldr	r3, [r3, #12]
 800d0e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d102      	bne.n	800d0f0 <RTC_EnterInitMode+0x64>
 800d0ea:	7bfb      	ldrb	r3, [r7, #15]
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	d1e8      	bne.n	800d0c2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800d0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3710      	adds	r7, #16
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}

0800d0fa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d0fa:	b580      	push	{r7, lr}
 800d0fc:	b084      	sub	sp, #16
 800d0fe:	af00      	add	r7, sp, #0
 800d100:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d102:	2300      	movs	r3, #0
 800d104:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	68da      	ldr	r2, [r3, #12]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d114:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	689b      	ldr	r3, [r3, #8]
 800d11c:	f003 0320 	and.w	r3, r3, #32
 800d120:	2b00      	cmp	r3, #0
 800d122:	d10a      	bne.n	800d13a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f7ff ff8b 	bl	800d040 <HAL_RTC_WaitForSynchro>
 800d12a:	4603      	mov	r3, r0
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d004      	beq.n	800d13a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2204      	movs	r2, #4
 800d134:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800d136:	2301      	movs	r3, #1
 800d138:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800d13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3710      	adds	r7, #16
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}

0800d144 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800d144:	b480      	push	{r7}
 800d146:	b085      	sub	sp, #20
 800d148:	af00      	add	r7, sp, #0
 800d14a:	4603      	mov	r3, r0
 800d14c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d14e:	2300      	movs	r3, #0
 800d150:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800d152:	e005      	b.n	800d160 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	3301      	adds	r3, #1
 800d158:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800d15a:	79fb      	ldrb	r3, [r7, #7]
 800d15c:	3b0a      	subs	r3, #10
 800d15e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800d160:	79fb      	ldrb	r3, [r7, #7]
 800d162:	2b09      	cmp	r3, #9
 800d164:	d8f6      	bhi.n	800d154 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	b2db      	uxtb	r3, r3
 800d16a:	011b      	lsls	r3, r3, #4
 800d16c:	b2da      	uxtb	r2, r3
 800d16e:	79fb      	ldrb	r3, [r7, #7]
 800d170:	4313      	orrs	r3, r2
 800d172:	b2db      	uxtb	r3, r3
}
 800d174:	4618      	mov	r0, r3
 800d176:	3714      	adds	r7, #20
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr

0800d180 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800d180:	b480      	push	{r7}
 800d182:	b087      	sub	sp, #28
 800d184:	af00      	add	r7, sp, #0
 800d186:	60f8      	str	r0, [r7, #12]
 800d188:	60b9      	str	r1, [r7, #8]
 800d18a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800d18c:	2300      	movs	r3, #0
 800d18e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	7f1b      	ldrb	r3, [r3, #28]
 800d194:	2b01      	cmp	r3, #1
 800d196:	d101      	bne.n	800d19c <HAL_RTCEx_SetTimeStamp+0x1c>
 800d198:	2302      	movs	r3, #2
 800d19a:	e050      	b.n	800d23e <HAL_RTCEx_SetTimeStamp+0xbe>
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2201      	movs	r2, #1
 800d1a0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	2202      	movs	r2, #2
 800d1a6:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f022 0206 	bic.w	r2, r2, #6
 800d1b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	687a      	ldr	r2, [r7, #4]
 800d1c4:	430a      	orrs	r2, r1
 800d1c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	689a      	ldr	r2, [r3, #8]
 800d1ce:	4b1f      	ldr	r3, [pc, #124]	@ (800d24c <HAL_RTCEx_SetTimeStamp+0xcc>)
 800d1d0:	4013      	ands	r3, r2
 800d1d2:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800d1d4:	697a      	ldr	r2, [r7, #20]
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	4313      	orrs	r3, r2
 800d1da:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	22ca      	movs	r2, #202	@ 0xca
 800d1e2:	625a      	str	r2, [r3, #36]	@ 0x24
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	2253      	movs	r2, #83	@ 0x53
 800d1ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	697a      	ldr	r2, [r7, #20]
 800d1f2:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	68db      	ldr	r3, [r3, #12]
 800d1fa:	b2da      	uxtb	r2, r3
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800d204:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	68db      	ldr	r3, [r3, #12]
 800d20c:	b2da      	uxtb	r2, r3
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800d216:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	689a      	ldr	r2, [r3, #8]
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d226:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	22ff      	movs	r2, #255	@ 0xff
 800d22e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	2201      	movs	r2, #1
 800d234:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	2200      	movs	r2, #0
 800d23a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d23c:	2300      	movs	r3, #0
}
 800d23e:	4618      	mov	r0, r3
 800d240:	371c      	adds	r7, #28
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr
 800d24a:	bf00      	nop
 800d24c:	fffff7f7 	.word	0xfffff7f7

0800d250 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b086      	sub	sp, #24
 800d254:	af00      	add	r7, sp, #0
 800d256:	60f8      	str	r0, [r7, #12]
 800d258:	60b9      	str	r1, [r7, #8]
 800d25a:	607a      	str	r2, [r7, #4]
 800d25c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d25e:	2300      	movs	r3, #0
 800d260:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	2b02      	cmp	r3, #2
 800d266:	d904      	bls.n	800d272 <HAL_SAI_InitProtocol+0x22>
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	3b03      	subs	r3, #3
 800d26c:	2b01      	cmp	r3, #1
 800d26e:	d812      	bhi.n	800d296 <HAL_SAI_InitProtocol+0x46>
 800d270:	e008      	b.n	800d284 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	68b9      	ldr	r1, [r7, #8]
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f000 fb1d 	bl	800d8b8 <SAI_InitI2S>
 800d27e:	4603      	mov	r3, r0
 800d280:	75fb      	strb	r3, [r7, #23]
      break;
 800d282:	e00b      	b.n	800d29c <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	68b9      	ldr	r1, [r7, #8]
 800d28a:	68f8      	ldr	r0, [r7, #12]
 800d28c:	f000 fbc2 	bl	800da14 <SAI_InitPCM>
 800d290:	4603      	mov	r3, r0
 800d292:	75fb      	strb	r3, [r7, #23]
      break;
 800d294:	e002      	b.n	800d29c <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800d296:	2301      	movs	r3, #1
 800d298:	75fb      	strb	r3, [r7, #23]
      break;
 800d29a:	bf00      	nop
  }

  if (status == HAL_OK)
 800d29c:	7dfb      	ldrb	r3, [r7, #23]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d104      	bne.n	800d2ac <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800d2a2:	68f8      	ldr	r0, [r7, #12]
 800d2a4:	f000 f808 	bl	800d2b8 <HAL_SAI_Init>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	3718      	adds	r7, #24
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
	...

0800d2b8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b088      	sub	sp, #32
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d101      	bne.n	800d2d6 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	e156      	b.n	800d584 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d106      	bne.n	800d2f0 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f7f5 fe74 	bl	8002fd8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2202      	movs	r2, #2
 800d2f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f000 fc41 	bl	800db80 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	68db      	ldr	r3, [r3, #12]
 800d302:	2b02      	cmp	r3, #2
 800d304:	d00c      	beq.n	800d320 <HAL_SAI_Init+0x68>
 800d306:	2b02      	cmp	r3, #2
 800d308:	d80d      	bhi.n	800d326 <HAL_SAI_Init+0x6e>
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d002      	beq.n	800d314 <HAL_SAI_Init+0x5c>
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d003      	beq.n	800d31a <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800d312:	e008      	b.n	800d326 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800d314:	2300      	movs	r3, #0
 800d316:	61fb      	str	r3, [r7, #28]
      break;
 800d318:	e006      	b.n	800d328 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800d31a:	2310      	movs	r3, #16
 800d31c:	61fb      	str	r3, [r7, #28]
      break;
 800d31e:	e003      	b.n	800d328 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800d320:	2320      	movs	r3, #32
 800d322:	61fb      	str	r3, [r7, #28]
      break;
 800d324:	e000      	b.n	800d328 <HAL_SAI_Init+0x70>
      break;
 800d326:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	2b03      	cmp	r3, #3
 800d32e:	d81e      	bhi.n	800d36e <HAL_SAI_Init+0xb6>
 800d330:	a201      	add	r2, pc, #4	@ (adr r2, 800d338 <HAL_SAI_Init+0x80>)
 800d332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d336:	bf00      	nop
 800d338:	0800d349 	.word	0x0800d349
 800d33c:	0800d34f 	.word	0x0800d34f
 800d340:	0800d357 	.word	0x0800d357
 800d344:	0800d35f 	.word	0x0800d35f
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800d348:	2300      	movs	r3, #0
 800d34a:	617b      	str	r3, [r7, #20]
    }
    break;
 800d34c:	e010      	b.n	800d370 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800d34e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d352:	617b      	str	r3, [r7, #20]
    }
    break;
 800d354:	e00c      	b.n	800d370 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d356:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d35a:	617b      	str	r3, [r7, #20]
    }
    break;
 800d35c:	e008      	b.n	800d370 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d35e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d362:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800d364:	69fb      	ldr	r3, [r7, #28]
 800d366:	f043 0301 	orr.w	r3, r3, #1
 800d36a:	61fb      	str	r3, [r7, #28]
    }
    break;
 800d36c:	e000      	b.n	800d370 <HAL_SAI_Init+0xb8>
    default:
      break;
 800d36e:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	4a85      	ldr	r2, [pc, #532]	@ (800d58c <HAL_SAI_Init+0x2d4>)
 800d376:	4293      	cmp	r3, r2
 800d378:	d004      	beq.n	800d384 <HAL_SAI_Init+0xcc>
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	4a84      	ldr	r2, [pc, #528]	@ (800d590 <HAL_SAI_Init+0x2d8>)
 800d380:	4293      	cmp	r3, r2
 800d382:	d103      	bne.n	800d38c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800d384:	4a83      	ldr	r2, [pc, #524]	@ (800d594 <HAL_SAI_Init+0x2dc>)
 800d386:	69fb      	ldr	r3, [r7, #28]
 800d388:	6013      	str	r3, [r2, #0]
 800d38a:	e002      	b.n	800d392 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800d38c:	4a82      	ldr	r2, [pc, #520]	@ (800d598 <HAL_SAI_Init+0x2e0>)
 800d38e:	69fb      	ldr	r3, [r7, #28]
 800d390:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	69db      	ldr	r3, [r3, #28]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d04c      	beq.n	800d434 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800d39a:	2300      	movs	r3, #0
 800d39c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4a7a      	ldr	r2, [pc, #488]	@ (800d58c <HAL_SAI_Init+0x2d4>)
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d004      	beq.n	800d3b2 <HAL_SAI_Init+0xfa>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	4a78      	ldr	r2, [pc, #480]	@ (800d590 <HAL_SAI_Init+0x2d8>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d104      	bne.n	800d3bc <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800d3b2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d3b6:	f7ff fa39 	bl	800c82c <HAL_RCCEx_GetPeriphCLKFreq>
 800d3ba:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4a76      	ldr	r2, [pc, #472]	@ (800d59c <HAL_SAI_Init+0x2e4>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d004      	beq.n	800d3d0 <HAL_SAI_Init+0x118>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4a75      	ldr	r2, [pc, #468]	@ (800d5a0 <HAL_SAI_Init+0x2e8>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d104      	bne.n	800d3da <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800d3d0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d3d4:	f7ff fa2a 	bl	800c82c <HAL_RCCEx_GetPeriphCLKFreq>
 800d3d8:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800d3da:	693a      	ldr	r2, [r7, #16]
 800d3dc:	4613      	mov	r3, r2
 800d3de:	009b      	lsls	r3, r3, #2
 800d3e0:	4413      	add	r3, r2
 800d3e2:	005b      	lsls	r3, r3, #1
 800d3e4:	461a      	mov	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	69db      	ldr	r3, [r3, #28]
 800d3ea:	025b      	lsls	r3, r3, #9
 800d3ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3f0:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	4a6b      	ldr	r2, [pc, #428]	@ (800d5a4 <HAL_SAI_Init+0x2ec>)
 800d3f6:	fba2 2303 	umull	r2, r3, r2, r3
 800d3fa:	08da      	lsrs	r2, r3, #3
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800d400:	68f9      	ldr	r1, [r7, #12]
 800d402:	4b68      	ldr	r3, [pc, #416]	@ (800d5a4 <HAL_SAI_Init+0x2ec>)
 800d404:	fba3 2301 	umull	r2, r3, r3, r1
 800d408:	08da      	lsrs	r2, r3, #3
 800d40a:	4613      	mov	r3, r2
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	4413      	add	r3, r2
 800d410:	005b      	lsls	r3, r3, #1
 800d412:	1aca      	subs	r2, r1, r3
 800d414:	2a08      	cmp	r2, #8
 800d416:	d904      	bls.n	800d422 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6a1b      	ldr	r3, [r3, #32]
 800d41c:	1c5a      	adds	r2, r3, #1
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d426:	2b04      	cmp	r3, #4
 800d428:	d104      	bne.n	800d434 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6a1b      	ldr	r3, [r3, #32]
 800d42e:	085a      	lsrs	r2, r3, #1
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	685b      	ldr	r3, [r3, #4]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d003      	beq.n	800d444 <HAL_SAI_Init+0x18c>
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	2b02      	cmp	r3, #2
 800d442:	d109      	bne.n	800d458 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d101      	bne.n	800d450 <HAL_SAI_Init+0x198>
 800d44c:	2300      	movs	r3, #0
 800d44e:	e001      	b.n	800d454 <HAL_SAI_Init+0x19c>
 800d450:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d454:	61bb      	str	r3, [r7, #24]
 800d456:	e008      	b.n	800d46a <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d102      	bne.n	800d466 <HAL_SAI_Init+0x1ae>
 800d460:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d464:	e000      	b.n	800d468 <HAL_SAI_Init+0x1b0>
 800d466:	2300      	movs	r3, #0
 800d468:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	6819      	ldr	r1, [r3, #0]
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681a      	ldr	r2, [r3, #0]
 800d474:	4b4c      	ldr	r3, [pc, #304]	@ (800d5a8 <HAL_SAI_Init+0x2f0>)
 800d476:	400b      	ands	r3, r1
 800d478:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	6819      	ldr	r1, [r3, #0]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	685a      	ldr	r2, [r3, #4]
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d488:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d48e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d494:	431a      	orrs	r2, r3
 800d496:	69bb      	ldr	r3, [r7, #24]
 800d498:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800d4a2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	691b      	ldr	r3, [r3, #16]
 800d4a8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d4ae:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	6a1b      	ldr	r3, [r3, #32]
 800d4b4:	051b      	lsls	r3, r3, #20
 800d4b6:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	430a      	orrs	r2, r1
 800d4be:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6859      	ldr	r1, [r3, #4]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	4b38      	ldr	r3, [pc, #224]	@ (800d5ac <HAL_SAI_Init+0x2f4>)
 800d4cc:	400b      	ands	r3, r1
 800d4ce:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	6859      	ldr	r1, [r3, #4]
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	699a      	ldr	r2, [r3, #24]
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4de:	431a      	orrs	r2, r3
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4e4:	431a      	orrs	r2, r3
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	430a      	orrs	r2, r1
 800d4ec:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	6899      	ldr	r1, [r3, #8]
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681a      	ldr	r2, [r3, #0]
 800d4f8:	4b2d      	ldr	r3, [pc, #180]	@ (800d5b0 <HAL_SAI_Init+0x2f8>)
 800d4fa:	400b      	ands	r3, r1
 800d4fc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	6899      	ldr	r1, [r3, #8]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d508:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d50e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d514:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d51a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d520:	3b01      	subs	r3, #1
 800d522:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d524:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	430a      	orrs	r2, r1
 800d52c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	68d9      	ldr	r1, [r3, #12]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681a      	ldr	r2, [r3, #0]
 800d538:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d53c:	400b      	ands	r3, r1
 800d53e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	68d9      	ldr	r1, [r3, #12]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d54e:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d554:	041b      	lsls	r3, r3, #16
 800d556:	431a      	orrs	r2, r3
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d55c:	3b01      	subs	r3, #1
 800d55e:	021b      	lsls	r3, r3, #8
 800d560:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	430a      	orrs	r2, r1
 800d568:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2200      	movs	r2, #0
 800d56e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2201      	movs	r2, #1
 800d576:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2200      	movs	r2, #0
 800d57e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	4618      	mov	r0, r3
 800d586:	3720      	adds	r7, #32
 800d588:	46bd      	mov	sp, r7
 800d58a:	bd80      	pop	{r7, pc}
 800d58c:	40015804 	.word	0x40015804
 800d590:	40015824 	.word	0x40015824
 800d594:	40015800 	.word	0x40015800
 800d598:	40015c00 	.word	0x40015c00
 800d59c:	40015c04 	.word	0x40015c04
 800d5a0:	40015c24 	.word	0x40015c24
 800d5a4:	cccccccd 	.word	0xcccccccd
 800d5a8:	ff05c010 	.word	0xff05c010
 800d5ac:	ffff1ff0 	.word	0xffff1ff0
 800d5b0:	fff88000 	.word	0xfff88000

0800d5b4 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d101      	bne.n	800d5c6 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d5c2:	2301      	movs	r3, #1
 800d5c4:	e027      	b.n	800d616 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2202      	movs	r2, #2
 800d5ca:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d5de:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f000 facd 	bl	800db80 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	685a      	ldr	r2, [r3, #4]
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	f042 0208 	orr.w	r2, r2, #8
 800d5f4:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f7f5 fdce 	bl	8003198 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2200      	movs	r2, #0
 800d600:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2200      	movs	r2, #0
 800d608:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2200      	movs	r2, #0
 800d610:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3708      	adds	r7, #8
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
	...

0800d620 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b086      	sub	sp, #24
 800d624:	af00      	add	r7, sp, #0
 800d626:	60f8      	str	r0, [r7, #12]
 800d628:	60b9      	str	r1, [r7, #8]
 800d62a:	4613      	mov	r3, r2
 800d62c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d62e:	f7f8 f85b 	bl	80056e8 <HAL_GetTick>
 800d632:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d002      	beq.n	800d640 <HAL_SAI_Transmit_DMA+0x20>
 800d63a:	88fb      	ldrh	r3, [r7, #6]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d101      	bne.n	800d644 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d640:	2301      	movs	r3, #1
 800d642:	e093      	b.n	800d76c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d64a:	b2db      	uxtb	r3, r3
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	f040 808c 	bne.w	800d76a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d658:	2b01      	cmp	r3, #1
 800d65a:	d101      	bne.n	800d660 <HAL_SAI_Transmit_DMA+0x40>
 800d65c:	2302      	movs	r3, #2
 800d65e:	e085      	b.n	800d76c <HAL_SAI_Transmit_DMA+0x14c>
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2201      	movs	r2, #1
 800d664:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	68ba      	ldr	r2, [r7, #8]
 800d66c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	88fa      	ldrh	r2, [r7, #6]
 800d672:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	88fa      	ldrh	r2, [r7, #6]
 800d67a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2200      	movs	r2, #0
 800d682:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	2212      	movs	r2, #18
 800d68a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d692:	4a38      	ldr	r2, [pc, #224]	@ (800d774 <HAL_SAI_Transmit_DMA+0x154>)
 800d694:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d69a:	4a37      	ldr	r2, [pc, #220]	@ (800d778 <HAL_SAI_Transmit_DMA+0x158>)
 800d69c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6a2:	4a36      	ldr	r2, [pc, #216]	@ (800d77c <HAL_SAI_Transmit_DMA+0x15c>)
 800d6a4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6b6:	4619      	mov	r1, r3
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	331c      	adds	r3, #28
 800d6be:	461a      	mov	r2, r3
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d6c6:	f7f8 fea9 	bl	800641c <HAL_DMA_Start_IT>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d005      	beq.n	800d6dc <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e047      	b.n	800d76c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d6dc:	2100      	movs	r1, #0
 800d6de:	68f8      	ldr	r0, [r7, #12]
 800d6e0:	f000 fa18 	bl	800db14 <SAI_InterruptFlag>
 800d6e4:	4601      	mov	r1, r0
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	691a      	ldr	r2, [r3, #16]
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	430a      	orrs	r2, r1
 800d6f2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d702:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d704:	e015      	b.n	800d732 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d706:	f7f7 ffef 	bl	80056e8 <HAL_GetTick>
 800d70a:	4602      	mov	r2, r0
 800d70c:	697b      	ldr	r3, [r7, #20]
 800d70e:	1ad3      	subs	r3, r2, r3
 800d710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d714:	d90d      	bls.n	800d732 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d71c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2200      	movs	r2, #0
 800d72a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d72e:	2303      	movs	r3, #3
 800d730:	e01c      	b.n	800d76c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	695b      	ldr	r3, [r3, #20]
 800d738:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d0e2      	beq.n	800d706 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d107      	bne.n	800d75e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	681a      	ldr	r2, [r3, #0]
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d75c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2200      	movs	r2, #0
 800d762:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d766:	2300      	movs	r3, #0
 800d768:	e000      	b.n	800d76c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d76a:	2302      	movs	r3, #2
  }
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3718      	adds	r7, #24
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}
 800d774:	0800dc51 	.word	0x0800dc51
 800d778:	0800dbf1 	.word	0x0800dbf1
 800d77c:	0800dce9 	.word	0x0800dce9

0800d780 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b084      	sub	sp, #16
 800d784:	af00      	add	r7, sp, #0
 800d786:	60f8      	str	r0, [r7, #12]
 800d788:	60b9      	str	r1, [r7, #8]
 800d78a:	4613      	mov	r3, r2
 800d78c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d78e:	68bb      	ldr	r3, [r7, #8]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d002      	beq.n	800d79a <HAL_SAI_Receive_DMA+0x1a>
 800d794:	88fb      	ldrh	r3, [r7, #6]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d101      	bne.n	800d79e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d79a:	2301      	movs	r3, #1
 800d79c:	e074      	b.n	800d888 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d7a4:	b2db      	uxtb	r3, r3
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d16d      	bne.n	800d886 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	d101      	bne.n	800d7b8 <HAL_SAI_Receive_DMA+0x38>
 800d7b4:	2302      	movs	r3, #2
 800d7b6:	e067      	b.n	800d888 <HAL_SAI_Receive_DMA+0x108>
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	68ba      	ldr	r2, [r7, #8]
 800d7c4:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	88fa      	ldrh	r2, [r7, #6]
 800d7ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	88fa      	ldrh	r2, [r7, #6]
 800d7d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2200      	movs	r2, #0
 800d7da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2222      	movs	r2, #34	@ 0x22
 800d7e2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d7ea:	4a29      	ldr	r2, [pc, #164]	@ (800d890 <HAL_SAI_Receive_DMA+0x110>)
 800d7ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d7f2:	4a28      	ldr	r2, [pc, #160]	@ (800d894 <HAL_SAI_Receive_DMA+0x114>)
 800d7f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d7fa:	4a27      	ldr	r2, [pc, #156]	@ (800d898 <HAL_SAI_Receive_DMA+0x118>)
 800d7fc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d802:	2200      	movs	r2, #0
 800d804:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	331c      	adds	r3, #28
 800d810:	4619      	mov	r1, r3
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d816:	461a      	mov	r2, r3
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d81e:	f7f8 fdfd 	bl	800641c <HAL_DMA_Start_IT>
 800d822:	4603      	mov	r3, r0
 800d824:	2b00      	cmp	r3, #0
 800d826:	d005      	beq.n	800d834 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	2200      	movs	r2, #0
 800d82c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d830:	2301      	movs	r3, #1
 800d832:	e029      	b.n	800d888 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d834:	2100      	movs	r1, #0
 800d836:	68f8      	ldr	r0, [r7, #12]
 800d838:	f000 f96c 	bl	800db14 <SAI_InterruptFlag>
 800d83c:	4601      	mov	r1, r0
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	691a      	ldr	r2, [r3, #16]
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	430a      	orrs	r2, r1
 800d84a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	681a      	ldr	r2, [r3, #0]
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d85a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d866:	2b00      	cmp	r3, #0
 800d868:	d107      	bne.n	800d87a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	681a      	ldr	r2, [r3, #0]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d878:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2200      	movs	r2, #0
 800d87e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d882:	2300      	movs	r3, #0
 800d884:	e000      	b.n	800d888 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d886:	2302      	movs	r3, #2
  }
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3710      	adds	r7, #16
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}
 800d890:	0800dccd 	.word	0x0800dccd
 800d894:	0800dc6d 	.word	0x0800dc6d
 800d898:	0800dce9 	.word	0x0800dce9

0800d89c <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b083      	sub	sp, #12
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d8aa:	b2db      	uxtb	r3, r3
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	370c      	adds	r7, #12
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	4770      	bx	lr

0800d8b8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b085      	sub	sp, #20
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	60f8      	str	r0, [r7, #12]
 800d8c0:	60b9      	str	r1, [r7, #8]
 800d8c2:	607a      	str	r2, [r7, #4]
 800d8c4:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	685b      	ldr	r3, [r3, #4]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d003      	beq.n	800d8e2 <SAI_InitI2S+0x2a>
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	2b02      	cmp	r3, #2
 800d8e0:	d103      	bne.n	800d8ea <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d8e8:	e002      	b.n	800d8f0 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	2201      	movs	r2, #1
 800d8ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d8f6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d8fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	2200      	movs	r2, #0
 800d904:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	683a      	ldr	r2, [r7, #0]
 800d90a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	f003 0301 	and.w	r3, r3, #1
 800d912:	2b00      	cmp	r3, #0
 800d914:	d001      	beq.n	800d91a <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d916:	2301      	movs	r3, #1
 800d918:	e076      	b.n	800da08 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d107      	bne.n	800d930 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2200      	movs	r2, #0
 800d924:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d92c:	651a      	str	r2, [r3, #80]	@ 0x50
 800d92e:	e006      	b.n	800d93e <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d936:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	2200      	movs	r2, #0
 800d93c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2b03      	cmp	r3, #3
 800d942:	d84f      	bhi.n	800d9e4 <SAI_InitI2S+0x12c>
 800d944:	a201      	add	r2, pc, #4	@ (adr r2, 800d94c <SAI_InitI2S+0x94>)
 800d946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d94a:	bf00      	nop
 800d94c:	0800d95d 	.word	0x0800d95d
 800d950:	0800d97f 	.word	0x0800d97f
 800d954:	0800d9a1 	.word	0x0800d9a1
 800d958:	0800d9c3 	.word	0x0800d9c3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	2280      	movs	r2, #128	@ 0x80
 800d960:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	085b      	lsrs	r3, r3, #1
 800d966:	015a      	lsls	r2, r3, #5
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	085b      	lsrs	r3, r3, #1
 800d970:	011a      	lsls	r2, r3, #4
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	2240      	movs	r2, #64	@ 0x40
 800d97a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d97c:	e034      	b.n	800d9e8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	2280      	movs	r2, #128	@ 0x80
 800d982:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	085b      	lsrs	r3, r3, #1
 800d988:	019a      	lsls	r2, r3, #6
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	085b      	lsrs	r3, r3, #1
 800d992:	015a      	lsls	r2, r3, #5
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	2280      	movs	r2, #128	@ 0x80
 800d99c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d99e:	e023      	b.n	800d9e8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	22c0      	movs	r2, #192	@ 0xc0
 800d9a4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	085b      	lsrs	r3, r3, #1
 800d9aa:	019a      	lsls	r2, r3, #6
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	085b      	lsrs	r3, r3, #1
 800d9b4:	015a      	lsls	r2, r3, #5
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	2280      	movs	r2, #128	@ 0x80
 800d9be:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d9c0:	e012      	b.n	800d9e8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	22e0      	movs	r2, #224	@ 0xe0
 800d9c6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	085b      	lsrs	r3, r3, #1
 800d9cc:	019a      	lsls	r2, r3, #6
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	085b      	lsrs	r3, r3, #1
 800d9d6:	015a      	lsls	r2, r3, #5
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	2280      	movs	r2, #128	@ 0x80
 800d9e0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d9e2:	e001      	b.n	800d9e8 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e00f      	b.n	800da08 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	2b02      	cmp	r3, #2
 800d9ec:	d10b      	bne.n	800da06 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2b01      	cmp	r3, #1
 800d9f2:	d102      	bne.n	800d9fa <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2210      	movs	r2, #16
 800d9f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2b02      	cmp	r3, #2
 800d9fe:	d102      	bne.n	800da06 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2208      	movs	r2, #8
 800da04:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800da06:	2300      	movs	r3, #0
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3714      	adds	r7, #20
 800da0c:	46bd      	mov	sp, r7
 800da0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da12:	4770      	bx	lr

0800da14 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800da14:	b480      	push	{r7}
 800da16:	b085      	sub	sp, #20
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	607a      	str	r2, [r7, #4]
 800da20:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	2200      	movs	r2, #0
 800da26:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2200      	movs	r2, #0
 800da2c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	685b      	ldr	r3, [r3, #4]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d003      	beq.n	800da3e <SAI_InitPCM+0x2a>
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	685b      	ldr	r3, [r3, #4]
 800da3a:	2b02      	cmp	r3, #2
 800da3c:	d103      	bne.n	800da46 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	2201      	movs	r2, #1
 800da42:	63da      	str	r2, [r3, #60]	@ 0x3c
 800da44:	e002      	b.n	800da4c <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	2200      	movs	r2, #0
 800da4a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	2200      	movs	r2, #0
 800da50:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800da58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800da60:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2200      	movs	r2, #0
 800da66:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	683a      	ldr	r2, [r7, #0]
 800da6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800da74:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	2b04      	cmp	r3, #4
 800da7a:	d103      	bne.n	800da84 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	2201      	movs	r2, #1
 800da80:	645a      	str	r2, [r3, #68]	@ 0x44
 800da82:	e002      	b.n	800da8a <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	220d      	movs	r2, #13
 800da88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2b03      	cmp	r3, #3
 800da8e:	d837      	bhi.n	800db00 <SAI_InitPCM+0xec>
 800da90:	a201      	add	r2, pc, #4	@ (adr r2, 800da98 <SAI_InitPCM+0x84>)
 800da92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da96:	bf00      	nop
 800da98:	0800daa9 	.word	0x0800daa9
 800da9c:	0800dabf 	.word	0x0800dabf
 800daa0:	0800dad5 	.word	0x0800dad5
 800daa4:	0800daeb 	.word	0x0800daeb
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	2280      	movs	r2, #128	@ 0x80
 800daac:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	011a      	lsls	r2, r3, #4
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2240      	movs	r2, #64	@ 0x40
 800daba:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dabc:	e022      	b.n	800db04 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2280      	movs	r2, #128	@ 0x80
 800dac2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	015a      	lsls	r2, r3, #5
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	2280      	movs	r2, #128	@ 0x80
 800dad0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dad2:	e017      	b.n	800db04 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	22c0      	movs	r2, #192	@ 0xc0
 800dad8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	015a      	lsls	r2, r3, #5
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	2280      	movs	r2, #128	@ 0x80
 800dae6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dae8:	e00c      	b.n	800db04 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	22e0      	movs	r2, #224	@ 0xe0
 800daee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	015a      	lsls	r2, r3, #5
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	2280      	movs	r2, #128	@ 0x80
 800dafc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dafe:	e001      	b.n	800db04 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800db00:	2301      	movs	r3, #1
 800db02:	e000      	b.n	800db06 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800db04:	2300      	movs	r3, #0
}
 800db06:	4618      	mov	r0, r3
 800db08:	3714      	adds	r7, #20
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr
 800db12:	bf00      	nop

0800db14 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800db14:	b480      	push	{r7}
 800db16:	b085      	sub	sp, #20
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
 800db1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800db1e:	2301      	movs	r3, #1
 800db20:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	2b01      	cmp	r3, #1
 800db26:	d103      	bne.n	800db30 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	f043 0308 	orr.w	r3, r3, #8
 800db2e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db34:	2b08      	cmp	r3, #8
 800db36:	d10b      	bne.n	800db50 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800db3c:	2b03      	cmp	r3, #3
 800db3e:	d003      	beq.n	800db48 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	685b      	ldr	r3, [r3, #4]
 800db44:	2b01      	cmp	r3, #1
 800db46:	d103      	bne.n	800db50 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f043 0310 	orr.w	r3, r3, #16
 800db4e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	2b03      	cmp	r3, #3
 800db56:	d003      	beq.n	800db60 <SAI_InterruptFlag+0x4c>
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	2b02      	cmp	r3, #2
 800db5e:	d104      	bne.n	800db6a <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800db66:	60fb      	str	r3, [r7, #12]
 800db68:	e003      	b.n	800db72 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f043 0304 	orr.w	r3, r3, #4
 800db70:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800db72:	68fb      	ldr	r3, [r7, #12]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3714      	adds	r7, #20
 800db78:	46bd      	mov	sp, r7
 800db7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7e:	4770      	bx	lr

0800db80 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800db80:	b480      	push	{r7}
 800db82:	b085      	sub	sp, #20
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800db88:	4b17      	ldr	r3, [pc, #92]	@ (800dbe8 <SAI_Disable+0x68>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	4a17      	ldr	r2, [pc, #92]	@ (800dbec <SAI_Disable+0x6c>)
 800db8e:	fba2 2303 	umull	r2, r3, r2, r3
 800db92:	0b1b      	lsrs	r3, r3, #12
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800db98:	2300      	movs	r3, #0
 800db9a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	681a      	ldr	r2, [r3, #0]
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800dbaa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	1e5a      	subs	r2, r3, #1
 800dbb0:	60fa      	str	r2, [r7, #12]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d10a      	bne.n	800dbcc <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbbc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800dbc6:	2303      	movs	r3, #3
 800dbc8:	72fb      	strb	r3, [r7, #11]
      break;
 800dbca:	e006      	b.n	800dbda <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1e8      	bne.n	800dbac <SAI_Disable+0x2c>

  return status;
 800dbda:	7afb      	ldrb	r3, [r7, #11]
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	3714      	adds	r7, #20
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr
 800dbe8:	20012000 	.word	0x20012000
 800dbec:	95cbec1b 	.word	0x95cbec1b

0800dbf0 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbfc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	69db      	ldr	r3, [r3, #28]
 800dc02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc06:	d01c      	beq.n	800dc42 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dc1e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dc20:	2100      	movs	r1, #0
 800dc22:	68f8      	ldr	r0, [r7, #12]
 800dc24:	f7ff ff76 	bl	800db14 <SAI_InterruptFlag>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	43d9      	mvns	r1, r3
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	691a      	ldr	r2, [r3, #16]
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	400a      	ands	r2, r1
 800dc38:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800dc42:	68f8      	ldr	r0, [r7, #12]
 800dc44:	f7f7 f984 	bl	8004f50 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dc48:	bf00      	nop
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}

0800dc50 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b084      	sub	sp, #16
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc5c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800dc5e:	68f8      	ldr	r0, [r7, #12]
 800dc60:	f7f7 f980 	bl	8004f64 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dc64:	bf00      	nop
 800dc66:	3710      	adds	r7, #16
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bd80      	pop	{r7, pc}

0800dc6c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b084      	sub	sp, #16
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc78:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	69db      	ldr	r3, [r3, #28]
 800dc7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc82:	d01c      	beq.n	800dcbe <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	681a      	ldr	r2, [r3, #0]
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dc92:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	2200      	movs	r2, #0
 800dc98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dc9c:	2100      	movs	r1, #0
 800dc9e:	68f8      	ldr	r0, [r7, #12]
 800dca0:	f7ff ff38 	bl	800db14 <SAI_InterruptFlag>
 800dca4:	4603      	mov	r3, r0
 800dca6:	43d9      	mvns	r1, r3
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	691a      	ldr	r2, [r3, #16]
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	400a      	ands	r2, r1
 800dcb4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2201      	movs	r2, #1
 800dcba:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800dcbe:	68f8      	ldr	r0, [r7, #12]
 800dcc0:	f7f7 fb50 	bl	8005364 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dcc4:	bf00      	nop
 800dcc6:	3710      	adds	r7, #16
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b084      	sub	sp, #16
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcd8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800dcda:	68f8      	ldr	r0, [r7, #12]
 800dcdc:	f7f7 fb4c 	bl	8005378 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dce0:	bf00      	nop
 800dce2:	3710      	adds	r7, #16
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcf4:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcfc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d004      	beq.n	800dd1a <SAI_DMAError+0x32>
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd16:	2b01      	cmp	r3, #1
 800dd18:	d112      	bne.n	800dd40 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	681a      	ldr	r2, [r3, #0]
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dd28:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800dd2a:	68f8      	ldr	r0, [r7, #12]
 800dd2c:	f7ff ff28 	bl	800db80 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2201      	movs	r2, #1
 800dd34:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800dd40:	68f8      	ldr	r0, [r7, #12]
 800dd42:	f7f7 f919 	bl	8004f78 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dd46:	bf00      	nop
 800dd48:	3710      	adds	r7, #16
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}

0800dd4e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800dd4e:	b580      	push	{r7, lr}
 800dd50:	b082      	sub	sp, #8
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d101      	bne.n	800dd60 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	e022      	b.n	800dda6 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dd66:	b2db      	uxtb	r3, r3
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d105      	bne.n	800dd78 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2200      	movs	r2, #0
 800dd70:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f7f4 fd4a 	bl	800280c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2203      	movs	r2, #3
 800dd7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f000 f815 	bl	800ddb0 <HAL_SD_InitCard>
 800dd86:	4603      	mov	r3, r0
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d001      	beq.n	800dd90 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e00a      	b.n	800dda6 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2200      	movs	r2, #0
 800dd94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800dda4:	2300      	movs	r3, #0
}
 800dda6:	4618      	mov	r0, r3
 800dda8:	3708      	adds	r7, #8
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bd80      	pop	{r7, pc}
	...

0800ddb0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ddb0:	b5b0      	push	{r4, r5, r7, lr}
 800ddb2:	b08e      	sub	sp, #56	@ 0x38
 800ddb4:	af04      	add	r7, sp, #16
 800ddb6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800ddcc:	2376      	movs	r3, #118	@ 0x76
 800ddce:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681d      	ldr	r5, [r3, #0]
 800ddd4:	466c      	mov	r4, sp
 800ddd6:	f107 0318 	add.w	r3, r7, #24
 800ddda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ddde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dde2:	f107 030c 	add.w	r3, r7, #12
 800dde6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dde8:	4628      	mov	r0, r5
 800ddea:	f002 ffc3 	bl	8010d74 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	685a      	ldr	r2, [r3, #4]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ddfc:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	4618      	mov	r0, r3
 800de04:	f002 ffef 	bl	8010de6 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	685a      	ldr	r2, [r3, #4]
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800de16:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800de18:	2002      	movs	r0, #2
 800de1a:	f7f7 fc71 	bl	8005700 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f000 fe10 	bl	800ea44 <SD_PowerON>
 800de24:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800de26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d00b      	beq.n	800de44 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2201      	movs	r2, #1
 800de30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de3a:	431a      	orrs	r2, r3
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800de40:	2301      	movs	r3, #1
 800de42:	e02e      	b.n	800dea2 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f000 fd2f 	bl	800e8a8 <SD_InitCard>
 800de4a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800de4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d00b      	beq.n	800de6a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2201      	movs	r2, #1
 800de56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de60:	431a      	orrs	r2, r3
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800de66:	2301      	movs	r3, #1
 800de68:	e01b      	b.n	800dea2 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800de72:	4618      	mov	r0, r3
 800de74:	f003 f84a 	bl	8010f0c <SDMMC_CmdBlockLength>
 800de78:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800de7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d00f      	beq.n	800dea0 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a09      	ldr	r2, [pc, #36]	@ (800deac <HAL_SD_InitCard+0xfc>)
 800de86:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de8e:	431a      	orrs	r2, r3
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2201      	movs	r2, #1
 800de98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800de9c:	2301      	movs	r3, #1
 800de9e:	e000      	b.n	800dea2 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800dea0:	2300      	movs	r3, #0
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3728      	adds	r7, #40	@ 0x28
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bdb0      	pop	{r4, r5, r7, pc}
 800deaa:	bf00      	nop
 800deac:	004005ff 	.word	0x004005ff

0800deb0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b08c      	sub	sp, #48	@ 0x30
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	60f8      	str	r0, [r7, #12]
 800deb8:	60b9      	str	r1, [r7, #8]
 800deba:	607a      	str	r2, [r7, #4]
 800debc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d107      	bne.n	800ded8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800decc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ded4:	2301      	movs	r3, #1
 800ded6:	e0c3      	b.n	800e060 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dede:	b2db      	uxtb	r3, r3
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	f040 80bc 	bne.w	800e05e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2200      	movs	r2, #0
 800deea:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800deec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	441a      	add	r2, r3
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800def6:	429a      	cmp	r2, r3
 800def8:	d907      	bls.n	800df0a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800defe:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800df06:	2301      	movs	r3, #1
 800df08:	e0aa      	b.n	800e060 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2203      	movs	r2, #3
 800df0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	2200      	movs	r2, #0
 800df18:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800df28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df2e:	4a4e      	ldr	r2, [pc, #312]	@ (800e068 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800df30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df36:	4a4d      	ldr	r2, [pc, #308]	@ (800e06c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800df38:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df3e:	2200      	movs	r2, #0
 800df40:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df46:	2200      	movs	r2, #0
 800df48:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df5a:	689a      	ldr	r2, [r3, #8]
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	430a      	orrs	r2, r1
 800df64:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	3380      	adds	r3, #128	@ 0x80
 800df70:	4619      	mov	r1, r3
 800df72:	68ba      	ldr	r2, [r7, #8]
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	025b      	lsls	r3, r3, #9
 800df78:	089b      	lsrs	r3, r3, #2
 800df7a:	f7f8 fa4f 	bl	800641c <HAL_DMA_Start_IT>
 800df7e:	4603      	mov	r3, r0
 800df80:	2b00      	cmp	r3, #0
 800df82:	d017      	beq.n	800dfb4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800df92:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4a35      	ldr	r2, [pc, #212]	@ (800e070 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800df9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfa0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	2201      	movs	r2, #1
 800dfac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e055      	b.n	800e060 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f042 0208 	orr.w	r2, r2, #8
 800dfc2:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	d002      	beq.n	800dfd2 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800dfcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfce:	025b      	lsls	r3, r3, #9
 800dfd0:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dfd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dfd6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	025b      	lsls	r3, r3, #9
 800dfdc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800dfde:	2390      	movs	r3, #144	@ 0x90
 800dfe0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800dfe2:	2302      	movs	r3, #2
 800dfe4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800dfea:	2301      	movs	r3, #1
 800dfec:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f107 0210 	add.w	r2, r7, #16
 800dff6:	4611      	mov	r1, r2
 800dff8:	4618      	mov	r0, r3
 800dffa:	f002 ff5b 	bl	8010eb4 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	2b01      	cmp	r3, #1
 800e002:	d90a      	bls.n	800e01a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	2282      	movs	r2, #130	@ 0x82
 800e008:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e010:	4618      	mov	r0, r3
 800e012:	f002 ffbf 	bl	8010f94 <SDMMC_CmdReadMultiBlock>
 800e016:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e018:	e009      	b.n	800e02e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	2281      	movs	r2, #129	@ 0x81
 800e01e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e026:	4618      	mov	r0, r3
 800e028:	f002 ff92 	bl	8010f50 <SDMMC_CmdReadSingleBlock>
 800e02c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800e02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e030:	2b00      	cmp	r3, #0
 800e032:	d012      	beq.n	800e05a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	4a0d      	ldr	r2, [pc, #52]	@ (800e070 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800e03a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e042:	431a      	orrs	r2, r3
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	2201      	movs	r2, #1
 800e04c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2200      	movs	r2, #0
 800e054:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800e056:	2301      	movs	r3, #1
 800e058:	e002      	b.n	800e060 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800e05a:	2300      	movs	r3, #0
 800e05c:	e000      	b.n	800e060 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800e05e:	2302      	movs	r3, #2
  }
}
 800e060:	4618      	mov	r0, r3
 800e062:	3730      	adds	r7, #48	@ 0x30
 800e064:	46bd      	mov	sp, r7
 800e066:	bd80      	pop	{r7, pc}
 800e068:	0800e793 	.word	0x0800e793
 800e06c:	0800e805 	.word	0x0800e805
 800e070:	004005ff 	.word	0x004005ff

0800e074 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b08c      	sub	sp, #48	@ 0x30
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
 800e080:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d107      	bne.n	800e09c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e090:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e098:	2301      	movs	r3, #1
 800e09a:	e0c6      	b.n	800e22a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e0a2:	b2db      	uxtb	r3, r3
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	f040 80bf 	bne.w	800e228 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e0b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	441a      	add	r2, r3
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d907      	bls.n	800e0ce <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0c2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	e0ad      	b.n	800e22a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	2203      	movs	r2, #3
 800e0d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	2200      	movs	r2, #0
 800e0dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f042 021a 	orr.w	r2, r2, #26
 800e0ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0f2:	4a50      	ldr	r2, [pc, #320]	@ (800e234 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800e0f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0fa:	4a4f      	ldr	r2, [pc, #316]	@ (800e238 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800e0fc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e102:	2200      	movs	r2, #0
 800e104:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e10a:	2b01      	cmp	r3, #1
 800e10c:	d002      	beq.n	800e114 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800e10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e110:	025b      	lsls	r3, r3, #9
 800e112:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	2b01      	cmp	r3, #1
 800e118:	d90a      	bls.n	800e130 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	22a0      	movs	r2, #160	@ 0xa0
 800e11e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e126:	4618      	mov	r0, r3
 800e128:	f002 ff78 	bl	801101c <SDMMC_CmdWriteMultiBlock>
 800e12c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e12e:	e009      	b.n	800e144 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	2290      	movs	r2, #144	@ 0x90
 800e134:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e13c:	4618      	mov	r0, r3
 800e13e:	f002 ff4b 	bl	8010fd8 <SDMMC_CmdWriteSingleBlock>
 800e142:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800e144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e146:	2b00      	cmp	r3, #0
 800e148:	d012      	beq.n	800e170 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4a3b      	ldr	r2, [pc, #236]	@ (800e23c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e150:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e158:	431a      	orrs	r2, r3
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	2201      	movs	r2, #1
 800e162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2200      	movs	r2, #0
 800e16a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e16c:	2301      	movs	r3, #1
 800e16e:	e05c      	b.n	800e22a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f042 0208 	orr.w	r2, r2, #8
 800e17e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e184:	2240      	movs	r2, #64	@ 0x40
 800e186:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e198:	689a      	ldr	r2, [r3, #8]
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	430a      	orrs	r2, r1
 800e1a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e1a8:	68b9      	ldr	r1, [r7, #8]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	3380      	adds	r3, #128	@ 0x80
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	025b      	lsls	r3, r3, #9
 800e1b6:	089b      	lsrs	r3, r3, #2
 800e1b8:	f7f8 f930 	bl	800641c <HAL_DMA_Start_IT>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d01a      	beq.n	800e1f8 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f022 021a 	bic.w	r2, r2, #26
 800e1d0:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	4a19      	ldr	r2, [pc, #100]	@ (800e23c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e1d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	e018      	b.n	800e22a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e1f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e1fc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	025b      	lsls	r3, r3, #9
 800e202:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e204:	2390      	movs	r3, #144	@ 0x90
 800e206:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e208:	2300      	movs	r3, #0
 800e20a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e20c:	2300      	movs	r3, #0
 800e20e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800e210:	2301      	movs	r3, #1
 800e212:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f107 0210 	add.w	r2, r7, #16
 800e21c:	4611      	mov	r1, r2
 800e21e:	4618      	mov	r0, r3
 800e220:	f002 fe48 	bl	8010eb4 <SDMMC_ConfigData>

      return HAL_OK;
 800e224:	2300      	movs	r3, #0
 800e226:	e000      	b.n	800e22a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800e228:	2302      	movs	r3, #2
  }
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3730      	adds	r7, #48	@ 0x30
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}
 800e232:	bf00      	nop
 800e234:	0800e769 	.word	0x0800e769
 800e238:	0800e805 	.word	0x0800e805
 800e23c:	004005ff 	.word	0x004005ff

0800e240 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e240:	b480      	push	{r7}
 800e242:	b083      	sub	sp, #12
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e248:	bf00      	nop
 800e24a:	370c      	adds	r7, #12
 800e24c:	46bd      	mov	sp, r7
 800e24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e252:	4770      	bx	lr

0800e254 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e254:	b480      	push	{r7}
 800e256:	b083      	sub	sp, #12
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
 800e25c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e262:	0f9b      	lsrs	r3, r3, #30
 800e264:	b2da      	uxtb	r2, r3
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e26e:	0e9b      	lsrs	r3, r3, #26
 800e270:	b2db      	uxtb	r3, r3
 800e272:	f003 030f 	and.w	r3, r3, #15
 800e276:	b2da      	uxtb	r2, r3
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e280:	0e1b      	lsrs	r3, r3, #24
 800e282:	b2db      	uxtb	r3, r3
 800e284:	f003 0303 	and.w	r3, r3, #3
 800e288:	b2da      	uxtb	r2, r3
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e292:	0c1b      	lsrs	r3, r3, #16
 800e294:	b2da      	uxtb	r2, r3
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e29e:	0a1b      	lsrs	r3, r3, #8
 800e2a0:	b2da      	uxtb	r2, r3
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2aa:	b2da      	uxtb	r2, r3
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2b4:	0d1b      	lsrs	r3, r3, #20
 800e2b6:	b29a      	uxth	r2, r3
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2c0:	0c1b      	lsrs	r3, r3, #16
 800e2c2:	b2db      	uxtb	r3, r3
 800e2c4:	f003 030f 	and.w	r3, r3, #15
 800e2c8:	b2da      	uxtb	r2, r3
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2d2:	0bdb      	lsrs	r3, r3, #15
 800e2d4:	b2db      	uxtb	r3, r3
 800e2d6:	f003 0301 	and.w	r3, r3, #1
 800e2da:	b2da      	uxtb	r2, r3
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2e4:	0b9b      	lsrs	r3, r3, #14
 800e2e6:	b2db      	uxtb	r3, r3
 800e2e8:	f003 0301 	and.w	r3, r3, #1
 800e2ec:	b2da      	uxtb	r2, r3
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2f6:	0b5b      	lsrs	r3, r3, #13
 800e2f8:	b2db      	uxtb	r3, r3
 800e2fa:	f003 0301 	and.w	r3, r3, #1
 800e2fe:	b2da      	uxtb	r2, r3
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e308:	0b1b      	lsrs	r3, r3, #12
 800e30a:	b2db      	uxtb	r3, r3
 800e30c:	f003 0301 	and.w	r3, r3, #1
 800e310:	b2da      	uxtb	r2, r3
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	2200      	movs	r2, #0
 800e31a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e320:	2b00      	cmp	r3, #0
 800e322:	d163      	bne.n	800e3ec <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e328:	009a      	lsls	r2, r3, #2
 800e32a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800e32e:	4013      	ands	r3, r2
 800e330:	687a      	ldr	r2, [r7, #4]
 800e332:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800e334:	0f92      	lsrs	r2, r2, #30
 800e336:	431a      	orrs	r2, r3
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e340:	0edb      	lsrs	r3, r3, #27
 800e342:	b2db      	uxtb	r3, r3
 800e344:	f003 0307 	and.w	r3, r3, #7
 800e348:	b2da      	uxtb	r2, r3
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e352:	0e1b      	lsrs	r3, r3, #24
 800e354:	b2db      	uxtb	r3, r3
 800e356:	f003 0307 	and.w	r3, r3, #7
 800e35a:	b2da      	uxtb	r2, r3
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e364:	0d5b      	lsrs	r3, r3, #21
 800e366:	b2db      	uxtb	r3, r3
 800e368:	f003 0307 	and.w	r3, r3, #7
 800e36c:	b2da      	uxtb	r2, r3
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e376:	0c9b      	lsrs	r3, r3, #18
 800e378:	b2db      	uxtb	r3, r3
 800e37a:	f003 0307 	and.w	r3, r3, #7
 800e37e:	b2da      	uxtb	r2, r3
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e388:	0bdb      	lsrs	r3, r3, #15
 800e38a:	b2db      	uxtb	r3, r3
 800e38c:	f003 0307 	and.w	r3, r3, #7
 800e390:	b2da      	uxtb	r2, r3
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	691b      	ldr	r3, [r3, #16]
 800e39a:	1c5a      	adds	r2, r3, #1
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	7e1b      	ldrb	r3, [r3, #24]
 800e3a4:	b2db      	uxtb	r3, r3
 800e3a6:	f003 0307 	and.w	r3, r3, #7
 800e3aa:	3302      	adds	r3, #2
 800e3ac:	2201      	movs	r2, #1
 800e3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800e3b2:	687a      	ldr	r2, [r7, #4]
 800e3b4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800e3b6:	fb03 f202 	mul.w	r2, r3, r2
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	7a1b      	ldrb	r3, [r3, #8]
 800e3c2:	b2db      	uxtb	r3, r3
 800e3c4:	f003 030f 	and.w	r3, r3, #15
 800e3c8:	2201      	movs	r2, #1
 800e3ca:	409a      	lsls	r2, r3
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3d4:	687a      	ldr	r2, [r7, #4]
 800e3d6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800e3d8:	0a52      	lsrs	r2, r2, #9
 800e3da:	fb03 f202 	mul.w	r2, r3, r2
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e3e8:	661a      	str	r2, [r3, #96]	@ 0x60
 800e3ea:	e031      	b.n	800e450 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	d11d      	bne.n	800e430 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e3f8:	041b      	lsls	r3, r3, #16
 800e3fa:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e402:	0c1b      	lsrs	r3, r3, #16
 800e404:	431a      	orrs	r2, r3
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	691b      	ldr	r3, [r3, #16]
 800e40e:	3301      	adds	r3, #1
 800e410:	029a      	lsls	r2, r3, #10
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e424:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	661a      	str	r2, [r3, #96]	@ 0x60
 800e42e:	e00f      	b.n	800e450 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	4a58      	ldr	r2, [pc, #352]	@ (800e598 <HAL_SD_GetCardCSD+0x344>)
 800e436:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e43c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2201      	movs	r2, #1
 800e448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e44c:	2301      	movs	r3, #1
 800e44e:	e09d      	b.n	800e58c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e454:	0b9b      	lsrs	r3, r3, #14
 800e456:	b2db      	uxtb	r3, r3
 800e458:	f003 0301 	and.w	r3, r3, #1
 800e45c:	b2da      	uxtb	r2, r3
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e466:	09db      	lsrs	r3, r3, #7
 800e468:	b2db      	uxtb	r3, r3
 800e46a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e46e:	b2da      	uxtb	r2, r3
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e478:	b2db      	uxtb	r3, r3
 800e47a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e47e:	b2da      	uxtb	r2, r3
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e488:	0fdb      	lsrs	r3, r3, #31
 800e48a:	b2da      	uxtb	r2, r3
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e494:	0f5b      	lsrs	r3, r3, #29
 800e496:	b2db      	uxtb	r3, r3
 800e498:	f003 0303 	and.w	r3, r3, #3
 800e49c:	b2da      	uxtb	r2, r3
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4a6:	0e9b      	lsrs	r3, r3, #26
 800e4a8:	b2db      	uxtb	r3, r3
 800e4aa:	f003 0307 	and.w	r3, r3, #7
 800e4ae:	b2da      	uxtb	r2, r3
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4b8:	0d9b      	lsrs	r3, r3, #22
 800e4ba:	b2db      	uxtb	r3, r3
 800e4bc:	f003 030f 	and.w	r3, r3, #15
 800e4c0:	b2da      	uxtb	r2, r3
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4ca:	0d5b      	lsrs	r3, r3, #21
 800e4cc:	b2db      	uxtb	r3, r3
 800e4ce:	f003 0301 	and.w	r3, r3, #1
 800e4d2:	b2da      	uxtb	r2, r3
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	2200      	movs	r2, #0
 800e4de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4e6:	0c1b      	lsrs	r3, r3, #16
 800e4e8:	b2db      	uxtb	r3, r3
 800e4ea:	f003 0301 	and.w	r3, r3, #1
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4fa:	0bdb      	lsrs	r3, r3, #15
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	f003 0301 	and.w	r3, r3, #1
 800e502:	b2da      	uxtb	r2, r3
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e50e:	0b9b      	lsrs	r3, r3, #14
 800e510:	b2db      	uxtb	r3, r3
 800e512:	f003 0301 	and.w	r3, r3, #1
 800e516:	b2da      	uxtb	r2, r3
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e522:	0b5b      	lsrs	r3, r3, #13
 800e524:	b2db      	uxtb	r3, r3
 800e526:	f003 0301 	and.w	r3, r3, #1
 800e52a:	b2da      	uxtb	r2, r3
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e536:	0b1b      	lsrs	r3, r3, #12
 800e538:	b2db      	uxtb	r3, r3
 800e53a:	f003 0301 	and.w	r3, r3, #1
 800e53e:	b2da      	uxtb	r2, r3
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e54a:	0a9b      	lsrs	r3, r3, #10
 800e54c:	b2db      	uxtb	r3, r3
 800e54e:	f003 0303 	and.w	r3, r3, #3
 800e552:	b2da      	uxtb	r2, r3
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e55e:	0a1b      	lsrs	r3, r3, #8
 800e560:	b2db      	uxtb	r3, r3
 800e562:	f003 0303 	and.w	r3, r3, #3
 800e566:	b2da      	uxtb	r2, r3
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e572:	085b      	lsrs	r3, r3, #1
 800e574:	b2db      	uxtb	r3, r3
 800e576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e57a:	b2da      	uxtb	r2, r3
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	2201      	movs	r2, #1
 800e586:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e58a:	2300      	movs	r3, #0
}
 800e58c:	4618      	mov	r0, r3
 800e58e:	370c      	adds	r7, #12
 800e590:	46bd      	mov	sp, r7
 800e592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e596:	4770      	bx	lr
 800e598:	004005ff 	.word	0x004005ff

0800e59c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e59c:	b480      	push	{r7}
 800e59e:	b083      	sub	sp, #12
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
 800e5a4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e5e6:	2300      	movs	r3, #0
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	370c      	adds	r7, #12
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f2:	4770      	bx	lr

0800e5f4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e5f4:	b5b0      	push	{r4, r5, r7, lr}
 800e5f6:	b08e      	sub	sp, #56	@ 0x38
 800e5f8:	af04      	add	r7, sp, #16
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e5fe:	2300      	movs	r3, #0
 800e600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2203      	movs	r2, #3
 800e608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e610:	2b03      	cmp	r3, #3
 800e612:	d02e      	beq.n	800e672 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e61a:	d106      	bne.n	800e62a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e620:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	639a      	str	r2, [r3, #56]	@ 0x38
 800e628:	e029      	b.n	800e67e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e630:	d10a      	bne.n	800e648 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 fabc 	bl	800ebb0 <SD_WideBus_Enable>
 800e638:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e63e:	6a3b      	ldr	r3, [r7, #32]
 800e640:	431a      	orrs	r2, r3
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	639a      	str	r2, [r3, #56]	@ 0x38
 800e646:	e01a      	b.n	800e67e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d10a      	bne.n	800e664 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 faf9 	bl	800ec46 <SD_WideBus_Disable>
 800e654:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e65a:	6a3b      	ldr	r3, [r7, #32]
 800e65c:	431a      	orrs	r2, r3
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	639a      	str	r2, [r3, #56]	@ 0x38
 800e662:	e00c      	b.n	800e67e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e668:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	639a      	str	r2, [r3, #56]	@ 0x38
 800e670:	e005      	b.n	800e67e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e676:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e682:	2b00      	cmp	r3, #0
 800e684:	d00b      	beq.n	800e69e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	4a26      	ldr	r2, [pc, #152]	@ (800e724 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e68c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2201      	movs	r2, #1
 800e692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e696:	2301      	movs	r3, #1
 800e698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e69c:	e01f      	b.n	800e6de <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	689b      	ldr	r3, [r3, #8]
 800e6a8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	68db      	ldr	r3, [r3, #12]
 800e6ae:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	695b      	ldr	r3, [r3, #20]
 800e6b8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	699b      	ldr	r3, [r3, #24]
 800e6be:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681d      	ldr	r5, [r3, #0]
 800e6c4:	466c      	mov	r4, sp
 800e6c6:	f107 0314 	add.w	r3, r7, #20
 800e6ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e6ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e6d2:	f107 0308 	add.w	r3, r7, #8
 800e6d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f002 fb4b 	bl	8010d74 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f002 fc10 	bl	8010f0c <SDMMC_CmdBlockLength>
 800e6ec:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6ee:	6a3b      	ldr	r3, [r7, #32]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d00c      	beq.n	800e70e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4a0a      	ldr	r2, [pc, #40]	@ (800e724 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e6fa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e700:	6a3b      	ldr	r3, [r7, #32]
 800e702:	431a      	orrs	r2, r3
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e708:	2301      	movs	r3, #1
 800e70a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2201      	movs	r2, #1
 800e712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	3728      	adds	r7, #40	@ 0x28
 800e71e:	46bd      	mov	sp, r7
 800e720:	bdb0      	pop	{r4, r5, r7, pc}
 800e722:	bf00      	nop
 800e724:	004005ff 	.word	0x004005ff

0800e728 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b086      	sub	sp, #24
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e730:	2300      	movs	r3, #0
 800e732:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e734:	f107 030c 	add.w	r3, r7, #12
 800e738:	4619      	mov	r1, r3
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f000 fa10 	bl	800eb60 <SD_SendStatus>
 800e740:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d005      	beq.n	800e754 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	431a      	orrs	r2, r3
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	0a5b      	lsrs	r3, r3, #9
 800e758:	f003 030f 	and.w	r3, r3, #15
 800e75c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e75e:	693b      	ldr	r3, [r7, #16]
}
 800e760:	4618      	mov	r0, r3
 800e762:	3718      	adds	r7, #24
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e768:	b480      	push	{r7}
 800e76a:	b085      	sub	sp, #20
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e774:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e784:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e786:	bf00      	nop
 800e788:	3714      	adds	r7, #20
 800e78a:	46bd      	mov	sp, r7
 800e78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e790:	4770      	bx	lr

0800e792 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e792:	b580      	push	{r7, lr}
 800e794:	b084      	sub	sp, #16
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e79e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7a4:	2b82      	cmp	r3, #130	@ 0x82
 800e7a6:	d111      	bne.n	800e7cc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f002 fc57 	bl	8011060 <SDMMC_CmdStopTransfer>
 800e7b2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7b4:	68bb      	ldr	r3, [r7, #8]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d008      	beq.n	800e7cc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	431a      	orrs	r2, r3
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e7c6:	68f8      	ldr	r0, [r7, #12]
 800e7c8:	f7ff fd3a 	bl	800e240 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	f022 0208 	bic.w	r2, r2, #8
 800e7da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e7e4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e7f4:	68f8      	ldr	r0, [r7, #12]
 800e7f6:	f004 fa0b 	bl	8012c10 <HAL_SD_RxCpltCallback>
#endif
}
 800e7fa:	bf00      	nop
 800e7fc:	3710      	adds	r7, #16
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
	...

0800e804 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b086      	sub	sp, #24
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e810:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f7f7 ffec 	bl	80067f0 <HAL_DMA_GetError>
 800e818:	4603      	mov	r3, r0
 800e81a:	2b02      	cmp	r3, #2
 800e81c:	d03e      	beq.n	800e89c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e824:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e826:	697b      	ldr	r3, [r7, #20]
 800e828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e82a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e82c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e82e:	693b      	ldr	r3, [r7, #16]
 800e830:	2b01      	cmp	r3, #1
 800e832:	d002      	beq.n	800e83a <SD_DMAError+0x36>
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	2b01      	cmp	r3, #1
 800e838:	d12d      	bne.n	800e896 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	4a19      	ldr	r2, [pc, #100]	@ (800e8a4 <SD_DMAError+0xa0>)
 800e840:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e842:	697b      	ldr	r3, [r7, #20]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e850:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e856:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e85e:	6978      	ldr	r0, [r7, #20]
 800e860:	f7ff ff62 	bl	800e728 <HAL_SD_GetCardState>
 800e864:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e866:	68bb      	ldr	r3, [r7, #8]
 800e868:	2b06      	cmp	r3, #6
 800e86a:	d002      	beq.n	800e872 <SD_DMAError+0x6e>
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	2b05      	cmp	r3, #5
 800e870:	d10a      	bne.n	800e888 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4618      	mov	r0, r3
 800e878:	f002 fbf2 	bl	8011060 <SDMMC_CmdStopTransfer>
 800e87c:	4602      	mov	r2, r0
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e882:	431a      	orrs	r2, r3
 800e884:	697b      	ldr	r3, [r7, #20]
 800e886:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	2201      	movs	r2, #1
 800e88c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e890:	697b      	ldr	r3, [r7, #20]
 800e892:	2200      	movs	r2, #0
 800e894:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e896:	6978      	ldr	r0, [r7, #20]
 800e898:	f7ff fcd2 	bl	800e240 <HAL_SD_ErrorCallback>
#endif
  }
}
 800e89c:	bf00      	nop
 800e89e:	3718      	adds	r7, #24
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}
 800e8a4:	004005ff 	.word	0x004005ff

0800e8a8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e8a8:	b5b0      	push	{r4, r5, r7, lr}
 800e8aa:	b094      	sub	sp, #80	@ 0x50
 800e8ac:	af04      	add	r7, sp, #16
 800e8ae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f002 faa2 	bl	8010e02 <SDMMC_GetPowerState>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d102      	bne.n	800e8ca <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e8c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e8c8:	e0b8      	b.n	800ea3c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e8ce:	2b03      	cmp	r3, #3
 800e8d0:	d02f      	beq.n	800e932 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	f002 fccd 	bl	8011276 <SDMMC_CmdSendCID>
 800e8dc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e8de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d001      	beq.n	800e8e8 <SD_InitCard+0x40>
    {
      return errorstate;
 800e8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8e6:	e0a9      	b.n	800ea3c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f002 facd 	bl	8010e8e <SDMMC_GetResponse>
 800e8f4:	4602      	mov	r2, r0
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	2104      	movs	r1, #4
 800e900:	4618      	mov	r0, r3
 800e902:	f002 fac4 	bl	8010e8e <SDMMC_GetResponse>
 800e906:	4602      	mov	r2, r0
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	2108      	movs	r1, #8
 800e912:	4618      	mov	r0, r3
 800e914:	f002 fabb 	bl	8010e8e <SDMMC_GetResponse>
 800e918:	4602      	mov	r2, r0
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	210c      	movs	r1, #12
 800e924:	4618      	mov	r0, r3
 800e926:	f002 fab2 	bl	8010e8e <SDMMC_GetResponse>
 800e92a:	4602      	mov	r2, r0
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e936:	2b03      	cmp	r3, #3
 800e938:	d00d      	beq.n	800e956 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f107 020e 	add.w	r2, r7, #14
 800e942:	4611      	mov	r1, r2
 800e944:	4618      	mov	r0, r3
 800e946:	f002 fcd3 	bl	80112f0 <SDMMC_CmdSetRelAdd>
 800e94a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d001      	beq.n	800e956 <SD_InitCard+0xae>
    {
      return errorstate;
 800e952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e954:	e072      	b.n	800ea3c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e95a:	2b03      	cmp	r3, #3
 800e95c:	d036      	beq.n	800e9cc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e95e:	89fb      	ldrh	r3, [r7, #14]
 800e960:	461a      	mov	r2, r3
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681a      	ldr	r2, [r3, #0]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e96e:	041b      	lsls	r3, r3, #16
 800e970:	4619      	mov	r1, r3
 800e972:	4610      	mov	r0, r2
 800e974:	f002 fc9d 	bl	80112b2 <SDMMC_CmdSendCSD>
 800e978:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e97a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d001      	beq.n	800e984 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e982:	e05b      	b.n	800ea3c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	2100      	movs	r1, #0
 800e98a:	4618      	mov	r0, r3
 800e98c:	f002 fa7f 	bl	8010e8e <SDMMC_GetResponse>
 800e990:	4602      	mov	r2, r0
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	2104      	movs	r1, #4
 800e99c:	4618      	mov	r0, r3
 800e99e:	f002 fa76 	bl	8010e8e <SDMMC_GetResponse>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	2108      	movs	r1, #8
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	f002 fa6d 	bl	8010e8e <SDMMC_GetResponse>
 800e9b4:	4602      	mov	r2, r0
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	210c      	movs	r1, #12
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f002 fa64 	bl	8010e8e <SDMMC_GetResponse>
 800e9c6:	4602      	mov	r2, r0
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2104      	movs	r1, #4
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f002 fa5b 	bl	8010e8e <SDMMC_GetResponse>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	0d1a      	lsrs	r2, r3, #20
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e9e0:	f107 0310 	add.w	r3, r7, #16
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f7ff fc34 	bl	800e254 <HAL_SD_GetCardCSD>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d002      	beq.n	800e9f8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e9f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e9f6:	e021      	b.n	800ea3c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6819      	ldr	r1, [r3, #0]
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea00:	041b      	lsls	r3, r3, #16
 800ea02:	2200      	movs	r2, #0
 800ea04:	461c      	mov	r4, r3
 800ea06:	4615      	mov	r5, r2
 800ea08:	4622      	mov	r2, r4
 800ea0a:	462b      	mov	r3, r5
 800ea0c:	4608      	mov	r0, r1
 800ea0e:	f002 fb49 	bl	80110a4 <SDMMC_CmdSelDesel>
 800ea12:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800ea14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d001      	beq.n	800ea1e <SD_InitCard+0x176>
  {
    return errorstate;
 800ea1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea1c:	e00e      	b.n	800ea3c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681d      	ldr	r5, [r3, #0]
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	466c      	mov	r4, sp
 800ea26:	f103 0210 	add.w	r2, r3, #16
 800ea2a:	ca07      	ldmia	r2, {r0, r1, r2}
 800ea2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ea30:	3304      	adds	r3, #4
 800ea32:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ea34:	4628      	mov	r0, r5
 800ea36:	f002 f99d 	bl	8010d74 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ea3a:	2300      	movs	r3, #0
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3740      	adds	r7, #64	@ 0x40
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bdb0      	pop	{r4, r5, r7, pc}

0800ea44 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800ea50:	2300      	movs	r3, #0
 800ea52:	617b      	str	r3, [r7, #20]
 800ea54:	2300      	movs	r3, #0
 800ea56:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f002 fb44 	bl	80110ea <SDMMC_CmdGoIdleState>
 800ea62:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d001      	beq.n	800ea6e <SD_PowerON+0x2a>
  {
    return errorstate;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	e072      	b.n	800eb54 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	4618      	mov	r0, r3
 800ea74:	f002 fb57 	bl	8011126 <SDMMC_CmdOperCond>
 800ea78:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d00d      	beq.n	800ea9c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2200      	movs	r2, #0
 800ea84:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f002 fb2d 	bl	80110ea <SDMMC_CmdGoIdleState>
 800ea90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d004      	beq.n	800eaa2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	e05b      	b.n	800eb54 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eaa6:	2b01      	cmp	r3, #1
 800eaa8:	d137      	bne.n	800eb1a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	2100      	movs	r1, #0
 800eab0:	4618      	mov	r0, r3
 800eab2:	f002 fb57 	bl	8011164 <SDMMC_CmdAppCommand>
 800eab6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d02d      	beq.n	800eb1a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eabe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800eac2:	e047      	b.n	800eb54 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	2100      	movs	r1, #0
 800eaca:	4618      	mov	r0, r3
 800eacc:	f002 fb4a 	bl	8011164 <SDMMC_CmdAppCommand>
 800ead0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d001      	beq.n	800eadc <SD_PowerON+0x98>
    {
      return errorstate;
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	e03b      	b.n	800eb54 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	491e      	ldr	r1, [pc, #120]	@ (800eb5c <SD_PowerON+0x118>)
 800eae2:	4618      	mov	r0, r3
 800eae4:	f002 fb60 	bl	80111a8 <SDMMC_CmdAppOperCommand>
 800eae8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d002      	beq.n	800eaf6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eaf0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800eaf4:	e02e      	b.n	800eb54 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	2100      	movs	r1, #0
 800eafc:	4618      	mov	r0, r3
 800eafe:	f002 f9c6 	bl	8010e8e <SDMMC_GetResponse>
 800eb02:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800eb04:	697b      	ldr	r3, [r7, #20]
 800eb06:	0fdb      	lsrs	r3, r3, #31
 800eb08:	2b01      	cmp	r3, #1
 800eb0a:	d101      	bne.n	800eb10 <SD_PowerON+0xcc>
 800eb0c:	2301      	movs	r3, #1
 800eb0e:	e000      	b.n	800eb12 <SD_PowerON+0xce>
 800eb10:	2300      	movs	r3, #0
 800eb12:	613b      	str	r3, [r7, #16]

    count++;
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	3301      	adds	r3, #1
 800eb18:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d802      	bhi.n	800eb2a <SD_PowerON+0xe6>
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d0cc      	beq.n	800eac4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800eb2a:	68bb      	ldr	r3, [r7, #8]
 800eb2c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d902      	bls.n	800eb3a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800eb34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800eb38:	e00c      	b.n	800eb54 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800eb3a:	697b      	ldr	r3, [r7, #20]
 800eb3c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d003      	beq.n	800eb4c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2201      	movs	r2, #1
 800eb48:	645a      	str	r2, [r3, #68]	@ 0x44
 800eb4a:	e002      	b.n	800eb52 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2200      	movs	r2, #0
 800eb50:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800eb52:	2300      	movs	r3, #0
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	3718      	adds	r7, #24
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	bd80      	pop	{r7, pc}
 800eb5c:	c1100000 	.word	0xc1100000

0800eb60 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b084      	sub	sp, #16
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
 800eb68:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d102      	bne.n	800eb76 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800eb70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800eb74:	e018      	b.n	800eba8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681a      	ldr	r2, [r3, #0]
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb7e:	041b      	lsls	r3, r3, #16
 800eb80:	4619      	mov	r1, r3
 800eb82:	4610      	mov	r0, r2
 800eb84:	f002 fbd5 	bl	8011332 <SDMMC_CmdSendStatus>
 800eb88:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d001      	beq.n	800eb94 <SD_SendStatus+0x34>
  {
    return errorstate;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	e009      	b.n	800eba8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	2100      	movs	r1, #0
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	f002 f977 	bl	8010e8e <SDMMC_GetResponse>
 800eba0:	4602      	mov	r2, r0
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800eba6:	2300      	movs	r3, #0
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	3710      	adds	r7, #16
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd80      	pop	{r7, pc}

0800ebb0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b086      	sub	sp, #24
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ebb8:	2300      	movs	r3, #0
 800ebba:	60fb      	str	r3, [r7, #12]
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	2100      	movs	r1, #0
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	f002 f961 	bl	8010e8e <SDMMC_GetResponse>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ebd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ebd6:	d102      	bne.n	800ebde <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ebd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ebdc:	e02f      	b.n	800ec3e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ebde:	f107 030c 	add.w	r3, r7, #12
 800ebe2:	4619      	mov	r1, r3
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f000 f879 	bl	800ecdc <SD_FindSCR>
 800ebea:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d001      	beq.n	800ebf6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ebf2:	697b      	ldr	r3, [r7, #20]
 800ebf4:	e023      	b.n	800ec3e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d01c      	beq.n	800ec3a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681a      	ldr	r2, [r3, #0]
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec08:	041b      	lsls	r3, r3, #16
 800ec0a:	4619      	mov	r1, r3
 800ec0c:	4610      	mov	r0, r2
 800ec0e:	f002 faa9 	bl	8011164 <SDMMC_CmdAppCommand>
 800ec12:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec14:	697b      	ldr	r3, [r7, #20]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d001      	beq.n	800ec1e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	e00f      	b.n	800ec3e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	2102      	movs	r1, #2
 800ec24:	4618      	mov	r0, r3
 800ec26:	f002 fae3 	bl	80111f0 <SDMMC_CmdBusWidth>
 800ec2a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d001      	beq.n	800ec36 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	e003      	b.n	800ec3e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ec36:	2300      	movs	r3, #0
 800ec38:	e001      	b.n	800ec3e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ec3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3718      	adds	r7, #24
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}

0800ec46 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ec46:	b580      	push	{r7, lr}
 800ec48:	b086      	sub	sp, #24
 800ec4a:	af00      	add	r7, sp, #0
 800ec4c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ec4e:	2300      	movs	r3, #0
 800ec50:	60fb      	str	r3, [r7, #12]
 800ec52:	2300      	movs	r3, #0
 800ec54:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	2100      	movs	r1, #0
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f002 f916 	bl	8010e8e <SDMMC_GetResponse>
 800ec62:	4603      	mov	r3, r0
 800ec64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ec6c:	d102      	bne.n	800ec74 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ec6e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ec72:	e02f      	b.n	800ecd4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ec74:	f107 030c 	add.w	r3, r7, #12
 800ec78:	4619      	mov	r1, r3
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f000 f82e 	bl	800ecdc <SD_FindSCR>
 800ec80:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec82:	697b      	ldr	r3, [r7, #20]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d001      	beq.n	800ec8c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	e023      	b.n	800ecd4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ec8c:	693b      	ldr	r3, [r7, #16]
 800ec8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d01c      	beq.n	800ecd0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	681a      	ldr	r2, [r3, #0]
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec9e:	041b      	lsls	r3, r3, #16
 800eca0:	4619      	mov	r1, r3
 800eca2:	4610      	mov	r0, r2
 800eca4:	f002 fa5e 	bl	8011164 <SDMMC_CmdAppCommand>
 800eca8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d001      	beq.n	800ecb4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	e00f      	b.n	800ecd4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	2100      	movs	r1, #0
 800ecba:	4618      	mov	r0, r3
 800ecbc:	f002 fa98 	bl	80111f0 <SDMMC_CmdBusWidth>
 800ecc0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d001      	beq.n	800eccc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ecc8:	697b      	ldr	r3, [r7, #20]
 800ecca:	e003      	b.n	800ecd4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800eccc:	2300      	movs	r3, #0
 800ecce:	e001      	b.n	800ecd4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ecd0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	3718      	adds	r7, #24
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	bd80      	pop	{r7, pc}

0800ecdc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ecdc:	b590      	push	{r4, r7, lr}
 800ecde:	b08f      	sub	sp, #60	@ 0x3c
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	6078      	str	r0, [r7, #4]
 800ece4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ece6:	f7f6 fcff 	bl	80056e8 <HAL_GetTick>
 800ecea:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800ecec:	2300      	movs	r3, #0
 800ecee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	60bb      	str	r3, [r7, #8]
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	2108      	movs	r1, #8
 800ed02:	4618      	mov	r0, r3
 800ed04:	f002 f902 	bl	8010f0c <SDMMC_CmdBlockLength>
 800ed08:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d001      	beq.n	800ed14 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ed10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed12:	e0b2      	b.n	800ee7a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681a      	ldr	r2, [r3, #0]
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed1c:	041b      	lsls	r3, r3, #16
 800ed1e:	4619      	mov	r1, r3
 800ed20:	4610      	mov	r0, r2
 800ed22:	f002 fa1f 	bl	8011164 <SDMMC_CmdAppCommand>
 800ed26:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d001      	beq.n	800ed32 <SD_FindSCR+0x56>
  {
    return errorstate;
 800ed2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed30:	e0a3      	b.n	800ee7a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ed32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ed36:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ed38:	2308      	movs	r3, #8
 800ed3a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800ed3c:	2330      	movs	r3, #48	@ 0x30
 800ed3e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ed40:	2302      	movs	r3, #2
 800ed42:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ed44:	2300      	movs	r3, #0
 800ed46:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800ed48:	2301      	movs	r3, #1
 800ed4a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	f107 0210 	add.w	r2, r7, #16
 800ed54:	4611      	mov	r1, r2
 800ed56:	4618      	mov	r0, r3
 800ed58:	f002 f8ac 	bl	8010eb4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	4618      	mov	r0, r3
 800ed62:	f002 fa67 	bl	8011234 <SDMMC_CmdSendSCR>
 800ed66:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d02a      	beq.n	800edc4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800ed6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed70:	e083      	b.n	800ee7a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d00f      	beq.n	800eda0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6819      	ldr	r1, [r3, #0]
 800ed84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed86:	009b      	lsls	r3, r3, #2
 800ed88:	f107 0208 	add.w	r2, r7, #8
 800ed8c:	18d4      	adds	r4, r2, r3
 800ed8e:	4608      	mov	r0, r1
 800ed90:	f002 f81c 	bl	8010dcc <SDMMC_ReadFIFO>
 800ed94:	4603      	mov	r3, r0
 800ed96:	6023      	str	r3, [r4, #0]
      index++;
 800ed98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed9e:	e006      	b.n	800edae <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eda6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d012      	beq.n	800edd4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800edae:	f7f6 fc9b 	bl	80056e8 <HAL_GetTick>
 800edb2:	4602      	mov	r2, r0
 800edb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edb6:	1ad3      	subs	r3, r2, r3
 800edb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800edbc:	d102      	bne.n	800edc4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800edbe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800edc2:	e05a      	b.n	800ee7a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edca:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d0cf      	beq.n	800ed72 <SD_FindSCR+0x96>
 800edd2:	e000      	b.n	800edd6 <SD_FindSCR+0xfa>
      break;
 800edd4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eddc:	f003 0308 	and.w	r3, r3, #8
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d005      	beq.n	800edf0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	2208      	movs	r2, #8
 800edea:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800edec:	2308      	movs	r3, #8
 800edee:	e044      	b.n	800ee7a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edf6:	f003 0302 	and.w	r3, r3, #2
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d005      	beq.n	800ee0a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	2202      	movs	r2, #2
 800ee04:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ee06:	2302      	movs	r3, #2
 800ee08:	e037      	b.n	800ee7a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee10:	f003 0320 	and.w	r3, r3, #32
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d005      	beq.n	800ee24 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	2220      	movs	r2, #32
 800ee1e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ee20:	2320      	movs	r3, #32
 800ee22:	e02a      	b.n	800ee7a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f240 523a 	movw	r2, #1338	@ 0x53a
 800ee2c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	061a      	lsls	r2, r3, #24
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	021b      	lsls	r3, r3, #8
 800ee36:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ee3a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	0a1b      	lsrs	r3, r3, #8
 800ee40:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee44:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	0e1b      	lsrs	r3, r3, #24
 800ee4a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee4e:	601a      	str	r2, [r3, #0]
    scr++;
 800ee50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee52:	3304      	adds	r3, #4
 800ee54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ee56:	68bb      	ldr	r3, [r7, #8]
 800ee58:	061a      	lsls	r2, r3, #24
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	021b      	lsls	r3, r3, #8
 800ee5e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ee62:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	0a1b      	lsrs	r3, r3, #8
 800ee68:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ee6c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ee6e:	68bb      	ldr	r3, [r7, #8]
 800ee70:	0e1b      	lsrs	r3, r3, #24
 800ee72:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ee74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee76:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ee78:	2300      	movs	r3, #0
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	373c      	adds	r7, #60	@ 0x3c
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd90      	pop	{r4, r7, pc}

0800ee82 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ee82:	b580      	push	{r7, lr}
 800ee84:	b082      	sub	sp, #8
 800ee86:	af00      	add	r7, sp, #0
 800ee88:	6078      	str	r0, [r7, #4]
 800ee8a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d101      	bne.n	800ee96 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ee92:	2301      	movs	r3, #1
 800ee94:	e025      	b.n	800eee2 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ee9c:	b2db      	uxtb	r3, r3
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d106      	bne.n	800eeb0 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2200      	movs	r2, #0
 800eea6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800eeaa:	6878      	ldr	r0, [r7, #4]
 800eeac:	f7f4 f88a 	bl	8002fc4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2202      	movs	r2, #2
 800eeb4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681a      	ldr	r2, [r3, #0]
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	3304      	adds	r3, #4
 800eec0:	4619      	mov	r1, r3
 800eec2:	4610      	mov	r0, r2
 800eec4:	f001 fe90 	bl	8010be8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	6818      	ldr	r0, [r3, #0]
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	685b      	ldr	r3, [r3, #4]
 800eed0:	461a      	mov	r2, r3
 800eed2:	6839      	ldr	r1, [r7, #0]
 800eed4:	f001 fee4 	bl	8010ca0 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2201      	movs	r2, #1
 800eedc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800eee0:	2300      	movs	r3, #0
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3708      	adds	r7, #8
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}
	...

0800eeec <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b084      	sub	sp, #16
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d101      	bne.n	800eefe <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800eefa:	2301      	movs	r3, #1
 800eefc:	e04c      	b.n	800ef98 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef04:	b2db      	uxtb	r3, r3
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d106      	bne.n	800ef18 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800ef12:	6878      	ldr	r0, [r7, #4]
 800ef14:	f7f3 fcdc 	bl	80028d0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2202      	movs	r2, #2
 800ef1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	681a      	ldr	r2, [r3, #0]
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	f022 0203 	bic.w	r2, r2, #3
 800ef2e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	4b19      	ldr	r3, [pc, #100]	@ (800efa0 <HAL_SPDIFRX_Init+0xb4>)
 800ef3c:	4013      	ands	r3, r2
 800ef3e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800ef48:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800ef4e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800ef54:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800ef5a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800ef60:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800ef66:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800ef6c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800ef72:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800ef78:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800ef7a:	68fa      	ldr	r2, [r7, #12]
 800ef7c:	4313      	orrs	r3, r2
 800ef7e:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	68fa      	ldr	r2, [r7, #12]
 800ef86:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	2201      	movs	r2, #1
 800ef92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800ef96:	2300      	movs	r3, #0
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	3710      	adds	r7, #16
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	bd80      	pop	{r7, pc}
 800efa0:	fff88407 	.word	0xfff88407

0800efa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b084      	sub	sp, #16
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d101      	bne.n	800efb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800efb2:	2301      	movs	r3, #1
 800efb4:	e09d      	b.n	800f0f2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d108      	bne.n	800efd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	685b      	ldr	r3, [r3, #4]
 800efc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800efc6:	d009      	beq.n	800efdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2200      	movs	r2, #0
 800efcc:	61da      	str	r2, [r3, #28]
 800efce:	e005      	b.n	800efdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2200      	movs	r2, #0
 800efd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2200      	movs	r2, #0
 800efda:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2200      	movs	r2, #0
 800efe0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800efe8:	b2db      	uxtb	r3, r3
 800efea:	2b00      	cmp	r3, #0
 800efec:	d106      	bne.n	800effc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2200      	movs	r2, #0
 800eff2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f7f3 fcce 	bl	8002998 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2202      	movs	r2, #2
 800f000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	681a      	ldr	r2, [r3, #0]
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f012:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	68db      	ldr	r3, [r3, #12]
 800f018:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f01c:	d902      	bls.n	800f024 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f01e:	2300      	movs	r3, #0
 800f020:	60fb      	str	r3, [r7, #12]
 800f022:	e002      	b.n	800f02a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f024:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f028:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	68db      	ldr	r3, [r3, #12]
 800f02e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800f032:	d007      	beq.n	800f044 <HAL_SPI_Init+0xa0>
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	68db      	ldr	r3, [r3, #12]
 800f038:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f03c:	d002      	beq.n	800f044 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2200      	movs	r2, #0
 800f042:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	685b      	ldr	r3, [r3, #4]
 800f048:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	689b      	ldr	r3, [r3, #8]
 800f050:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f054:	431a      	orrs	r2, r3
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	691b      	ldr	r3, [r3, #16]
 800f05a:	f003 0302 	and.w	r3, r3, #2
 800f05e:	431a      	orrs	r2, r3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	695b      	ldr	r3, [r3, #20]
 800f064:	f003 0301 	and.w	r3, r3, #1
 800f068:	431a      	orrs	r2, r3
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	699b      	ldr	r3, [r3, #24]
 800f06e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f072:	431a      	orrs	r2, r3
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	69db      	ldr	r3, [r3, #28]
 800f078:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f07c:	431a      	orrs	r2, r3
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	6a1b      	ldr	r3, [r3, #32]
 800f082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f086:	ea42 0103 	orr.w	r1, r2, r3
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f08e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	430a      	orrs	r2, r1
 800f098:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	699b      	ldr	r3, [r3, #24]
 800f09e:	0c1b      	lsrs	r3, r3, #16
 800f0a0:	f003 0204 	and.w	r2, r3, #4
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a8:	f003 0310 	and.w	r3, r3, #16
 800f0ac:	431a      	orrs	r2, r3
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f0b2:	f003 0308 	and.w	r3, r3, #8
 800f0b6:	431a      	orrs	r2, r3
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	68db      	ldr	r3, [r3, #12]
 800f0bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800f0c0:	ea42 0103 	orr.w	r1, r2, r3
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	430a      	orrs	r2, r1
 800f0d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	69da      	ldr	r2, [r3, #28]
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f0e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800f0f0:	2300      	movs	r3, #0
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3710      	adds	r7, #16
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}

0800f0fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f0fa:	b580      	push	{r7, lr}
 800f0fc:	b082      	sub	sp, #8
 800f0fe:	af00      	add	r7, sp, #0
 800f100:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d101      	bne.n	800f10c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f108:	2301      	movs	r3, #1
 800f10a:	e049      	b.n	800f1a0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f112:	b2db      	uxtb	r3, r3
 800f114:	2b00      	cmp	r3, #0
 800f116:	d106      	bne.n	800f126 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2200      	movs	r2, #0
 800f11c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f7f3 fc9b 	bl	8002a5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2202      	movs	r2, #2
 800f12a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681a      	ldr	r2, [r3, #0]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	3304      	adds	r3, #4
 800f136:	4619      	mov	r1, r3
 800f138:	4610      	mov	r0, r2
 800f13a:	f000 fc11 	bl	800f960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2201      	movs	r2, #1
 800f142:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2201      	movs	r2, #1
 800f14a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2201      	movs	r2, #1
 800f152:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2201      	movs	r2, #1
 800f15a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	2201      	movs	r2, #1
 800f162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	2201      	movs	r2, #1
 800f16a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2201      	movs	r2, #1
 800f172:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2201      	movs	r2, #1
 800f17a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2201      	movs	r2, #1
 800f182:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2201      	movs	r2, #1
 800f18a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	2201      	movs	r2, #1
 800f192:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	2201      	movs	r2, #1
 800f19a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f19e:	2300      	movs	r3, #0
}
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	3708      	adds	r7, #8
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd80      	pop	{r7, pc}

0800f1a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b085      	sub	sp, #20
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f1b6:	b2db      	uxtb	r3, r3
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	d001      	beq.n	800f1c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f1bc:	2301      	movs	r3, #1
 800f1be:	e054      	b.n	800f26a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	2202      	movs	r2, #2
 800f1c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	68da      	ldr	r2, [r3, #12]
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	f042 0201 	orr.w	r2, r2, #1
 800f1d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	4a26      	ldr	r2, [pc, #152]	@ (800f278 <HAL_TIM_Base_Start_IT+0xd0>)
 800f1de:	4293      	cmp	r3, r2
 800f1e0:	d022      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1ea:	d01d      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	4a22      	ldr	r2, [pc, #136]	@ (800f27c <HAL_TIM_Base_Start_IT+0xd4>)
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	d018      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	4a21      	ldr	r2, [pc, #132]	@ (800f280 <HAL_TIM_Base_Start_IT+0xd8>)
 800f1fc:	4293      	cmp	r3, r2
 800f1fe:	d013      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	4a1f      	ldr	r2, [pc, #124]	@ (800f284 <HAL_TIM_Base_Start_IT+0xdc>)
 800f206:	4293      	cmp	r3, r2
 800f208:	d00e      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4a1e      	ldr	r2, [pc, #120]	@ (800f288 <HAL_TIM_Base_Start_IT+0xe0>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d009      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	4a1c      	ldr	r2, [pc, #112]	@ (800f28c <HAL_TIM_Base_Start_IT+0xe4>)
 800f21a:	4293      	cmp	r3, r2
 800f21c:	d004      	beq.n	800f228 <HAL_TIM_Base_Start_IT+0x80>
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	4a1b      	ldr	r2, [pc, #108]	@ (800f290 <HAL_TIM_Base_Start_IT+0xe8>)
 800f224:	4293      	cmp	r3, r2
 800f226:	d115      	bne.n	800f254 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	689a      	ldr	r2, [r3, #8]
 800f22e:	4b19      	ldr	r3, [pc, #100]	@ (800f294 <HAL_TIM_Base_Start_IT+0xec>)
 800f230:	4013      	ands	r3, r2
 800f232:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	2b06      	cmp	r3, #6
 800f238:	d015      	beq.n	800f266 <HAL_TIM_Base_Start_IT+0xbe>
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f240:	d011      	beq.n	800f266 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	681a      	ldr	r2, [r3, #0]
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	f042 0201 	orr.w	r2, r2, #1
 800f250:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f252:	e008      	b.n	800f266 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	681a      	ldr	r2, [r3, #0]
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	f042 0201 	orr.w	r2, r2, #1
 800f262:	601a      	str	r2, [r3, #0]
 800f264:	e000      	b.n	800f268 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f266:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f268:	2300      	movs	r3, #0
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3714      	adds	r7, #20
 800f26e:	46bd      	mov	sp, r7
 800f270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f274:	4770      	bx	lr
 800f276:	bf00      	nop
 800f278:	40010000 	.word	0x40010000
 800f27c:	40000400 	.word	0x40000400
 800f280:	40000800 	.word	0x40000800
 800f284:	40000c00 	.word	0x40000c00
 800f288:	40010400 	.word	0x40010400
 800f28c:	40014000 	.word	0x40014000
 800f290:	40001800 	.word	0x40001800
 800f294:	00010007 	.word	0x00010007

0800f298 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d101      	bne.n	800f2aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	e049      	b.n	800f33e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f2b0:	b2db      	uxtb	r3, r3
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d106      	bne.n	800f2c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f7f3 fc3a 	bl	8002b38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2202      	movs	r2, #2
 800f2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681a      	ldr	r2, [r3, #0]
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	3304      	adds	r3, #4
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	4610      	mov	r0, r2
 800f2d8:	f000 fb42 	bl	800f960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	2201      	movs	r2, #1
 800f2e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2201      	movs	r2, #1
 800f2f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2201      	movs	r2, #1
 800f300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2201      	movs	r2, #1
 800f308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2201      	movs	r2, #1
 800f310:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	2201      	movs	r2, #1
 800f318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2201      	movs	r2, #1
 800f320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2201      	movs	r2, #1
 800f328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2201      	movs	r2, #1
 800f330:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2201      	movs	r2, #1
 800f338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f33c:	2300      	movs	r3, #0
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3708      	adds	r7, #8
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}

0800f346 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f346:	b580      	push	{r7, lr}
 800f348:	b084      	sub	sp, #16
 800f34a:	af00      	add	r7, sp, #0
 800f34c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	68db      	ldr	r3, [r3, #12]
 800f354:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	691b      	ldr	r3, [r3, #16]
 800f35c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	f003 0302 	and.w	r3, r3, #2
 800f364:	2b00      	cmp	r3, #0
 800f366:	d020      	beq.n	800f3aa <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	f003 0302 	and.w	r3, r3, #2
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d01b      	beq.n	800f3aa <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	f06f 0202 	mvn.w	r2, #2
 800f37a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2201      	movs	r2, #1
 800f380:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	699b      	ldr	r3, [r3, #24]
 800f388:	f003 0303 	and.w	r3, r3, #3
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d003      	beq.n	800f398 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f000 fac7 	bl	800f924 <HAL_TIM_IC_CaptureCallback>
 800f396:	e005      	b.n	800f3a4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f000 fab9 	bl	800f910 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f000 faca 	bl	800f938 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	f003 0304 	and.w	r3, r3, #4
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d020      	beq.n	800f3f6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	f003 0304 	and.w	r3, r3, #4
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d01b      	beq.n	800f3f6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f06f 0204 	mvn.w	r2, #4
 800f3c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2202      	movs	r2, #2
 800f3cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	699b      	ldr	r3, [r3, #24]
 800f3d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d003      	beq.n	800f3e4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f000 faa1 	bl	800f924 <HAL_TIM_IC_CaptureCallback>
 800f3e2:	e005      	b.n	800f3f0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f3e4:	6878      	ldr	r0, [r7, #4]
 800f3e6:	f000 fa93 	bl	800f910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f000 faa4 	bl	800f938 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f3f6:	68bb      	ldr	r3, [r7, #8]
 800f3f8:	f003 0308 	and.w	r3, r3, #8
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d020      	beq.n	800f442 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	f003 0308 	and.w	r3, r3, #8
 800f406:	2b00      	cmp	r3, #0
 800f408:	d01b      	beq.n	800f442 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	f06f 0208 	mvn.w	r2, #8
 800f412:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2204      	movs	r2, #4
 800f418:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	69db      	ldr	r3, [r3, #28]
 800f420:	f003 0303 	and.w	r3, r3, #3
 800f424:	2b00      	cmp	r3, #0
 800f426:	d003      	beq.n	800f430 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f428:	6878      	ldr	r0, [r7, #4]
 800f42a:	f000 fa7b 	bl	800f924 <HAL_TIM_IC_CaptureCallback>
 800f42e:	e005      	b.n	800f43c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 fa6d 	bl	800f910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 fa7e 	bl	800f938 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2200      	movs	r2, #0
 800f440:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f442:	68bb      	ldr	r3, [r7, #8]
 800f444:	f003 0310 	and.w	r3, r3, #16
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d020      	beq.n	800f48e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	f003 0310 	and.w	r3, r3, #16
 800f452:	2b00      	cmp	r3, #0
 800f454:	d01b      	beq.n	800f48e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	f06f 0210 	mvn.w	r2, #16
 800f45e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	2208      	movs	r2, #8
 800f464:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	69db      	ldr	r3, [r3, #28]
 800f46c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f470:	2b00      	cmp	r3, #0
 800f472:	d003      	beq.n	800f47c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f000 fa55 	bl	800f924 <HAL_TIM_IC_CaptureCallback>
 800f47a:	e005      	b.n	800f488 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f47c:	6878      	ldr	r0, [r7, #4]
 800f47e:	f000 fa47 	bl	800f910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 fa58 	bl	800f938 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2200      	movs	r2, #0
 800f48c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f48e:	68bb      	ldr	r3, [r7, #8]
 800f490:	f003 0301 	and.w	r3, r3, #1
 800f494:	2b00      	cmp	r3, #0
 800f496:	d00c      	beq.n	800f4b2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	f003 0301 	and.w	r3, r3, #1
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d007      	beq.n	800f4b2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	f06f 0201 	mvn.w	r2, #1
 800f4aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f7f2 fd0d 	bl	8001ecc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d104      	bne.n	800f4c6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d00c      	beq.n	800f4e0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d007      	beq.n	800f4e0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f4d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f000 fef4 	bl	80102c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d00c      	beq.n	800f504 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d007      	beq.n	800f504 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f4fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f000 feec 	bl	80102dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d00c      	beq.n	800f528 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f514:	2b00      	cmp	r3, #0
 800f516:	d007      	beq.n	800f528 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f000 fa12 	bl	800f94c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	f003 0320 	and.w	r3, r3, #32
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d00c      	beq.n	800f54c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	f003 0320 	and.w	r3, r3, #32
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d007      	beq.n	800f54c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f06f 0220 	mvn.w	r2, #32
 800f544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f000 feb4 	bl	80102b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f54c:	bf00      	nop
 800f54e:	3710      	adds	r7, #16
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b086      	sub	sp, #24
 800f558:	af00      	add	r7, sp, #0
 800f55a:	60f8      	str	r0, [r7, #12]
 800f55c:	60b9      	str	r1, [r7, #8]
 800f55e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f560:	2300      	movs	r3, #0
 800f562:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f56a:	2b01      	cmp	r3, #1
 800f56c:	d101      	bne.n	800f572 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f56e:	2302      	movs	r3, #2
 800f570:	e0ff      	b.n	800f772 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2201      	movs	r2, #1
 800f576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2b14      	cmp	r3, #20
 800f57e:	f200 80f0 	bhi.w	800f762 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f582:	a201      	add	r2, pc, #4	@ (adr r2, 800f588 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f588:	0800f5dd 	.word	0x0800f5dd
 800f58c:	0800f763 	.word	0x0800f763
 800f590:	0800f763 	.word	0x0800f763
 800f594:	0800f763 	.word	0x0800f763
 800f598:	0800f61d 	.word	0x0800f61d
 800f59c:	0800f763 	.word	0x0800f763
 800f5a0:	0800f763 	.word	0x0800f763
 800f5a4:	0800f763 	.word	0x0800f763
 800f5a8:	0800f65f 	.word	0x0800f65f
 800f5ac:	0800f763 	.word	0x0800f763
 800f5b0:	0800f763 	.word	0x0800f763
 800f5b4:	0800f763 	.word	0x0800f763
 800f5b8:	0800f69f 	.word	0x0800f69f
 800f5bc:	0800f763 	.word	0x0800f763
 800f5c0:	0800f763 	.word	0x0800f763
 800f5c4:	0800f763 	.word	0x0800f763
 800f5c8:	0800f6e1 	.word	0x0800f6e1
 800f5cc:	0800f763 	.word	0x0800f763
 800f5d0:	0800f763 	.word	0x0800f763
 800f5d4:	0800f763 	.word	0x0800f763
 800f5d8:	0800f721 	.word	0x0800f721
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	68b9      	ldr	r1, [r7, #8]
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	f000 fa62 	bl	800faac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	699a      	ldr	r2, [r3, #24]
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	f042 0208 	orr.w	r2, r2, #8
 800f5f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	699a      	ldr	r2, [r3, #24]
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	f022 0204 	bic.w	r2, r2, #4
 800f606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	6999      	ldr	r1, [r3, #24]
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	691a      	ldr	r2, [r3, #16]
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	430a      	orrs	r2, r1
 800f618:	619a      	str	r2, [r3, #24]
      break;
 800f61a:	e0a5      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	68b9      	ldr	r1, [r7, #8]
 800f622:	4618      	mov	r0, r3
 800f624:	f000 fab4 	bl	800fb90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	699a      	ldr	r2, [r3, #24]
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f636:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	699a      	ldr	r2, [r3, #24]
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f646:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	6999      	ldr	r1, [r3, #24]
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	691b      	ldr	r3, [r3, #16]
 800f652:	021a      	lsls	r2, r3, #8
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	430a      	orrs	r2, r1
 800f65a:	619a      	str	r2, [r3, #24]
      break;
 800f65c:	e084      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	68b9      	ldr	r1, [r7, #8]
 800f664:	4618      	mov	r0, r3
 800f666:	f000 fb0b 	bl	800fc80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	69da      	ldr	r2, [r3, #28]
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	f042 0208 	orr.w	r2, r2, #8
 800f678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	69da      	ldr	r2, [r3, #28]
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	f022 0204 	bic.w	r2, r2, #4
 800f688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	69d9      	ldr	r1, [r3, #28]
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	691a      	ldr	r2, [r3, #16]
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	430a      	orrs	r2, r1
 800f69a:	61da      	str	r2, [r3, #28]
      break;
 800f69c:	e064      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	68b9      	ldr	r1, [r7, #8]
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f000 fb61 	bl	800fd6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	69da      	ldr	r2, [r3, #28]
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f6b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	69da      	ldr	r2, [r3, #28]
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f6c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	69d9      	ldr	r1, [r3, #28]
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	691b      	ldr	r3, [r3, #16]
 800f6d4:	021a      	lsls	r2, r3, #8
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	430a      	orrs	r2, r1
 800f6dc:	61da      	str	r2, [r3, #28]
      break;
 800f6de:	e043      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	68b9      	ldr	r1, [r7, #8]
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	f000 fb98 	bl	800fe1c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	f042 0208 	orr.w	r2, r2, #8
 800f6fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	f022 0204 	bic.w	r2, r2, #4
 800f70a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	691a      	ldr	r2, [r3, #16]
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	430a      	orrs	r2, r1
 800f71c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f71e:	e023      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	68b9      	ldr	r1, [r7, #8]
 800f726:	4618      	mov	r0, r3
 800f728:	f000 fbca 	bl	800fec0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f73a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f74a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	691b      	ldr	r3, [r3, #16]
 800f756:	021a      	lsls	r2, r3, #8
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	430a      	orrs	r2, r1
 800f75e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f760:	e002      	b.n	800f768 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f762:	2301      	movs	r3, #1
 800f764:	75fb      	strb	r3, [r7, #23]
      break;
 800f766:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	2200      	movs	r2, #0
 800f76c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f770:	7dfb      	ldrb	r3, [r7, #23]
}
 800f772:	4618      	mov	r0, r3
 800f774:	3718      	adds	r7, #24
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}
 800f77a:	bf00      	nop

0800f77c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b084      	sub	sp, #16
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
 800f784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f786:	2300      	movs	r3, #0
 800f788:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f790:	2b01      	cmp	r3, #1
 800f792:	d101      	bne.n	800f798 <HAL_TIM_ConfigClockSource+0x1c>
 800f794:	2302      	movs	r3, #2
 800f796:	e0b4      	b.n	800f902 <HAL_TIM_ConfigClockSource+0x186>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2201      	movs	r2, #1
 800f79c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2202      	movs	r2, #2
 800f7a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	689b      	ldr	r3, [r3, #8]
 800f7ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f7b0:	68ba      	ldr	r2, [r7, #8]
 800f7b2:	4b56      	ldr	r3, [pc, #344]	@ (800f90c <HAL_TIM_ConfigClockSource+0x190>)
 800f7b4:	4013      	ands	r3, r2
 800f7b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7b8:	68bb      	ldr	r3, [r7, #8]
 800f7ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f7be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	68ba      	ldr	r2, [r7, #8]
 800f7c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f7d0:	d03e      	beq.n	800f850 <HAL_TIM_ConfigClockSource+0xd4>
 800f7d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f7d6:	f200 8087 	bhi.w	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f7da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7de:	f000 8086 	beq.w	800f8ee <HAL_TIM_ConfigClockSource+0x172>
 800f7e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7e6:	d87f      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f7e8:	2b70      	cmp	r3, #112	@ 0x70
 800f7ea:	d01a      	beq.n	800f822 <HAL_TIM_ConfigClockSource+0xa6>
 800f7ec:	2b70      	cmp	r3, #112	@ 0x70
 800f7ee:	d87b      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f7f0:	2b60      	cmp	r3, #96	@ 0x60
 800f7f2:	d050      	beq.n	800f896 <HAL_TIM_ConfigClockSource+0x11a>
 800f7f4:	2b60      	cmp	r3, #96	@ 0x60
 800f7f6:	d877      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f7f8:	2b50      	cmp	r3, #80	@ 0x50
 800f7fa:	d03c      	beq.n	800f876 <HAL_TIM_ConfigClockSource+0xfa>
 800f7fc:	2b50      	cmp	r3, #80	@ 0x50
 800f7fe:	d873      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f800:	2b40      	cmp	r3, #64	@ 0x40
 800f802:	d058      	beq.n	800f8b6 <HAL_TIM_ConfigClockSource+0x13a>
 800f804:	2b40      	cmp	r3, #64	@ 0x40
 800f806:	d86f      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f808:	2b30      	cmp	r3, #48	@ 0x30
 800f80a:	d064      	beq.n	800f8d6 <HAL_TIM_ConfigClockSource+0x15a>
 800f80c:	2b30      	cmp	r3, #48	@ 0x30
 800f80e:	d86b      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f810:	2b20      	cmp	r3, #32
 800f812:	d060      	beq.n	800f8d6 <HAL_TIM_ConfigClockSource+0x15a>
 800f814:	2b20      	cmp	r3, #32
 800f816:	d867      	bhi.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d05c      	beq.n	800f8d6 <HAL_TIM_ConfigClockSource+0x15a>
 800f81c:	2b10      	cmp	r3, #16
 800f81e:	d05a      	beq.n	800f8d6 <HAL_TIM_ConfigClockSource+0x15a>
 800f820:	e062      	b.n	800f8e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f832:	f000 fc13 	bl	801005c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	689b      	ldr	r3, [r3, #8]
 800f83c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f844:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	68ba      	ldr	r2, [r7, #8]
 800f84c:	609a      	str	r2, [r3, #8]
      break;
 800f84e:	e04f      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f858:	683b      	ldr	r3, [r7, #0]
 800f85a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f860:	f000 fbfc 	bl	801005c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	689a      	ldr	r2, [r3, #8]
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f872:	609a      	str	r2, [r3, #8]
      break;
 800f874:	e03c      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f882:	461a      	mov	r2, r3
 800f884:	f000 fb70 	bl	800ff68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	2150      	movs	r1, #80	@ 0x50
 800f88e:	4618      	mov	r0, r3
 800f890:	f000 fbc9 	bl	8010026 <TIM_ITRx_SetConfig>
      break;
 800f894:	e02c      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	f000 fb8f 	bl	800ffc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	2160      	movs	r1, #96	@ 0x60
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f000 fbb9 	bl	8010026 <TIM_ITRx_SetConfig>
      break;
 800f8b4:	e01c      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8c2:	461a      	mov	r2, r3
 800f8c4:	f000 fb50 	bl	800ff68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	2140      	movs	r1, #64	@ 0x40
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f000 fba9 	bl	8010026 <TIM_ITRx_SetConfig>
      break;
 800f8d4:	e00c      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681a      	ldr	r2, [r3, #0]
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4610      	mov	r0, r2
 800f8e2:	f000 fba0 	bl	8010026 <TIM_ITRx_SetConfig>
      break;
 800f8e6:	e003      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f8e8:	2301      	movs	r3, #1
 800f8ea:	73fb      	strb	r3, [r7, #15]
      break;
 800f8ec:	e000      	b.n	800f8f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f8ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2201      	movs	r2, #1
 800f8f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f900:	7bfb      	ldrb	r3, [r7, #15]
}
 800f902:	4618      	mov	r0, r3
 800f904:	3710      	adds	r7, #16
 800f906:	46bd      	mov	sp, r7
 800f908:	bd80      	pop	{r7, pc}
 800f90a:	bf00      	nop
 800f90c:	fffeff88 	.word	0xfffeff88

0800f910 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f910:	b480      	push	{r7}
 800f912:	b083      	sub	sp, #12
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f918:	bf00      	nop
 800f91a:	370c      	adds	r7, #12
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr

0800f924 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f924:	b480      	push	{r7}
 800f926:	b083      	sub	sp, #12
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f92c:	bf00      	nop
 800f92e:	370c      	adds	r7, #12
 800f930:	46bd      	mov	sp, r7
 800f932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f936:	4770      	bx	lr

0800f938 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f938:	b480      	push	{r7}
 800f93a:	b083      	sub	sp, #12
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f940:	bf00      	nop
 800f942:	370c      	adds	r7, #12
 800f944:	46bd      	mov	sp, r7
 800f946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94a:	4770      	bx	lr

0800f94c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b083      	sub	sp, #12
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f954:	bf00      	nop
 800f956:	370c      	adds	r7, #12
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f960:	b480      	push	{r7}
 800f962:	b085      	sub	sp, #20
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
 800f968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	4a43      	ldr	r2, [pc, #268]	@ (800fa80 <TIM_Base_SetConfig+0x120>)
 800f974:	4293      	cmp	r3, r2
 800f976:	d013      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f97e:	d00f      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	4a40      	ldr	r2, [pc, #256]	@ (800fa84 <TIM_Base_SetConfig+0x124>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d00b      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	4a3f      	ldr	r2, [pc, #252]	@ (800fa88 <TIM_Base_SetConfig+0x128>)
 800f98c:	4293      	cmp	r3, r2
 800f98e:	d007      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	4a3e      	ldr	r2, [pc, #248]	@ (800fa8c <TIM_Base_SetConfig+0x12c>)
 800f994:	4293      	cmp	r3, r2
 800f996:	d003      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	4a3d      	ldr	r2, [pc, #244]	@ (800fa90 <TIM_Base_SetConfig+0x130>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d108      	bne.n	800f9b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	68fa      	ldr	r2, [r7, #12]
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	4a32      	ldr	r2, [pc, #200]	@ (800fa80 <TIM_Base_SetConfig+0x120>)
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d02b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f9c0:	d027      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	4a2f      	ldr	r2, [pc, #188]	@ (800fa84 <TIM_Base_SetConfig+0x124>)
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d023      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	4a2e      	ldr	r2, [pc, #184]	@ (800fa88 <TIM_Base_SetConfig+0x128>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d01f      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	4a2d      	ldr	r2, [pc, #180]	@ (800fa8c <TIM_Base_SetConfig+0x12c>)
 800f9d6:	4293      	cmp	r3, r2
 800f9d8:	d01b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	4a2c      	ldr	r2, [pc, #176]	@ (800fa90 <TIM_Base_SetConfig+0x130>)
 800f9de:	4293      	cmp	r3, r2
 800f9e0:	d017      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	4a2b      	ldr	r2, [pc, #172]	@ (800fa94 <TIM_Base_SetConfig+0x134>)
 800f9e6:	4293      	cmp	r3, r2
 800f9e8:	d013      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	4a2a      	ldr	r2, [pc, #168]	@ (800fa98 <TIM_Base_SetConfig+0x138>)
 800f9ee:	4293      	cmp	r3, r2
 800f9f0:	d00f      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	4a29      	ldr	r2, [pc, #164]	@ (800fa9c <TIM_Base_SetConfig+0x13c>)
 800f9f6:	4293      	cmp	r3, r2
 800f9f8:	d00b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	4a28      	ldr	r2, [pc, #160]	@ (800faa0 <TIM_Base_SetConfig+0x140>)
 800f9fe:	4293      	cmp	r3, r2
 800fa00:	d007      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	4a27      	ldr	r2, [pc, #156]	@ (800faa4 <TIM_Base_SetConfig+0x144>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d003      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	4a26      	ldr	r2, [pc, #152]	@ (800faa8 <TIM_Base_SetConfig+0x148>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d108      	bne.n	800fa24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fa18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fa1a:	683b      	ldr	r3, [r7, #0]
 800fa1c:	68db      	ldr	r3, [r3, #12]
 800fa1e:	68fa      	ldr	r2, [r7, #12]
 800fa20:	4313      	orrs	r3, r2
 800fa22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	695b      	ldr	r3, [r3, #20]
 800fa2e:	4313      	orrs	r3, r2
 800fa30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	689a      	ldr	r2, [r3, #8]
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	681a      	ldr	r2, [r3, #0]
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	4a0e      	ldr	r2, [pc, #56]	@ (800fa80 <TIM_Base_SetConfig+0x120>)
 800fa46:	4293      	cmp	r3, r2
 800fa48:	d003      	beq.n	800fa52 <TIM_Base_SetConfig+0xf2>
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	4a10      	ldr	r2, [pc, #64]	@ (800fa90 <TIM_Base_SetConfig+0x130>)
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	d103      	bne.n	800fa5a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	691a      	ldr	r2, [r3, #16]
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	f043 0204 	orr.w	r2, r3, #4
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2201      	movs	r2, #1
 800fa6a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	68fa      	ldr	r2, [r7, #12]
 800fa70:	601a      	str	r2, [r3, #0]
}
 800fa72:	bf00      	nop
 800fa74:	3714      	adds	r7, #20
 800fa76:	46bd      	mov	sp, r7
 800fa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7c:	4770      	bx	lr
 800fa7e:	bf00      	nop
 800fa80:	40010000 	.word	0x40010000
 800fa84:	40000400 	.word	0x40000400
 800fa88:	40000800 	.word	0x40000800
 800fa8c:	40000c00 	.word	0x40000c00
 800fa90:	40010400 	.word	0x40010400
 800fa94:	40014000 	.word	0x40014000
 800fa98:	40014400 	.word	0x40014400
 800fa9c:	40014800 	.word	0x40014800
 800faa0:	40001800 	.word	0x40001800
 800faa4:	40001c00 	.word	0x40001c00
 800faa8:	40002000 	.word	0x40002000

0800faac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800faac:	b480      	push	{r7}
 800faae:	b087      	sub	sp, #28
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
 800fab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	6a1b      	ldr	r3, [r3, #32]
 800faba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	6a1b      	ldr	r3, [r3, #32]
 800fac0:	f023 0201 	bic.w	r2, r3, #1
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	685b      	ldr	r3, [r3, #4]
 800facc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	699b      	ldr	r3, [r3, #24]
 800fad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fad4:	68fa      	ldr	r2, [r7, #12]
 800fad6:	4b2b      	ldr	r3, [pc, #172]	@ (800fb84 <TIM_OC1_SetConfig+0xd8>)
 800fad8:	4013      	ands	r3, r2
 800fada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	f023 0303 	bic.w	r3, r3, #3
 800fae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	68fa      	ldr	r2, [r7, #12]
 800faea:	4313      	orrs	r3, r2
 800faec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	f023 0302 	bic.w	r3, r3, #2
 800faf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800faf6:	683b      	ldr	r3, [r7, #0]
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	697a      	ldr	r2, [r7, #20]
 800fafc:	4313      	orrs	r3, r2
 800fafe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	4a21      	ldr	r2, [pc, #132]	@ (800fb88 <TIM_OC1_SetConfig+0xdc>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d003      	beq.n	800fb10 <TIM_OC1_SetConfig+0x64>
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4a20      	ldr	r2, [pc, #128]	@ (800fb8c <TIM_OC1_SetConfig+0xe0>)
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d10c      	bne.n	800fb2a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	f023 0308 	bic.w	r3, r3, #8
 800fb16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	68db      	ldr	r3, [r3, #12]
 800fb1c:	697a      	ldr	r2, [r7, #20]
 800fb1e:	4313      	orrs	r3, r2
 800fb20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	f023 0304 	bic.w	r3, r3, #4
 800fb28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	4a16      	ldr	r2, [pc, #88]	@ (800fb88 <TIM_OC1_SetConfig+0xdc>)
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	d003      	beq.n	800fb3a <TIM_OC1_SetConfig+0x8e>
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	4a15      	ldr	r2, [pc, #84]	@ (800fb8c <TIM_OC1_SetConfig+0xe0>)
 800fb36:	4293      	cmp	r3, r2
 800fb38:	d111      	bne.n	800fb5e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fb48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	695b      	ldr	r3, [r3, #20]
 800fb4e:	693a      	ldr	r2, [r7, #16]
 800fb50:	4313      	orrs	r3, r2
 800fb52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fb54:	683b      	ldr	r3, [r7, #0]
 800fb56:	699b      	ldr	r3, [r3, #24]
 800fb58:	693a      	ldr	r2, [r7, #16]
 800fb5a:	4313      	orrs	r3, r2
 800fb5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	693a      	ldr	r2, [r7, #16]
 800fb62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	68fa      	ldr	r2, [r7, #12]
 800fb68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fb6a:	683b      	ldr	r3, [r7, #0]
 800fb6c:	685a      	ldr	r2, [r3, #4]
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	697a      	ldr	r2, [r7, #20]
 800fb76:	621a      	str	r2, [r3, #32]
}
 800fb78:	bf00      	nop
 800fb7a:	371c      	adds	r7, #28
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb82:	4770      	bx	lr
 800fb84:	fffeff8f 	.word	0xfffeff8f
 800fb88:	40010000 	.word	0x40010000
 800fb8c:	40010400 	.word	0x40010400

0800fb90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fb90:	b480      	push	{r7}
 800fb92:	b087      	sub	sp, #28
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	6a1b      	ldr	r3, [r3, #32]
 800fb9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	6a1b      	ldr	r3, [r3, #32]
 800fba4:	f023 0210 	bic.w	r2, r3, #16
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	685b      	ldr	r3, [r3, #4]
 800fbb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	699b      	ldr	r3, [r3, #24]
 800fbb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fbb8:	68fa      	ldr	r2, [r7, #12]
 800fbba:	4b2e      	ldr	r3, [pc, #184]	@ (800fc74 <TIM_OC2_SetConfig+0xe4>)
 800fbbc:	4013      	ands	r3, r2
 800fbbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fbc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	021b      	lsls	r3, r3, #8
 800fbce:	68fa      	ldr	r2, [r7, #12]
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fbd4:	697b      	ldr	r3, [r7, #20]
 800fbd6:	f023 0320 	bic.w	r3, r3, #32
 800fbda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	689b      	ldr	r3, [r3, #8]
 800fbe0:	011b      	lsls	r3, r3, #4
 800fbe2:	697a      	ldr	r2, [r7, #20]
 800fbe4:	4313      	orrs	r3, r2
 800fbe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	4a23      	ldr	r2, [pc, #140]	@ (800fc78 <TIM_OC2_SetConfig+0xe8>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d003      	beq.n	800fbf8 <TIM_OC2_SetConfig+0x68>
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	4a22      	ldr	r2, [pc, #136]	@ (800fc7c <TIM_OC2_SetConfig+0xec>)
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d10d      	bne.n	800fc14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fbfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	68db      	ldr	r3, [r3, #12]
 800fc04:	011b      	lsls	r3, r3, #4
 800fc06:	697a      	ldr	r2, [r7, #20]
 800fc08:	4313      	orrs	r3, r2
 800fc0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	4a18      	ldr	r2, [pc, #96]	@ (800fc78 <TIM_OC2_SetConfig+0xe8>)
 800fc18:	4293      	cmp	r3, r2
 800fc1a:	d003      	beq.n	800fc24 <TIM_OC2_SetConfig+0x94>
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	4a17      	ldr	r2, [pc, #92]	@ (800fc7c <TIM_OC2_SetConfig+0xec>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d113      	bne.n	800fc4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fc24:	693b      	ldr	r3, [r7, #16]
 800fc26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fc2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fc2c:	693b      	ldr	r3, [r7, #16]
 800fc2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fc32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	695b      	ldr	r3, [r3, #20]
 800fc38:	009b      	lsls	r3, r3, #2
 800fc3a:	693a      	ldr	r2, [r7, #16]
 800fc3c:	4313      	orrs	r3, r2
 800fc3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	699b      	ldr	r3, [r3, #24]
 800fc44:	009b      	lsls	r3, r3, #2
 800fc46:	693a      	ldr	r2, [r7, #16]
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	693a      	ldr	r2, [r7, #16]
 800fc50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	68fa      	ldr	r2, [r7, #12]
 800fc56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	685a      	ldr	r2, [r3, #4]
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	697a      	ldr	r2, [r7, #20]
 800fc64:	621a      	str	r2, [r3, #32]
}
 800fc66:	bf00      	nop
 800fc68:	371c      	adds	r7, #28
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc70:	4770      	bx	lr
 800fc72:	bf00      	nop
 800fc74:	feff8fff 	.word	0xfeff8fff
 800fc78:	40010000 	.word	0x40010000
 800fc7c:	40010400 	.word	0x40010400

0800fc80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b087      	sub	sp, #28
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
 800fc88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	6a1b      	ldr	r3, [r3, #32]
 800fc8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	6a1b      	ldr	r3, [r3, #32]
 800fc94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	685b      	ldr	r3, [r3, #4]
 800fca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	69db      	ldr	r3, [r3, #28]
 800fca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fca8:	68fa      	ldr	r2, [r7, #12]
 800fcaa:	4b2d      	ldr	r3, [pc, #180]	@ (800fd60 <TIM_OC3_SetConfig+0xe0>)
 800fcac:	4013      	ands	r3, r2
 800fcae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f023 0303 	bic.w	r3, r3, #3
 800fcb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fcb8:	683b      	ldr	r3, [r7, #0]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	68fa      	ldr	r2, [r7, #12]
 800fcbe:	4313      	orrs	r3, r2
 800fcc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fcc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fcca:	683b      	ldr	r3, [r7, #0]
 800fccc:	689b      	ldr	r3, [r3, #8]
 800fcce:	021b      	lsls	r3, r3, #8
 800fcd0:	697a      	ldr	r2, [r7, #20]
 800fcd2:	4313      	orrs	r3, r2
 800fcd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	4a22      	ldr	r2, [pc, #136]	@ (800fd64 <TIM_OC3_SetConfig+0xe4>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d003      	beq.n	800fce6 <TIM_OC3_SetConfig+0x66>
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	4a21      	ldr	r2, [pc, #132]	@ (800fd68 <TIM_OC3_SetConfig+0xe8>)
 800fce2:	4293      	cmp	r3, r2
 800fce4:	d10d      	bne.n	800fd02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fcec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	68db      	ldr	r3, [r3, #12]
 800fcf2:	021b      	lsls	r3, r3, #8
 800fcf4:	697a      	ldr	r2, [r7, #20]
 800fcf6:	4313      	orrs	r3, r2
 800fcf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fd00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	4a17      	ldr	r2, [pc, #92]	@ (800fd64 <TIM_OC3_SetConfig+0xe4>)
 800fd06:	4293      	cmp	r3, r2
 800fd08:	d003      	beq.n	800fd12 <TIM_OC3_SetConfig+0x92>
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	4a16      	ldr	r2, [pc, #88]	@ (800fd68 <TIM_OC3_SetConfig+0xe8>)
 800fd0e:	4293      	cmp	r3, r2
 800fd10:	d113      	bne.n	800fd3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fd20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	695b      	ldr	r3, [r3, #20]
 800fd26:	011b      	lsls	r3, r3, #4
 800fd28:	693a      	ldr	r2, [r7, #16]
 800fd2a:	4313      	orrs	r3, r2
 800fd2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fd2e:	683b      	ldr	r3, [r7, #0]
 800fd30:	699b      	ldr	r3, [r3, #24]
 800fd32:	011b      	lsls	r3, r3, #4
 800fd34:	693a      	ldr	r2, [r7, #16]
 800fd36:	4313      	orrs	r3, r2
 800fd38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	693a      	ldr	r2, [r7, #16]
 800fd3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	68fa      	ldr	r2, [r7, #12]
 800fd44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	685a      	ldr	r2, [r3, #4]
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	697a      	ldr	r2, [r7, #20]
 800fd52:	621a      	str	r2, [r3, #32]
}
 800fd54:	bf00      	nop
 800fd56:	371c      	adds	r7, #28
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5e:	4770      	bx	lr
 800fd60:	fffeff8f 	.word	0xfffeff8f
 800fd64:	40010000 	.word	0x40010000
 800fd68:	40010400 	.word	0x40010400

0800fd6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	b087      	sub	sp, #28
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]
 800fd74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6a1b      	ldr	r3, [r3, #32]
 800fd7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	6a1b      	ldr	r3, [r3, #32]
 800fd80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	685b      	ldr	r3, [r3, #4]
 800fd8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	69db      	ldr	r3, [r3, #28]
 800fd92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fd94:	68fa      	ldr	r2, [r7, #12]
 800fd96:	4b1e      	ldr	r3, [pc, #120]	@ (800fe10 <TIM_OC4_SetConfig+0xa4>)
 800fd98:	4013      	ands	r3, r2
 800fd9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fda2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	021b      	lsls	r3, r3, #8
 800fdaa:	68fa      	ldr	r2, [r7, #12]
 800fdac:	4313      	orrs	r3, r2
 800fdae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fdb0:	693b      	ldr	r3, [r7, #16]
 800fdb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fdb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	689b      	ldr	r3, [r3, #8]
 800fdbc:	031b      	lsls	r3, r3, #12
 800fdbe:	693a      	ldr	r2, [r7, #16]
 800fdc0:	4313      	orrs	r3, r2
 800fdc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	4a13      	ldr	r2, [pc, #76]	@ (800fe14 <TIM_OC4_SetConfig+0xa8>)
 800fdc8:	4293      	cmp	r3, r2
 800fdca:	d003      	beq.n	800fdd4 <TIM_OC4_SetConfig+0x68>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	4a12      	ldr	r2, [pc, #72]	@ (800fe18 <TIM_OC4_SetConfig+0xac>)
 800fdd0:	4293      	cmp	r3, r2
 800fdd2:	d109      	bne.n	800fde8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fdda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	695b      	ldr	r3, [r3, #20]
 800fde0:	019b      	lsls	r3, r3, #6
 800fde2:	697a      	ldr	r2, [r7, #20]
 800fde4:	4313      	orrs	r3, r2
 800fde6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	697a      	ldr	r2, [r7, #20]
 800fdec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	68fa      	ldr	r2, [r7, #12]
 800fdf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	685a      	ldr	r2, [r3, #4]
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	693a      	ldr	r2, [r7, #16]
 800fe00:	621a      	str	r2, [r3, #32]
}
 800fe02:	bf00      	nop
 800fe04:	371c      	adds	r7, #28
 800fe06:	46bd      	mov	sp, r7
 800fe08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0c:	4770      	bx	lr
 800fe0e:	bf00      	nop
 800fe10:	feff8fff 	.word	0xfeff8fff
 800fe14:	40010000 	.word	0x40010000
 800fe18:	40010400 	.word	0x40010400

0800fe1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b087      	sub	sp, #28
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
 800fe24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6a1b      	ldr	r3, [r3, #32]
 800fe2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6a1b      	ldr	r3, [r3, #32]
 800fe30:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	685b      	ldr	r3, [r3, #4]
 800fe3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fe44:	68fa      	ldr	r2, [r7, #12]
 800fe46:	4b1b      	ldr	r3, [pc, #108]	@ (800feb4 <TIM_OC5_SetConfig+0x98>)
 800fe48:	4013      	ands	r3, r2
 800fe4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	68fa      	ldr	r2, [r7, #12]
 800fe52:	4313      	orrs	r3, r2
 800fe54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fe56:	693b      	ldr	r3, [r7, #16]
 800fe58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800fe5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	689b      	ldr	r3, [r3, #8]
 800fe62:	041b      	lsls	r3, r3, #16
 800fe64:	693a      	ldr	r2, [r7, #16]
 800fe66:	4313      	orrs	r3, r2
 800fe68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	4a12      	ldr	r2, [pc, #72]	@ (800feb8 <TIM_OC5_SetConfig+0x9c>)
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	d003      	beq.n	800fe7a <TIM_OC5_SetConfig+0x5e>
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	4a11      	ldr	r2, [pc, #68]	@ (800febc <TIM_OC5_SetConfig+0xa0>)
 800fe76:	4293      	cmp	r3, r2
 800fe78:	d109      	bne.n	800fe8e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fe7a:	697b      	ldr	r3, [r7, #20]
 800fe7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fe80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	695b      	ldr	r3, [r3, #20]
 800fe86:	021b      	lsls	r3, r3, #8
 800fe88:	697a      	ldr	r2, [r7, #20]
 800fe8a:	4313      	orrs	r3, r2
 800fe8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	697a      	ldr	r2, [r7, #20]
 800fe92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	68fa      	ldr	r2, [r7, #12]
 800fe98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	685a      	ldr	r2, [r3, #4]
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	693a      	ldr	r2, [r7, #16]
 800fea6:	621a      	str	r2, [r3, #32]
}
 800fea8:	bf00      	nop
 800feaa:	371c      	adds	r7, #28
 800feac:	46bd      	mov	sp, r7
 800feae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb2:	4770      	bx	lr
 800feb4:	fffeff8f 	.word	0xfffeff8f
 800feb8:	40010000 	.word	0x40010000
 800febc:	40010400 	.word	0x40010400

0800fec0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fec0:	b480      	push	{r7}
 800fec2:	b087      	sub	sp, #28
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
 800fec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6a1b      	ldr	r3, [r3, #32]
 800fece:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6a1b      	ldr	r3, [r3, #32]
 800fed4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fee8:	68fa      	ldr	r2, [r7, #12]
 800feea:	4b1c      	ldr	r3, [pc, #112]	@ (800ff5c <TIM_OC6_SetConfig+0x9c>)
 800feec:	4013      	ands	r3, r2
 800feee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	021b      	lsls	r3, r3, #8
 800fef6:	68fa      	ldr	r2, [r7, #12]
 800fef8:	4313      	orrs	r3, r2
 800fefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ff02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	689b      	ldr	r3, [r3, #8]
 800ff08:	051b      	lsls	r3, r3, #20
 800ff0a:	693a      	ldr	r2, [r7, #16]
 800ff0c:	4313      	orrs	r3, r2
 800ff0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	4a13      	ldr	r2, [pc, #76]	@ (800ff60 <TIM_OC6_SetConfig+0xa0>)
 800ff14:	4293      	cmp	r3, r2
 800ff16:	d003      	beq.n	800ff20 <TIM_OC6_SetConfig+0x60>
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	4a12      	ldr	r2, [pc, #72]	@ (800ff64 <TIM_OC6_SetConfig+0xa4>)
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d109      	bne.n	800ff34 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ff20:	697b      	ldr	r3, [r7, #20]
 800ff22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ff26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	695b      	ldr	r3, [r3, #20]
 800ff2c:	029b      	lsls	r3, r3, #10
 800ff2e:	697a      	ldr	r2, [r7, #20]
 800ff30:	4313      	orrs	r3, r2
 800ff32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	697a      	ldr	r2, [r7, #20]
 800ff38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	68fa      	ldr	r2, [r7, #12]
 800ff3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ff40:	683b      	ldr	r3, [r7, #0]
 800ff42:	685a      	ldr	r2, [r3, #4]
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	693a      	ldr	r2, [r7, #16]
 800ff4c:	621a      	str	r2, [r3, #32]
}
 800ff4e:	bf00      	nop
 800ff50:	371c      	adds	r7, #28
 800ff52:	46bd      	mov	sp, r7
 800ff54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff58:	4770      	bx	lr
 800ff5a:	bf00      	nop
 800ff5c:	feff8fff 	.word	0xfeff8fff
 800ff60:	40010000 	.word	0x40010000
 800ff64:	40010400 	.word	0x40010400

0800ff68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ff68:	b480      	push	{r7}
 800ff6a:	b087      	sub	sp, #28
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	60f8      	str	r0, [r7, #12]
 800ff70:	60b9      	str	r1, [r7, #8]
 800ff72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	6a1b      	ldr	r3, [r3, #32]
 800ff78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	6a1b      	ldr	r3, [r3, #32]
 800ff7e:	f023 0201 	bic.w	r2, r3, #1
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	699b      	ldr	r3, [r3, #24]
 800ff8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ff8c:	693b      	ldr	r3, [r7, #16]
 800ff8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ff92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	011b      	lsls	r3, r3, #4
 800ff98:	693a      	ldr	r2, [r7, #16]
 800ff9a:	4313      	orrs	r3, r2
 800ff9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	f023 030a 	bic.w	r3, r3, #10
 800ffa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ffa6:	697a      	ldr	r2, [r7, #20]
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	4313      	orrs	r3, r2
 800ffac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	693a      	ldr	r2, [r7, #16]
 800ffb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	697a      	ldr	r2, [r7, #20]
 800ffb8:	621a      	str	r2, [r3, #32]
}
 800ffba:	bf00      	nop
 800ffbc:	371c      	adds	r7, #28
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc4:	4770      	bx	lr

0800ffc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ffc6:	b480      	push	{r7}
 800ffc8:	b087      	sub	sp, #28
 800ffca:	af00      	add	r7, sp, #0
 800ffcc:	60f8      	str	r0, [r7, #12]
 800ffce:	60b9      	str	r1, [r7, #8]
 800ffd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	6a1b      	ldr	r3, [r3, #32]
 800ffd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	6a1b      	ldr	r3, [r3, #32]
 800ffdc:	f023 0210 	bic.w	r2, r3, #16
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	699b      	ldr	r3, [r3, #24]
 800ffe8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fff0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	031b      	lsls	r3, r3, #12
 800fff6:	693a      	ldr	r2, [r7, #16]
 800fff8:	4313      	orrs	r3, r2
 800fffa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010002:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010004:	68bb      	ldr	r3, [r7, #8]
 8010006:	011b      	lsls	r3, r3, #4
 8010008:	697a      	ldr	r2, [r7, #20]
 801000a:	4313      	orrs	r3, r2
 801000c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	693a      	ldr	r2, [r7, #16]
 8010012:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	697a      	ldr	r2, [r7, #20]
 8010018:	621a      	str	r2, [r3, #32]
}
 801001a:	bf00      	nop
 801001c:	371c      	adds	r7, #28
 801001e:	46bd      	mov	sp, r7
 8010020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010024:	4770      	bx	lr

08010026 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010026:	b480      	push	{r7}
 8010028:	b085      	sub	sp, #20
 801002a:	af00      	add	r7, sp, #0
 801002c:	6078      	str	r0, [r7, #4]
 801002e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	689b      	ldr	r3, [r3, #8]
 8010034:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801003c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801003e:	683a      	ldr	r2, [r7, #0]
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	4313      	orrs	r3, r2
 8010044:	f043 0307 	orr.w	r3, r3, #7
 8010048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	68fa      	ldr	r2, [r7, #12]
 801004e:	609a      	str	r2, [r3, #8]
}
 8010050:	bf00      	nop
 8010052:	3714      	adds	r7, #20
 8010054:	46bd      	mov	sp, r7
 8010056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005a:	4770      	bx	lr

0801005c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801005c:	b480      	push	{r7}
 801005e:	b087      	sub	sp, #28
 8010060:	af00      	add	r7, sp, #0
 8010062:	60f8      	str	r0, [r7, #12]
 8010064:	60b9      	str	r1, [r7, #8]
 8010066:	607a      	str	r2, [r7, #4]
 8010068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	689b      	ldr	r3, [r3, #8]
 801006e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010070:	697b      	ldr	r3, [r7, #20]
 8010072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	021a      	lsls	r2, r3, #8
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	431a      	orrs	r2, r3
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	4313      	orrs	r3, r2
 8010084:	697a      	ldr	r2, [r7, #20]
 8010086:	4313      	orrs	r3, r2
 8010088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	697a      	ldr	r2, [r7, #20]
 801008e:	609a      	str	r2, [r3, #8]
}
 8010090:	bf00      	nop
 8010092:	371c      	adds	r7, #28
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr

0801009c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801009c:	b480      	push	{r7}
 801009e:	b085      	sub	sp, #20
 80100a0:	af00      	add	r7, sp, #0
 80100a2:	6078      	str	r0, [r7, #4]
 80100a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80100ac:	2b01      	cmp	r3, #1
 80100ae:	d101      	bne.n	80100b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80100b0:	2302      	movs	r3, #2
 80100b2:	e06d      	b.n	8010190 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	2201      	movs	r2, #1
 80100b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	2202      	movs	r2, #2
 80100c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	685b      	ldr	r3, [r3, #4]
 80100ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	689b      	ldr	r3, [r3, #8]
 80100d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	4a30      	ldr	r2, [pc, #192]	@ (801019c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80100da:	4293      	cmp	r3, r2
 80100dc:	d004      	beq.n	80100e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	4a2f      	ldr	r2, [pc, #188]	@ (80101a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d108      	bne.n	80100fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80100ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80100f0:	683b      	ldr	r3, [r7, #0]
 80100f2:	685b      	ldr	r3, [r3, #4]
 80100f4:	68fa      	ldr	r2, [r7, #12]
 80100f6:	4313      	orrs	r3, r2
 80100f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010100:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010102:	683b      	ldr	r3, [r7, #0]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	68fa      	ldr	r2, [r7, #12]
 8010108:	4313      	orrs	r3, r2
 801010a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	68fa      	ldr	r2, [r7, #12]
 8010112:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	4a20      	ldr	r2, [pc, #128]	@ (801019c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801011a:	4293      	cmp	r3, r2
 801011c:	d022      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010126:	d01d      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	4a1d      	ldr	r2, [pc, #116]	@ (80101a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801012e:	4293      	cmp	r3, r2
 8010130:	d018      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	4a1c      	ldr	r2, [pc, #112]	@ (80101a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010138:	4293      	cmp	r3, r2
 801013a:	d013      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	4a1a      	ldr	r2, [pc, #104]	@ (80101ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010142:	4293      	cmp	r3, r2
 8010144:	d00e      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	4a15      	ldr	r2, [pc, #84]	@ (80101a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801014c:	4293      	cmp	r3, r2
 801014e:	d009      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	4a16      	ldr	r2, [pc, #88]	@ (80101b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010156:	4293      	cmp	r3, r2
 8010158:	d004      	beq.n	8010164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	4a15      	ldr	r2, [pc, #84]	@ (80101b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010160:	4293      	cmp	r3, r2
 8010162:	d10c      	bne.n	801017e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801016a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	689b      	ldr	r3, [r3, #8]
 8010170:	68ba      	ldr	r2, [r7, #8]
 8010172:	4313      	orrs	r3, r2
 8010174:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	68ba      	ldr	r2, [r7, #8]
 801017c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	2201      	movs	r2, #1
 8010182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	2200      	movs	r2, #0
 801018a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801018e:	2300      	movs	r3, #0
}
 8010190:	4618      	mov	r0, r3
 8010192:	3714      	adds	r7, #20
 8010194:	46bd      	mov	sp, r7
 8010196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019a:	4770      	bx	lr
 801019c:	40010000 	.word	0x40010000
 80101a0:	40010400 	.word	0x40010400
 80101a4:	40000400 	.word	0x40000400
 80101a8:	40000800 	.word	0x40000800
 80101ac:	40000c00 	.word	0x40000c00
 80101b0:	40014000 	.word	0x40014000
 80101b4:	40001800 	.word	0x40001800

080101b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b085      	sub	sp, #20
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
 80101c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80101c2:	2300      	movs	r3, #0
 80101c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	d101      	bne.n	80101d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80101d0:	2302      	movs	r3, #2
 80101d2:	e065      	b.n	80102a0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	2201      	movs	r2, #1
 80101d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	68db      	ldr	r3, [r3, #12]
 80101e6:	4313      	orrs	r3, r2
 80101e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80101f0:	683b      	ldr	r3, [r7, #0]
 80101f2:	689b      	ldr	r3, [r3, #8]
 80101f4:	4313      	orrs	r3, r2
 80101f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	685b      	ldr	r3, [r3, #4]
 8010202:	4313      	orrs	r3, r2
 8010204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	4313      	orrs	r3, r2
 8010212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	691b      	ldr	r3, [r3, #16]
 801021e:	4313      	orrs	r3, r2
 8010220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	695b      	ldr	r3, [r3, #20]
 801022c:	4313      	orrs	r3, r2
 801022e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801023a:	4313      	orrs	r3, r2
 801023c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	699b      	ldr	r3, [r3, #24]
 8010248:	041b      	lsls	r3, r3, #16
 801024a:	4313      	orrs	r3, r2
 801024c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	4a16      	ldr	r2, [pc, #88]	@ (80102ac <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8010254:	4293      	cmp	r3, r2
 8010256:	d004      	beq.n	8010262 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	4a14      	ldr	r2, [pc, #80]	@ (80102b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 801025e:	4293      	cmp	r3, r2
 8010260:	d115      	bne.n	801028e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010268:	683b      	ldr	r3, [r7, #0]
 801026a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801026c:	051b      	lsls	r3, r3, #20
 801026e:	4313      	orrs	r3, r2
 8010270:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	69db      	ldr	r3, [r3, #28]
 801027c:	4313      	orrs	r3, r2
 801027e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	6a1b      	ldr	r3, [r3, #32]
 801028a:	4313      	orrs	r3, r2
 801028c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	68fa      	ldr	r2, [r7, #12]
 8010294:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2200      	movs	r2, #0
 801029a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801029e:	2300      	movs	r3, #0
}
 80102a0:	4618      	mov	r0, r3
 80102a2:	3714      	adds	r7, #20
 80102a4:	46bd      	mov	sp, r7
 80102a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102aa:	4770      	bx	lr
 80102ac:	40010000 	.word	0x40010000
 80102b0:	40010400 	.word	0x40010400

080102b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80102b4:	b480      	push	{r7}
 80102b6:	b083      	sub	sp, #12
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80102bc:	bf00      	nop
 80102be:	370c      	adds	r7, #12
 80102c0:	46bd      	mov	sp, r7
 80102c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c6:	4770      	bx	lr

080102c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80102c8:	b480      	push	{r7}
 80102ca:	b083      	sub	sp, #12
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80102d0:	bf00      	nop
 80102d2:	370c      	adds	r7, #12
 80102d4:	46bd      	mov	sp, r7
 80102d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102da:	4770      	bx	lr

080102dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80102dc:	b480      	push	{r7}
 80102de:	b083      	sub	sp, #12
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80102e4:	bf00      	nop
 80102e6:	370c      	adds	r7, #12
 80102e8:	46bd      	mov	sp, r7
 80102ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ee:	4770      	bx	lr

080102f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b082      	sub	sp, #8
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d101      	bne.n	8010302 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80102fe:	2301      	movs	r3, #1
 8010300:	e040      	b.n	8010384 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010306:	2b00      	cmp	r3, #0
 8010308:	d106      	bne.n	8010318 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	2200      	movs	r2, #0
 801030e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010312:	6878      	ldr	r0, [r7, #4]
 8010314:	f7f2 fcfe 	bl	8002d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2224      	movs	r2, #36	@ 0x24
 801031c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	681a      	ldr	r2, [r3, #0]
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	f022 0201 	bic.w	r2, r2, #1
 801032c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010332:	2b00      	cmp	r3, #0
 8010334:	d002      	beq.n	801033c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f000 fa8c 	bl	8010854 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801033c:	6878      	ldr	r0, [r7, #4]
 801033e:	f000 f825 	bl	801038c <UART_SetConfig>
 8010342:	4603      	mov	r3, r0
 8010344:	2b01      	cmp	r3, #1
 8010346:	d101      	bne.n	801034c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8010348:	2301      	movs	r3, #1
 801034a:	e01b      	b.n	8010384 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	685a      	ldr	r2, [r3, #4]
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801035a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	689a      	ldr	r2, [r3, #8]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801036a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	681a      	ldr	r2, [r3, #0]
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	f042 0201 	orr.w	r2, r2, #1
 801037a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801037c:	6878      	ldr	r0, [r7, #4]
 801037e:	f000 fb0b 	bl	8010998 <UART_CheckIdleState>
 8010382:	4603      	mov	r3, r0
}
 8010384:	4618      	mov	r0, r3
 8010386:	3708      	adds	r7, #8
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}

0801038c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b088      	sub	sp, #32
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010394:	2300      	movs	r3, #0
 8010396:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	689a      	ldr	r2, [r3, #8]
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	691b      	ldr	r3, [r3, #16]
 80103a0:	431a      	orrs	r2, r3
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	695b      	ldr	r3, [r3, #20]
 80103a6:	431a      	orrs	r2, r3
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	69db      	ldr	r3, [r3, #28]
 80103ac:	4313      	orrs	r3, r2
 80103ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	4ba6      	ldr	r3, [pc, #664]	@ (8010650 <UART_SetConfig+0x2c4>)
 80103b8:	4013      	ands	r3, r2
 80103ba:	687a      	ldr	r2, [r7, #4]
 80103bc:	6812      	ldr	r2, [r2, #0]
 80103be:	6979      	ldr	r1, [r7, #20]
 80103c0:	430b      	orrs	r3, r1
 80103c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	685b      	ldr	r3, [r3, #4]
 80103ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	68da      	ldr	r2, [r3, #12]
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	430a      	orrs	r2, r1
 80103d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	699b      	ldr	r3, [r3, #24]
 80103de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	6a1b      	ldr	r3, [r3, #32]
 80103e4:	697a      	ldr	r2, [r7, #20]
 80103e6:	4313      	orrs	r3, r2
 80103e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	689b      	ldr	r3, [r3, #8]
 80103f0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	697a      	ldr	r2, [r7, #20]
 80103fa:	430a      	orrs	r2, r1
 80103fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	4a94      	ldr	r2, [pc, #592]	@ (8010654 <UART_SetConfig+0x2c8>)
 8010404:	4293      	cmp	r3, r2
 8010406:	d120      	bne.n	801044a <UART_SetConfig+0xbe>
 8010408:	4b93      	ldr	r3, [pc, #588]	@ (8010658 <UART_SetConfig+0x2cc>)
 801040a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801040e:	f003 0303 	and.w	r3, r3, #3
 8010412:	2b03      	cmp	r3, #3
 8010414:	d816      	bhi.n	8010444 <UART_SetConfig+0xb8>
 8010416:	a201      	add	r2, pc, #4	@ (adr r2, 801041c <UART_SetConfig+0x90>)
 8010418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801041c:	0801042d 	.word	0x0801042d
 8010420:	08010439 	.word	0x08010439
 8010424:	08010433 	.word	0x08010433
 8010428:	0801043f 	.word	0x0801043f
 801042c:	2301      	movs	r3, #1
 801042e:	77fb      	strb	r3, [r7, #31]
 8010430:	e150      	b.n	80106d4 <UART_SetConfig+0x348>
 8010432:	2302      	movs	r3, #2
 8010434:	77fb      	strb	r3, [r7, #31]
 8010436:	e14d      	b.n	80106d4 <UART_SetConfig+0x348>
 8010438:	2304      	movs	r3, #4
 801043a:	77fb      	strb	r3, [r7, #31]
 801043c:	e14a      	b.n	80106d4 <UART_SetConfig+0x348>
 801043e:	2308      	movs	r3, #8
 8010440:	77fb      	strb	r3, [r7, #31]
 8010442:	e147      	b.n	80106d4 <UART_SetConfig+0x348>
 8010444:	2310      	movs	r3, #16
 8010446:	77fb      	strb	r3, [r7, #31]
 8010448:	e144      	b.n	80106d4 <UART_SetConfig+0x348>
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	4a83      	ldr	r2, [pc, #524]	@ (801065c <UART_SetConfig+0x2d0>)
 8010450:	4293      	cmp	r3, r2
 8010452:	d132      	bne.n	80104ba <UART_SetConfig+0x12e>
 8010454:	4b80      	ldr	r3, [pc, #512]	@ (8010658 <UART_SetConfig+0x2cc>)
 8010456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801045a:	f003 030c 	and.w	r3, r3, #12
 801045e:	2b0c      	cmp	r3, #12
 8010460:	d828      	bhi.n	80104b4 <UART_SetConfig+0x128>
 8010462:	a201      	add	r2, pc, #4	@ (adr r2, 8010468 <UART_SetConfig+0xdc>)
 8010464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010468:	0801049d 	.word	0x0801049d
 801046c:	080104b5 	.word	0x080104b5
 8010470:	080104b5 	.word	0x080104b5
 8010474:	080104b5 	.word	0x080104b5
 8010478:	080104a9 	.word	0x080104a9
 801047c:	080104b5 	.word	0x080104b5
 8010480:	080104b5 	.word	0x080104b5
 8010484:	080104b5 	.word	0x080104b5
 8010488:	080104a3 	.word	0x080104a3
 801048c:	080104b5 	.word	0x080104b5
 8010490:	080104b5 	.word	0x080104b5
 8010494:	080104b5 	.word	0x080104b5
 8010498:	080104af 	.word	0x080104af
 801049c:	2300      	movs	r3, #0
 801049e:	77fb      	strb	r3, [r7, #31]
 80104a0:	e118      	b.n	80106d4 <UART_SetConfig+0x348>
 80104a2:	2302      	movs	r3, #2
 80104a4:	77fb      	strb	r3, [r7, #31]
 80104a6:	e115      	b.n	80106d4 <UART_SetConfig+0x348>
 80104a8:	2304      	movs	r3, #4
 80104aa:	77fb      	strb	r3, [r7, #31]
 80104ac:	e112      	b.n	80106d4 <UART_SetConfig+0x348>
 80104ae:	2308      	movs	r3, #8
 80104b0:	77fb      	strb	r3, [r7, #31]
 80104b2:	e10f      	b.n	80106d4 <UART_SetConfig+0x348>
 80104b4:	2310      	movs	r3, #16
 80104b6:	77fb      	strb	r3, [r7, #31]
 80104b8:	e10c      	b.n	80106d4 <UART_SetConfig+0x348>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	4a68      	ldr	r2, [pc, #416]	@ (8010660 <UART_SetConfig+0x2d4>)
 80104c0:	4293      	cmp	r3, r2
 80104c2:	d120      	bne.n	8010506 <UART_SetConfig+0x17a>
 80104c4:	4b64      	ldr	r3, [pc, #400]	@ (8010658 <UART_SetConfig+0x2cc>)
 80104c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80104ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80104ce:	2b30      	cmp	r3, #48	@ 0x30
 80104d0:	d013      	beq.n	80104fa <UART_SetConfig+0x16e>
 80104d2:	2b30      	cmp	r3, #48	@ 0x30
 80104d4:	d814      	bhi.n	8010500 <UART_SetConfig+0x174>
 80104d6:	2b20      	cmp	r3, #32
 80104d8:	d009      	beq.n	80104ee <UART_SetConfig+0x162>
 80104da:	2b20      	cmp	r3, #32
 80104dc:	d810      	bhi.n	8010500 <UART_SetConfig+0x174>
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d002      	beq.n	80104e8 <UART_SetConfig+0x15c>
 80104e2:	2b10      	cmp	r3, #16
 80104e4:	d006      	beq.n	80104f4 <UART_SetConfig+0x168>
 80104e6:	e00b      	b.n	8010500 <UART_SetConfig+0x174>
 80104e8:	2300      	movs	r3, #0
 80104ea:	77fb      	strb	r3, [r7, #31]
 80104ec:	e0f2      	b.n	80106d4 <UART_SetConfig+0x348>
 80104ee:	2302      	movs	r3, #2
 80104f0:	77fb      	strb	r3, [r7, #31]
 80104f2:	e0ef      	b.n	80106d4 <UART_SetConfig+0x348>
 80104f4:	2304      	movs	r3, #4
 80104f6:	77fb      	strb	r3, [r7, #31]
 80104f8:	e0ec      	b.n	80106d4 <UART_SetConfig+0x348>
 80104fa:	2308      	movs	r3, #8
 80104fc:	77fb      	strb	r3, [r7, #31]
 80104fe:	e0e9      	b.n	80106d4 <UART_SetConfig+0x348>
 8010500:	2310      	movs	r3, #16
 8010502:	77fb      	strb	r3, [r7, #31]
 8010504:	e0e6      	b.n	80106d4 <UART_SetConfig+0x348>
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	4a56      	ldr	r2, [pc, #344]	@ (8010664 <UART_SetConfig+0x2d8>)
 801050c:	4293      	cmp	r3, r2
 801050e:	d120      	bne.n	8010552 <UART_SetConfig+0x1c6>
 8010510:	4b51      	ldr	r3, [pc, #324]	@ (8010658 <UART_SetConfig+0x2cc>)
 8010512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010516:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801051a:	2bc0      	cmp	r3, #192	@ 0xc0
 801051c:	d013      	beq.n	8010546 <UART_SetConfig+0x1ba>
 801051e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010520:	d814      	bhi.n	801054c <UART_SetConfig+0x1c0>
 8010522:	2b80      	cmp	r3, #128	@ 0x80
 8010524:	d009      	beq.n	801053a <UART_SetConfig+0x1ae>
 8010526:	2b80      	cmp	r3, #128	@ 0x80
 8010528:	d810      	bhi.n	801054c <UART_SetConfig+0x1c0>
 801052a:	2b00      	cmp	r3, #0
 801052c:	d002      	beq.n	8010534 <UART_SetConfig+0x1a8>
 801052e:	2b40      	cmp	r3, #64	@ 0x40
 8010530:	d006      	beq.n	8010540 <UART_SetConfig+0x1b4>
 8010532:	e00b      	b.n	801054c <UART_SetConfig+0x1c0>
 8010534:	2300      	movs	r3, #0
 8010536:	77fb      	strb	r3, [r7, #31]
 8010538:	e0cc      	b.n	80106d4 <UART_SetConfig+0x348>
 801053a:	2302      	movs	r3, #2
 801053c:	77fb      	strb	r3, [r7, #31]
 801053e:	e0c9      	b.n	80106d4 <UART_SetConfig+0x348>
 8010540:	2304      	movs	r3, #4
 8010542:	77fb      	strb	r3, [r7, #31]
 8010544:	e0c6      	b.n	80106d4 <UART_SetConfig+0x348>
 8010546:	2308      	movs	r3, #8
 8010548:	77fb      	strb	r3, [r7, #31]
 801054a:	e0c3      	b.n	80106d4 <UART_SetConfig+0x348>
 801054c:	2310      	movs	r3, #16
 801054e:	77fb      	strb	r3, [r7, #31]
 8010550:	e0c0      	b.n	80106d4 <UART_SetConfig+0x348>
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4a44      	ldr	r2, [pc, #272]	@ (8010668 <UART_SetConfig+0x2dc>)
 8010558:	4293      	cmp	r3, r2
 801055a:	d125      	bne.n	80105a8 <UART_SetConfig+0x21c>
 801055c:	4b3e      	ldr	r3, [pc, #248]	@ (8010658 <UART_SetConfig+0x2cc>)
 801055e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010566:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801056a:	d017      	beq.n	801059c <UART_SetConfig+0x210>
 801056c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010570:	d817      	bhi.n	80105a2 <UART_SetConfig+0x216>
 8010572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010576:	d00b      	beq.n	8010590 <UART_SetConfig+0x204>
 8010578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801057c:	d811      	bhi.n	80105a2 <UART_SetConfig+0x216>
 801057e:	2b00      	cmp	r3, #0
 8010580:	d003      	beq.n	801058a <UART_SetConfig+0x1fe>
 8010582:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010586:	d006      	beq.n	8010596 <UART_SetConfig+0x20a>
 8010588:	e00b      	b.n	80105a2 <UART_SetConfig+0x216>
 801058a:	2300      	movs	r3, #0
 801058c:	77fb      	strb	r3, [r7, #31]
 801058e:	e0a1      	b.n	80106d4 <UART_SetConfig+0x348>
 8010590:	2302      	movs	r3, #2
 8010592:	77fb      	strb	r3, [r7, #31]
 8010594:	e09e      	b.n	80106d4 <UART_SetConfig+0x348>
 8010596:	2304      	movs	r3, #4
 8010598:	77fb      	strb	r3, [r7, #31]
 801059a:	e09b      	b.n	80106d4 <UART_SetConfig+0x348>
 801059c:	2308      	movs	r3, #8
 801059e:	77fb      	strb	r3, [r7, #31]
 80105a0:	e098      	b.n	80106d4 <UART_SetConfig+0x348>
 80105a2:	2310      	movs	r3, #16
 80105a4:	77fb      	strb	r3, [r7, #31]
 80105a6:	e095      	b.n	80106d4 <UART_SetConfig+0x348>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a2f      	ldr	r2, [pc, #188]	@ (801066c <UART_SetConfig+0x2e0>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d125      	bne.n	80105fe <UART_SetConfig+0x272>
 80105b2:	4b29      	ldr	r3, [pc, #164]	@ (8010658 <UART_SetConfig+0x2cc>)
 80105b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80105b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80105bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80105c0:	d017      	beq.n	80105f2 <UART_SetConfig+0x266>
 80105c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80105c6:	d817      	bhi.n	80105f8 <UART_SetConfig+0x26c>
 80105c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80105cc:	d00b      	beq.n	80105e6 <UART_SetConfig+0x25a>
 80105ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80105d2:	d811      	bhi.n	80105f8 <UART_SetConfig+0x26c>
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d003      	beq.n	80105e0 <UART_SetConfig+0x254>
 80105d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80105dc:	d006      	beq.n	80105ec <UART_SetConfig+0x260>
 80105de:	e00b      	b.n	80105f8 <UART_SetConfig+0x26c>
 80105e0:	2301      	movs	r3, #1
 80105e2:	77fb      	strb	r3, [r7, #31]
 80105e4:	e076      	b.n	80106d4 <UART_SetConfig+0x348>
 80105e6:	2302      	movs	r3, #2
 80105e8:	77fb      	strb	r3, [r7, #31]
 80105ea:	e073      	b.n	80106d4 <UART_SetConfig+0x348>
 80105ec:	2304      	movs	r3, #4
 80105ee:	77fb      	strb	r3, [r7, #31]
 80105f0:	e070      	b.n	80106d4 <UART_SetConfig+0x348>
 80105f2:	2308      	movs	r3, #8
 80105f4:	77fb      	strb	r3, [r7, #31]
 80105f6:	e06d      	b.n	80106d4 <UART_SetConfig+0x348>
 80105f8:	2310      	movs	r3, #16
 80105fa:	77fb      	strb	r3, [r7, #31]
 80105fc:	e06a      	b.n	80106d4 <UART_SetConfig+0x348>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	4a1b      	ldr	r2, [pc, #108]	@ (8010670 <UART_SetConfig+0x2e4>)
 8010604:	4293      	cmp	r3, r2
 8010606:	d138      	bne.n	801067a <UART_SetConfig+0x2ee>
 8010608:	4b13      	ldr	r3, [pc, #76]	@ (8010658 <UART_SetConfig+0x2cc>)
 801060a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801060e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8010612:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010616:	d017      	beq.n	8010648 <UART_SetConfig+0x2bc>
 8010618:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801061c:	d82a      	bhi.n	8010674 <UART_SetConfig+0x2e8>
 801061e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010622:	d00b      	beq.n	801063c <UART_SetConfig+0x2b0>
 8010624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010628:	d824      	bhi.n	8010674 <UART_SetConfig+0x2e8>
 801062a:	2b00      	cmp	r3, #0
 801062c:	d003      	beq.n	8010636 <UART_SetConfig+0x2aa>
 801062e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010632:	d006      	beq.n	8010642 <UART_SetConfig+0x2b6>
 8010634:	e01e      	b.n	8010674 <UART_SetConfig+0x2e8>
 8010636:	2300      	movs	r3, #0
 8010638:	77fb      	strb	r3, [r7, #31]
 801063a:	e04b      	b.n	80106d4 <UART_SetConfig+0x348>
 801063c:	2302      	movs	r3, #2
 801063e:	77fb      	strb	r3, [r7, #31]
 8010640:	e048      	b.n	80106d4 <UART_SetConfig+0x348>
 8010642:	2304      	movs	r3, #4
 8010644:	77fb      	strb	r3, [r7, #31]
 8010646:	e045      	b.n	80106d4 <UART_SetConfig+0x348>
 8010648:	2308      	movs	r3, #8
 801064a:	77fb      	strb	r3, [r7, #31]
 801064c:	e042      	b.n	80106d4 <UART_SetConfig+0x348>
 801064e:	bf00      	nop
 8010650:	efff69f3 	.word	0xefff69f3
 8010654:	40011000 	.word	0x40011000
 8010658:	40023800 	.word	0x40023800
 801065c:	40004400 	.word	0x40004400
 8010660:	40004800 	.word	0x40004800
 8010664:	40004c00 	.word	0x40004c00
 8010668:	40005000 	.word	0x40005000
 801066c:	40011400 	.word	0x40011400
 8010670:	40007800 	.word	0x40007800
 8010674:	2310      	movs	r3, #16
 8010676:	77fb      	strb	r3, [r7, #31]
 8010678:	e02c      	b.n	80106d4 <UART_SetConfig+0x348>
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	4a72      	ldr	r2, [pc, #456]	@ (8010848 <UART_SetConfig+0x4bc>)
 8010680:	4293      	cmp	r3, r2
 8010682:	d125      	bne.n	80106d0 <UART_SetConfig+0x344>
 8010684:	4b71      	ldr	r3, [pc, #452]	@ (801084c <UART_SetConfig+0x4c0>)
 8010686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801068a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801068e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010692:	d017      	beq.n	80106c4 <UART_SetConfig+0x338>
 8010694:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010698:	d817      	bhi.n	80106ca <UART_SetConfig+0x33e>
 801069a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801069e:	d00b      	beq.n	80106b8 <UART_SetConfig+0x32c>
 80106a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80106a4:	d811      	bhi.n	80106ca <UART_SetConfig+0x33e>
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d003      	beq.n	80106b2 <UART_SetConfig+0x326>
 80106aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80106ae:	d006      	beq.n	80106be <UART_SetConfig+0x332>
 80106b0:	e00b      	b.n	80106ca <UART_SetConfig+0x33e>
 80106b2:	2300      	movs	r3, #0
 80106b4:	77fb      	strb	r3, [r7, #31]
 80106b6:	e00d      	b.n	80106d4 <UART_SetConfig+0x348>
 80106b8:	2302      	movs	r3, #2
 80106ba:	77fb      	strb	r3, [r7, #31]
 80106bc:	e00a      	b.n	80106d4 <UART_SetConfig+0x348>
 80106be:	2304      	movs	r3, #4
 80106c0:	77fb      	strb	r3, [r7, #31]
 80106c2:	e007      	b.n	80106d4 <UART_SetConfig+0x348>
 80106c4:	2308      	movs	r3, #8
 80106c6:	77fb      	strb	r3, [r7, #31]
 80106c8:	e004      	b.n	80106d4 <UART_SetConfig+0x348>
 80106ca:	2310      	movs	r3, #16
 80106cc:	77fb      	strb	r3, [r7, #31]
 80106ce:	e001      	b.n	80106d4 <UART_SetConfig+0x348>
 80106d0:	2310      	movs	r3, #16
 80106d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	69db      	ldr	r3, [r3, #28]
 80106d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80106dc:	d15b      	bne.n	8010796 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80106de:	7ffb      	ldrb	r3, [r7, #31]
 80106e0:	2b08      	cmp	r3, #8
 80106e2:	d828      	bhi.n	8010736 <UART_SetConfig+0x3aa>
 80106e4:	a201      	add	r2, pc, #4	@ (adr r2, 80106ec <UART_SetConfig+0x360>)
 80106e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106ea:	bf00      	nop
 80106ec:	08010711 	.word	0x08010711
 80106f0:	08010719 	.word	0x08010719
 80106f4:	08010721 	.word	0x08010721
 80106f8:	08010737 	.word	0x08010737
 80106fc:	08010727 	.word	0x08010727
 8010700:	08010737 	.word	0x08010737
 8010704:	08010737 	.word	0x08010737
 8010708:	08010737 	.word	0x08010737
 801070c:	0801072f 	.word	0x0801072f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010710:	f7fb fb36 	bl	800bd80 <HAL_RCC_GetPCLK1Freq>
 8010714:	61b8      	str	r0, [r7, #24]
        break;
 8010716:	e013      	b.n	8010740 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010718:	f7fb fb46 	bl	800bda8 <HAL_RCC_GetPCLK2Freq>
 801071c:	61b8      	str	r0, [r7, #24]
        break;
 801071e:	e00f      	b.n	8010740 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010720:	4b4b      	ldr	r3, [pc, #300]	@ (8010850 <UART_SetConfig+0x4c4>)
 8010722:	61bb      	str	r3, [r7, #24]
        break;
 8010724:	e00c      	b.n	8010740 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010726:	f7fb fa59 	bl	800bbdc <HAL_RCC_GetSysClockFreq>
 801072a:	61b8      	str	r0, [r7, #24]
        break;
 801072c:	e008      	b.n	8010740 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801072e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010732:	61bb      	str	r3, [r7, #24]
        break;
 8010734:	e004      	b.n	8010740 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8010736:	2300      	movs	r3, #0
 8010738:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801073a:	2301      	movs	r3, #1
 801073c:	77bb      	strb	r3, [r7, #30]
        break;
 801073e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010740:	69bb      	ldr	r3, [r7, #24]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d074      	beq.n	8010830 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010746:	69bb      	ldr	r3, [r7, #24]
 8010748:	005a      	lsls	r2, r3, #1
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	685b      	ldr	r3, [r3, #4]
 801074e:	085b      	lsrs	r3, r3, #1
 8010750:	441a      	add	r2, r3
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	685b      	ldr	r3, [r3, #4]
 8010756:	fbb2 f3f3 	udiv	r3, r2, r3
 801075a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801075c:	693b      	ldr	r3, [r7, #16]
 801075e:	2b0f      	cmp	r3, #15
 8010760:	d916      	bls.n	8010790 <UART_SetConfig+0x404>
 8010762:	693b      	ldr	r3, [r7, #16]
 8010764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010768:	d212      	bcs.n	8010790 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	b29b      	uxth	r3, r3
 801076e:	f023 030f 	bic.w	r3, r3, #15
 8010772:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	085b      	lsrs	r3, r3, #1
 8010778:	b29b      	uxth	r3, r3
 801077a:	f003 0307 	and.w	r3, r3, #7
 801077e:	b29a      	uxth	r2, r3
 8010780:	89fb      	ldrh	r3, [r7, #14]
 8010782:	4313      	orrs	r3, r2
 8010784:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	89fa      	ldrh	r2, [r7, #14]
 801078c:	60da      	str	r2, [r3, #12]
 801078e:	e04f      	b.n	8010830 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010790:	2301      	movs	r3, #1
 8010792:	77bb      	strb	r3, [r7, #30]
 8010794:	e04c      	b.n	8010830 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010796:	7ffb      	ldrb	r3, [r7, #31]
 8010798:	2b08      	cmp	r3, #8
 801079a:	d828      	bhi.n	80107ee <UART_SetConfig+0x462>
 801079c:	a201      	add	r2, pc, #4	@ (adr r2, 80107a4 <UART_SetConfig+0x418>)
 801079e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107a2:	bf00      	nop
 80107a4:	080107c9 	.word	0x080107c9
 80107a8:	080107d1 	.word	0x080107d1
 80107ac:	080107d9 	.word	0x080107d9
 80107b0:	080107ef 	.word	0x080107ef
 80107b4:	080107df 	.word	0x080107df
 80107b8:	080107ef 	.word	0x080107ef
 80107bc:	080107ef 	.word	0x080107ef
 80107c0:	080107ef 	.word	0x080107ef
 80107c4:	080107e7 	.word	0x080107e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80107c8:	f7fb fada 	bl	800bd80 <HAL_RCC_GetPCLK1Freq>
 80107cc:	61b8      	str	r0, [r7, #24]
        break;
 80107ce:	e013      	b.n	80107f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80107d0:	f7fb faea 	bl	800bda8 <HAL_RCC_GetPCLK2Freq>
 80107d4:	61b8      	str	r0, [r7, #24]
        break;
 80107d6:	e00f      	b.n	80107f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80107d8:	4b1d      	ldr	r3, [pc, #116]	@ (8010850 <UART_SetConfig+0x4c4>)
 80107da:	61bb      	str	r3, [r7, #24]
        break;
 80107dc:	e00c      	b.n	80107f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80107de:	f7fb f9fd 	bl	800bbdc <HAL_RCC_GetSysClockFreq>
 80107e2:	61b8      	str	r0, [r7, #24]
        break;
 80107e4:	e008      	b.n	80107f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80107e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80107ea:	61bb      	str	r3, [r7, #24]
        break;
 80107ec:	e004      	b.n	80107f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80107ee:	2300      	movs	r3, #0
 80107f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80107f2:	2301      	movs	r3, #1
 80107f4:	77bb      	strb	r3, [r7, #30]
        break;
 80107f6:	bf00      	nop
    }

    if (pclk != 0U)
 80107f8:	69bb      	ldr	r3, [r7, #24]
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d018      	beq.n	8010830 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	685b      	ldr	r3, [r3, #4]
 8010802:	085a      	lsrs	r2, r3, #1
 8010804:	69bb      	ldr	r3, [r7, #24]
 8010806:	441a      	add	r2, r3
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010810:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010812:	693b      	ldr	r3, [r7, #16]
 8010814:	2b0f      	cmp	r3, #15
 8010816:	d909      	bls.n	801082c <UART_SetConfig+0x4a0>
 8010818:	693b      	ldr	r3, [r7, #16]
 801081a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801081e:	d205      	bcs.n	801082c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010820:	693b      	ldr	r3, [r7, #16]
 8010822:	b29a      	uxth	r2, r3
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	60da      	str	r2, [r3, #12]
 801082a:	e001      	b.n	8010830 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 801082c:	2301      	movs	r3, #1
 801082e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2200      	movs	r2, #0
 8010834:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	2200      	movs	r2, #0
 801083a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 801083c:	7fbb      	ldrb	r3, [r7, #30]
}
 801083e:	4618      	mov	r0, r3
 8010840:	3720      	adds	r7, #32
 8010842:	46bd      	mov	sp, r7
 8010844:	bd80      	pop	{r7, pc}
 8010846:	bf00      	nop
 8010848:	40007c00 	.word	0x40007c00
 801084c:	40023800 	.word	0x40023800
 8010850:	00f42400 	.word	0x00f42400

08010854 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010854:	b480      	push	{r7}
 8010856:	b083      	sub	sp, #12
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010860:	f003 0308 	and.w	r3, r3, #8
 8010864:	2b00      	cmp	r3, #0
 8010866:	d00a      	beq.n	801087e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	685b      	ldr	r3, [r3, #4]
 801086e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	430a      	orrs	r2, r1
 801087c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010882:	f003 0301 	and.w	r3, r3, #1
 8010886:	2b00      	cmp	r3, #0
 8010888:	d00a      	beq.n	80108a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	430a      	orrs	r2, r1
 801089e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108a4:	f003 0302 	and.w	r3, r3, #2
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d00a      	beq.n	80108c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	685b      	ldr	r3, [r3, #4]
 80108b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	430a      	orrs	r2, r1
 80108c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108c6:	f003 0304 	and.w	r3, r3, #4
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d00a      	beq.n	80108e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	685b      	ldr	r3, [r3, #4]
 80108d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	430a      	orrs	r2, r1
 80108e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108e8:	f003 0310 	and.w	r3, r3, #16
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d00a      	beq.n	8010906 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	689b      	ldr	r3, [r3, #8]
 80108f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	430a      	orrs	r2, r1
 8010904:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801090a:	f003 0320 	and.w	r3, r3, #32
 801090e:	2b00      	cmp	r3, #0
 8010910:	d00a      	beq.n	8010928 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	689b      	ldr	r3, [r3, #8]
 8010918:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	430a      	orrs	r2, r1
 8010926:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801092c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010930:	2b00      	cmp	r3, #0
 8010932:	d01a      	beq.n	801096a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	685b      	ldr	r3, [r3, #4]
 801093a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	430a      	orrs	r2, r1
 8010948:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801094e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010952:	d10a      	bne.n	801096a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	685b      	ldr	r3, [r3, #4]
 801095a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	430a      	orrs	r2, r1
 8010968:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801096e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010972:	2b00      	cmp	r3, #0
 8010974:	d00a      	beq.n	801098c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	685b      	ldr	r3, [r3, #4]
 801097c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	430a      	orrs	r2, r1
 801098a:	605a      	str	r2, [r3, #4]
  }
}
 801098c:	bf00      	nop
 801098e:	370c      	adds	r7, #12
 8010990:	46bd      	mov	sp, r7
 8010992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010996:	4770      	bx	lr

08010998 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b08c      	sub	sp, #48	@ 0x30
 801099c:	af02      	add	r7, sp, #8
 801099e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2200      	movs	r2, #0
 80109a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80109a8:	f7f4 fe9e 	bl	80056e8 <HAL_GetTick>
 80109ac:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	f003 0308 	and.w	r3, r3, #8
 80109b8:	2b08      	cmp	r3, #8
 80109ba:	d12e      	bne.n	8010a1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80109bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80109c0:	9300      	str	r3, [sp, #0]
 80109c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109c4:	2200      	movs	r2, #0
 80109c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f000 f83b 	bl	8010a46 <UART_WaitOnFlagUntilTimeout>
 80109d0:	4603      	mov	r3, r0
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d021      	beq.n	8010a1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109dc:	693b      	ldr	r3, [r7, #16]
 80109de:	e853 3f00 	ldrex	r3, [r3]
 80109e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109ea:	623b      	str	r3, [r7, #32]
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	461a      	mov	r2, r3
 80109f2:	6a3b      	ldr	r3, [r7, #32]
 80109f4:	61fb      	str	r3, [r7, #28]
 80109f6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109f8:	69b9      	ldr	r1, [r7, #24]
 80109fa:	69fa      	ldr	r2, [r7, #28]
 80109fc:	e841 2300 	strex	r3, r2, [r1]
 8010a00:	617b      	str	r3, [r7, #20]
   return(result);
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d1e6      	bne.n	80109d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2220      	movs	r2, #32
 8010a0c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	2200      	movs	r2, #0
 8010a12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a16:	2303      	movs	r3, #3
 8010a18:	e011      	b.n	8010a3e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	2220      	movs	r2, #32
 8010a1e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2220      	movs	r2, #32
 8010a24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	2200      	movs	r2, #0
 8010a32:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2200      	movs	r2, #0
 8010a38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010a3c:	2300      	movs	r3, #0
}
 8010a3e:	4618      	mov	r0, r3
 8010a40:	3728      	adds	r7, #40	@ 0x28
 8010a42:	46bd      	mov	sp, r7
 8010a44:	bd80      	pop	{r7, pc}

08010a46 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010a46:	b580      	push	{r7, lr}
 8010a48:	b084      	sub	sp, #16
 8010a4a:	af00      	add	r7, sp, #0
 8010a4c:	60f8      	str	r0, [r7, #12]
 8010a4e:	60b9      	str	r1, [r7, #8]
 8010a50:	603b      	str	r3, [r7, #0]
 8010a52:	4613      	mov	r3, r2
 8010a54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a56:	e04f      	b.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010a58:	69bb      	ldr	r3, [r7, #24]
 8010a5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010a5e:	d04b      	beq.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010a60:	f7f4 fe42 	bl	80056e8 <HAL_GetTick>
 8010a64:	4602      	mov	r2, r0
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	1ad3      	subs	r3, r2, r3
 8010a6a:	69ba      	ldr	r2, [r7, #24]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d302      	bcc.n	8010a76 <UART_WaitOnFlagUntilTimeout+0x30>
 8010a70:	69bb      	ldr	r3, [r7, #24]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d101      	bne.n	8010a7a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010a76:	2303      	movs	r3, #3
 8010a78:	e04e      	b.n	8010b18 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	f003 0304 	and.w	r3, r3, #4
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d037      	beq.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a88:	68bb      	ldr	r3, [r7, #8]
 8010a8a:	2b80      	cmp	r3, #128	@ 0x80
 8010a8c:	d034      	beq.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	2b40      	cmp	r3, #64	@ 0x40
 8010a92:	d031      	beq.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	69db      	ldr	r3, [r3, #28]
 8010a9a:	f003 0308 	and.w	r3, r3, #8
 8010a9e:	2b08      	cmp	r3, #8
 8010aa0:	d110      	bne.n	8010ac4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	2208      	movs	r2, #8
 8010aa8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010aaa:	68f8      	ldr	r0, [r7, #12]
 8010aac:	f000 f838 	bl	8010b20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	2208      	movs	r2, #8
 8010ab4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	2200      	movs	r2, #0
 8010abc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	e029      	b.n	8010b18 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	69db      	ldr	r3, [r3, #28]
 8010aca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ace:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010ad2:	d111      	bne.n	8010af8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010adc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ade:	68f8      	ldr	r0, [r7, #12]
 8010ae0:	f000 f81e 	bl	8010b20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2220      	movs	r2, #32
 8010ae8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	2200      	movs	r2, #0
 8010af0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010af4:	2303      	movs	r3, #3
 8010af6:	e00f      	b.n	8010b18 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	69da      	ldr	r2, [r3, #28]
 8010afe:	68bb      	ldr	r3, [r7, #8]
 8010b00:	4013      	ands	r3, r2
 8010b02:	68ba      	ldr	r2, [r7, #8]
 8010b04:	429a      	cmp	r2, r3
 8010b06:	bf0c      	ite	eq
 8010b08:	2301      	moveq	r3, #1
 8010b0a:	2300      	movne	r3, #0
 8010b0c:	b2db      	uxtb	r3, r3
 8010b0e:	461a      	mov	r2, r3
 8010b10:	79fb      	ldrb	r3, [r7, #7]
 8010b12:	429a      	cmp	r2, r3
 8010b14:	d0a0      	beq.n	8010a58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010b16:	2300      	movs	r3, #0
}
 8010b18:	4618      	mov	r0, r3
 8010b1a:	3710      	adds	r7, #16
 8010b1c:	46bd      	mov	sp, r7
 8010b1e:	bd80      	pop	{r7, pc}

08010b20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010b20:	b480      	push	{r7}
 8010b22:	b095      	sub	sp, #84	@ 0x54
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b30:	e853 3f00 	ldrex	r3, [r3]
 8010b34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	461a      	mov	r2, r3
 8010b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b46:	643b      	str	r3, [r7, #64]	@ 0x40
 8010b48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010b4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010b4e:	e841 2300 	strex	r3, r2, [r1]
 8010b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d1e6      	bne.n	8010b28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	3308      	adds	r3, #8
 8010b60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b62:	6a3b      	ldr	r3, [r7, #32]
 8010b64:	e853 3f00 	ldrex	r3, [r3]
 8010b68:	61fb      	str	r3, [r7, #28]
   return(result);
 8010b6a:	69fb      	ldr	r3, [r7, #28]
 8010b6c:	f023 0301 	bic.w	r3, r3, #1
 8010b70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	3308      	adds	r3, #8
 8010b78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010b7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b82:	e841 2300 	strex	r3, r2, [r1]
 8010b86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d1e5      	bne.n	8010b5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010b92:	2b01      	cmp	r3, #1
 8010b94:	d118      	bne.n	8010bc8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	e853 3f00 	ldrex	r3, [r3]
 8010ba2:	60bb      	str	r3, [r7, #8]
   return(result);
 8010ba4:	68bb      	ldr	r3, [r7, #8]
 8010ba6:	f023 0310 	bic.w	r3, r3, #16
 8010baa:	647b      	str	r3, [r7, #68]	@ 0x44
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	461a      	mov	r2, r3
 8010bb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010bb4:	61bb      	str	r3, [r7, #24]
 8010bb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bb8:	6979      	ldr	r1, [r7, #20]
 8010bba:	69ba      	ldr	r2, [r7, #24]
 8010bbc:	e841 2300 	strex	r3, r2, [r1]
 8010bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8010bc2:	693b      	ldr	r3, [r7, #16]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d1e6      	bne.n	8010b96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	2220      	movs	r2, #32
 8010bcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	2200      	movs	r2, #0
 8010bda:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010bdc:	bf00      	nop
 8010bde:	3754      	adds	r7, #84	@ 0x54
 8010be0:	46bd      	mov	sp, r7
 8010be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be6:	4770      	bx	lr

08010be8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b083      	sub	sp, #12
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
 8010bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010bf2:	683b      	ldr	r3, [r7, #0]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d121      	bne.n	8010c3e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681a      	ldr	r2, [r3, #0]
 8010bfe:	4b27      	ldr	r3, [pc, #156]	@ (8010c9c <FMC_SDRAM_Init+0xb4>)
 8010c00:	4013      	ands	r3, r2
 8010c02:	683a      	ldr	r2, [r7, #0]
 8010c04:	6851      	ldr	r1, [r2, #4]
 8010c06:	683a      	ldr	r2, [r7, #0]
 8010c08:	6892      	ldr	r2, [r2, #8]
 8010c0a:	4311      	orrs	r1, r2
 8010c0c:	683a      	ldr	r2, [r7, #0]
 8010c0e:	68d2      	ldr	r2, [r2, #12]
 8010c10:	4311      	orrs	r1, r2
 8010c12:	683a      	ldr	r2, [r7, #0]
 8010c14:	6912      	ldr	r2, [r2, #16]
 8010c16:	4311      	orrs	r1, r2
 8010c18:	683a      	ldr	r2, [r7, #0]
 8010c1a:	6952      	ldr	r2, [r2, #20]
 8010c1c:	4311      	orrs	r1, r2
 8010c1e:	683a      	ldr	r2, [r7, #0]
 8010c20:	6992      	ldr	r2, [r2, #24]
 8010c22:	4311      	orrs	r1, r2
 8010c24:	683a      	ldr	r2, [r7, #0]
 8010c26:	69d2      	ldr	r2, [r2, #28]
 8010c28:	4311      	orrs	r1, r2
 8010c2a:	683a      	ldr	r2, [r7, #0]
 8010c2c:	6a12      	ldr	r2, [r2, #32]
 8010c2e:	4311      	orrs	r1, r2
 8010c30:	683a      	ldr	r2, [r7, #0]
 8010c32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010c34:	430a      	orrs	r2, r1
 8010c36:	431a      	orrs	r2, r3
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	601a      	str	r2, [r3, #0]
 8010c3c:	e026      	b.n	8010c8c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8010c46:	683b      	ldr	r3, [r7, #0]
 8010c48:	69d9      	ldr	r1, [r3, #28]
 8010c4a:	683b      	ldr	r3, [r7, #0]
 8010c4c:	6a1b      	ldr	r3, [r3, #32]
 8010c4e:	4319      	orrs	r1, r3
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c54:	430b      	orrs	r3, r1
 8010c56:	431a      	orrs	r2, r3
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	685a      	ldr	r2, [r3, #4]
 8010c60:	4b0e      	ldr	r3, [pc, #56]	@ (8010c9c <FMC_SDRAM_Init+0xb4>)
 8010c62:	4013      	ands	r3, r2
 8010c64:	683a      	ldr	r2, [r7, #0]
 8010c66:	6851      	ldr	r1, [r2, #4]
 8010c68:	683a      	ldr	r2, [r7, #0]
 8010c6a:	6892      	ldr	r2, [r2, #8]
 8010c6c:	4311      	orrs	r1, r2
 8010c6e:	683a      	ldr	r2, [r7, #0]
 8010c70:	68d2      	ldr	r2, [r2, #12]
 8010c72:	4311      	orrs	r1, r2
 8010c74:	683a      	ldr	r2, [r7, #0]
 8010c76:	6912      	ldr	r2, [r2, #16]
 8010c78:	4311      	orrs	r1, r2
 8010c7a:	683a      	ldr	r2, [r7, #0]
 8010c7c:	6952      	ldr	r2, [r2, #20]
 8010c7e:	4311      	orrs	r1, r2
 8010c80:	683a      	ldr	r2, [r7, #0]
 8010c82:	6992      	ldr	r2, [r2, #24]
 8010c84:	430a      	orrs	r2, r1
 8010c86:	431a      	orrs	r2, r3
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010c8c:	2300      	movs	r3, #0
}
 8010c8e:	4618      	mov	r0, r3
 8010c90:	370c      	adds	r7, #12
 8010c92:	46bd      	mov	sp, r7
 8010c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c98:	4770      	bx	lr
 8010c9a:	bf00      	nop
 8010c9c:	ffff8000 	.word	0xffff8000

08010ca0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010ca0:	b480      	push	{r7}
 8010ca2:	b085      	sub	sp, #20
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	60f8      	str	r0, [r7, #12]
 8010ca8:	60b9      	str	r1, [r7, #8]
 8010caa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d128      	bne.n	8010d04 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	689b      	ldr	r3, [r3, #8]
 8010cb6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	1e59      	subs	r1, r3, #1
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	685b      	ldr	r3, [r3, #4]
 8010cc4:	3b01      	subs	r3, #1
 8010cc6:	011b      	lsls	r3, r3, #4
 8010cc8:	4319      	orrs	r1, r3
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	689b      	ldr	r3, [r3, #8]
 8010cce:	3b01      	subs	r3, #1
 8010cd0:	021b      	lsls	r3, r3, #8
 8010cd2:	4319      	orrs	r1, r3
 8010cd4:	68bb      	ldr	r3, [r7, #8]
 8010cd6:	68db      	ldr	r3, [r3, #12]
 8010cd8:	3b01      	subs	r3, #1
 8010cda:	031b      	lsls	r3, r3, #12
 8010cdc:	4319      	orrs	r1, r3
 8010cde:	68bb      	ldr	r3, [r7, #8]
 8010ce0:	691b      	ldr	r3, [r3, #16]
 8010ce2:	3b01      	subs	r3, #1
 8010ce4:	041b      	lsls	r3, r3, #16
 8010ce6:	4319      	orrs	r1, r3
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	695b      	ldr	r3, [r3, #20]
 8010cec:	3b01      	subs	r3, #1
 8010cee:	051b      	lsls	r3, r3, #20
 8010cf0:	4319      	orrs	r1, r3
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	699b      	ldr	r3, [r3, #24]
 8010cf6:	3b01      	subs	r3, #1
 8010cf8:	061b      	lsls	r3, r3, #24
 8010cfa:	430b      	orrs	r3, r1
 8010cfc:	431a      	orrs	r2, r3
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	609a      	str	r2, [r3, #8]
 8010d02:	e02d      	b.n	8010d60 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	689a      	ldr	r2, [r3, #8]
 8010d08:	4b19      	ldr	r3, [pc, #100]	@ (8010d70 <FMC_SDRAM_Timing_Init+0xd0>)
 8010d0a:	4013      	ands	r3, r2
 8010d0c:	68ba      	ldr	r2, [r7, #8]
 8010d0e:	68d2      	ldr	r2, [r2, #12]
 8010d10:	3a01      	subs	r2, #1
 8010d12:	0311      	lsls	r1, r2, #12
 8010d14:	68ba      	ldr	r2, [r7, #8]
 8010d16:	6952      	ldr	r2, [r2, #20]
 8010d18:	3a01      	subs	r2, #1
 8010d1a:	0512      	lsls	r2, r2, #20
 8010d1c:	430a      	orrs	r2, r1
 8010d1e:	431a      	orrs	r2, r3
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	68db      	ldr	r3, [r3, #12]
 8010d28:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	1e59      	subs	r1, r3, #1
 8010d32:	68bb      	ldr	r3, [r7, #8]
 8010d34:	685b      	ldr	r3, [r3, #4]
 8010d36:	3b01      	subs	r3, #1
 8010d38:	011b      	lsls	r3, r3, #4
 8010d3a:	4319      	orrs	r1, r3
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	689b      	ldr	r3, [r3, #8]
 8010d40:	3b01      	subs	r3, #1
 8010d42:	021b      	lsls	r3, r3, #8
 8010d44:	4319      	orrs	r1, r3
 8010d46:	68bb      	ldr	r3, [r7, #8]
 8010d48:	691b      	ldr	r3, [r3, #16]
 8010d4a:	3b01      	subs	r3, #1
 8010d4c:	041b      	lsls	r3, r3, #16
 8010d4e:	4319      	orrs	r1, r3
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	699b      	ldr	r3, [r3, #24]
 8010d54:	3b01      	subs	r3, #1
 8010d56:	061b      	lsls	r3, r3, #24
 8010d58:	430b      	orrs	r3, r1
 8010d5a:	431a      	orrs	r2, r3
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010d60:	2300      	movs	r3, #0
}
 8010d62:	4618      	mov	r0, r3
 8010d64:	3714      	adds	r7, #20
 8010d66:	46bd      	mov	sp, r7
 8010d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d6c:	4770      	bx	lr
 8010d6e:	bf00      	nop
 8010d70:	ff0f0fff 	.word	0xff0f0fff

08010d74 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010d74:	b084      	sub	sp, #16
 8010d76:	b480      	push	{r7}
 8010d78:	b085      	sub	sp, #20
 8010d7a:	af00      	add	r7, sp, #0
 8010d7c:	6078      	str	r0, [r7, #4]
 8010d7e:	f107 001c 	add.w	r0, r7, #28
 8010d82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010d86:	2300      	movs	r3, #0
 8010d88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010d8a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010d8c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010d8e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010d92:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010d96:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010d9a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010d9e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010da0:	68fa      	ldr	r2, [r7, #12]
 8010da2:	4313      	orrs	r3, r2
 8010da4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	685a      	ldr	r2, [r3, #4]
 8010daa:	4b07      	ldr	r3, [pc, #28]	@ (8010dc8 <SDMMC_Init+0x54>)
 8010dac:	4013      	ands	r3, r2
 8010dae:	68fa      	ldr	r2, [r7, #12]
 8010db0:	431a      	orrs	r2, r3
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010db6:	2300      	movs	r3, #0
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3714      	adds	r7, #20
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc2:	b004      	add	sp, #16
 8010dc4:	4770      	bx	lr
 8010dc6:	bf00      	nop
 8010dc8:	ffff8100 	.word	0xffff8100

08010dcc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b083      	sub	sp, #12
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	370c      	adds	r7, #12
 8010dde:	46bd      	mov	sp, r7
 8010de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de4:	4770      	bx	lr

08010de6 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010de6:	b480      	push	{r7}
 8010de8:	b083      	sub	sp, #12
 8010dea:	af00      	add	r7, sp, #0
 8010dec:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	2203      	movs	r2, #3
 8010df2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010df4:	2300      	movs	r3, #0
}
 8010df6:	4618      	mov	r0, r3
 8010df8:	370c      	adds	r7, #12
 8010dfa:	46bd      	mov	sp, r7
 8010dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e00:	4770      	bx	lr

08010e02 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010e02:	b480      	push	{r7}
 8010e04:	b083      	sub	sp, #12
 8010e06:	af00      	add	r7, sp, #0
 8010e08:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f003 0303 	and.w	r3, r3, #3
}
 8010e12:	4618      	mov	r0, r3
 8010e14:	370c      	adds	r7, #12
 8010e16:	46bd      	mov	sp, r7
 8010e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1c:	4770      	bx	lr
	...

08010e20 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010e20:	b480      	push	{r7}
 8010e22:	b085      	sub	sp, #20
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
 8010e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	681a      	ldr	r2, [r3, #0]
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010e36:	683b      	ldr	r3, [r7, #0]
 8010e38:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010e3a:	683b      	ldr	r3, [r7, #0]
 8010e3c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010e3e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010e44:	431a      	orrs	r2, r3
                       Command->CPSM);
 8010e46:	683b      	ldr	r3, [r7, #0]
 8010e48:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8010e4a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010e4c:	68fa      	ldr	r2, [r7, #12]
 8010e4e:	4313      	orrs	r3, r2
 8010e50:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	68da      	ldr	r2, [r3, #12]
 8010e56:	4b06      	ldr	r3, [pc, #24]	@ (8010e70 <SDMMC_SendCommand+0x50>)
 8010e58:	4013      	ands	r3, r2
 8010e5a:	68fa      	ldr	r2, [r7, #12]
 8010e5c:	431a      	orrs	r2, r3
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8010e62:	2300      	movs	r3, #0
}
 8010e64:	4618      	mov	r0, r3
 8010e66:	3714      	adds	r7, #20
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr
 8010e70:	fffff000 	.word	0xfffff000

08010e74 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010e74:	b480      	push	{r7}
 8010e76:	b083      	sub	sp, #12
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	691b      	ldr	r3, [r3, #16]
 8010e80:	b2db      	uxtb	r3, r3
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	370c      	adds	r7, #12
 8010e86:	46bd      	mov	sp, r7
 8010e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e8c:	4770      	bx	lr

08010e8e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010e8e:	b480      	push	{r7}
 8010e90:	b085      	sub	sp, #20
 8010e92:	af00      	add	r7, sp, #0
 8010e94:	6078      	str	r0, [r7, #4]
 8010e96:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	3314      	adds	r3, #20
 8010e9c:	461a      	mov	r2, r3
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	4413      	add	r3, r2
 8010ea2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	681b      	ldr	r3, [r3, #0]
}  
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	3714      	adds	r7, #20
 8010eac:	46bd      	mov	sp, r7
 8010eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb2:	4770      	bx	lr

08010eb4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	b085      	sub	sp, #20
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
 8010ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010ec2:	683b      	ldr	r3, [r7, #0]
 8010ec4:	681a      	ldr	r2, [r3, #0]
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010eca:	683b      	ldr	r3, [r7, #0]
 8010ecc:	685a      	ldr	r2, [r3, #4]
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010ed6:	683b      	ldr	r3, [r7, #0]
 8010ed8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010eda:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010ee0:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010ee2:	683b      	ldr	r3, [r7, #0]
 8010ee4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010ee6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010ee8:	68fa      	ldr	r2, [r7, #12]
 8010eea:	4313      	orrs	r3, r2
 8010eec:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ef2:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	431a      	orrs	r2, r3
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010efe:	2300      	movs	r3, #0

}
 8010f00:	4618      	mov	r0, r3
 8010f02:	3714      	adds	r7, #20
 8010f04:	46bd      	mov	sp, r7
 8010f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0a:	4770      	bx	lr

08010f0c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b088      	sub	sp, #32
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	6078      	str	r0, [r7, #4]
 8010f14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010f16:	683b      	ldr	r3, [r7, #0]
 8010f18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010f1a:	2310      	movs	r3, #16
 8010f1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f1e:	2340      	movs	r3, #64	@ 0x40
 8010f20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f22:	2300      	movs	r3, #0
 8010f24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f2c:	f107 0308 	add.w	r3, r7, #8
 8010f30:	4619      	mov	r1, r3
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f7ff ff74 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f3c:	2110      	movs	r1, #16
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f000 fa1a 	bl	8011378 <SDMMC_GetCmdResp1>
 8010f44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f46:	69fb      	ldr	r3, [r7, #28]
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3720      	adds	r7, #32
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}

08010f50 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b088      	sub	sp, #32
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	6078      	str	r0, [r7, #4]
 8010f58:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010f5e:	2311      	movs	r3, #17
 8010f60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f62:	2340      	movs	r3, #64	@ 0x40
 8010f64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f66:	2300      	movs	r3, #0
 8010f68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f70:	f107 0308 	add.w	r3, r7, #8
 8010f74:	4619      	mov	r1, r3
 8010f76:	6878      	ldr	r0, [r7, #4]
 8010f78:	f7ff ff52 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f80:	2111      	movs	r1, #17
 8010f82:	6878      	ldr	r0, [r7, #4]
 8010f84:	f000 f9f8 	bl	8011378 <SDMMC_GetCmdResp1>
 8010f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f8a:	69fb      	ldr	r3, [r7, #28]
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	3720      	adds	r7, #32
 8010f90:	46bd      	mov	sp, r7
 8010f92:	bd80      	pop	{r7, pc}

08010f94 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b088      	sub	sp, #32
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	6078      	str	r0, [r7, #4]
 8010f9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010f9e:	683b      	ldr	r3, [r7, #0]
 8010fa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010fa2:	2312      	movs	r3, #18
 8010fa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fa6:	2340      	movs	r3, #64	@ 0x40
 8010fa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010faa:	2300      	movs	r3, #0
 8010fac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010fae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010fb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010fb4:	f107 0308 	add.w	r3, r7, #8
 8010fb8:	4619      	mov	r1, r3
 8010fba:	6878      	ldr	r0, [r7, #4]
 8010fbc:	f7ff ff30 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010fc4:	2112      	movs	r1, #18
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	f000 f9d6 	bl	8011378 <SDMMC_GetCmdResp1>
 8010fcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010fce:	69fb      	ldr	r3, [r7, #28]
}
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	3720      	adds	r7, #32
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	bd80      	pop	{r7, pc}

08010fd8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b088      	sub	sp, #32
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
 8010fe0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010fe6:	2318      	movs	r3, #24
 8010fe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fea:	2340      	movs	r3, #64	@ 0x40
 8010fec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ff2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ff6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ff8:	f107 0308 	add.w	r3, r7, #8
 8010ffc:	4619      	mov	r1, r3
 8010ffe:	6878      	ldr	r0, [r7, #4]
 8011000:	f7ff ff0e 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011008:	2118      	movs	r1, #24
 801100a:	6878      	ldr	r0, [r7, #4]
 801100c:	f000 f9b4 	bl	8011378 <SDMMC_GetCmdResp1>
 8011010:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011012:	69fb      	ldr	r3, [r7, #28]
}
 8011014:	4618      	mov	r0, r3
 8011016:	3720      	adds	r7, #32
 8011018:	46bd      	mov	sp, r7
 801101a:	bd80      	pop	{r7, pc}

0801101c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b088      	sub	sp, #32
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801102a:	2319      	movs	r3, #25
 801102c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801102e:	2340      	movs	r3, #64	@ 0x40
 8011030:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011032:	2300      	movs	r3, #0
 8011034:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801103a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801103c:	f107 0308 	add.w	r3, r7, #8
 8011040:	4619      	mov	r1, r3
 8011042:	6878      	ldr	r0, [r7, #4]
 8011044:	f7ff feec 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011048:	f241 3288 	movw	r2, #5000	@ 0x1388
 801104c:	2119      	movs	r1, #25
 801104e:	6878      	ldr	r0, [r7, #4]
 8011050:	f000 f992 	bl	8011378 <SDMMC_GetCmdResp1>
 8011054:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011056:	69fb      	ldr	r3, [r7, #28]
}
 8011058:	4618      	mov	r0, r3
 801105a:	3720      	adds	r7, #32
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}

08011060 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b088      	sub	sp, #32
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011068:	2300      	movs	r3, #0
 801106a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801106c:	230c      	movs	r3, #12
 801106e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011070:	2340      	movs	r3, #64	@ 0x40
 8011072:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011074:	2300      	movs	r3, #0
 8011076:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011078:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801107c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801107e:	f107 0308 	add.w	r3, r7, #8
 8011082:	4619      	mov	r1, r3
 8011084:	6878      	ldr	r0, [r7, #4]
 8011086:	f7ff fecb 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801108a:	4a05      	ldr	r2, [pc, #20]	@ (80110a0 <SDMMC_CmdStopTransfer+0x40>)
 801108c:	210c      	movs	r1, #12
 801108e:	6878      	ldr	r0, [r7, #4]
 8011090:	f000 f972 	bl	8011378 <SDMMC_GetCmdResp1>
 8011094:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011096:	69fb      	ldr	r3, [r7, #28]
}
 8011098:	4618      	mov	r0, r3
 801109a:	3720      	adds	r7, #32
 801109c:	46bd      	mov	sp, r7
 801109e:	bd80      	pop	{r7, pc}
 80110a0:	05f5e100 	.word	0x05f5e100

080110a4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80110a4:	b580      	push	{r7, lr}
 80110a6:	b08a      	sub	sp, #40	@ 0x28
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	60f8      	str	r0, [r7, #12]
 80110ac:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80110b4:	2307      	movs	r3, #7
 80110b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80110b8:	2340      	movs	r3, #64	@ 0x40
 80110ba:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110bc:	2300      	movs	r3, #0
 80110be:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110c4:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110c6:	f107 0310 	add.w	r3, r7, #16
 80110ca:	4619      	mov	r1, r3
 80110cc:	68f8      	ldr	r0, [r7, #12]
 80110ce:	f7ff fea7 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80110d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80110d6:	2107      	movs	r1, #7
 80110d8:	68f8      	ldr	r0, [r7, #12]
 80110da:	f000 f94d 	bl	8011378 <SDMMC_GetCmdResp1>
 80110de:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80110e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80110e2:	4618      	mov	r0, r3
 80110e4:	3728      	adds	r7, #40	@ 0x28
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}

080110ea <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80110ea:	b580      	push	{r7, lr}
 80110ec:	b088      	sub	sp, #32
 80110ee:	af00      	add	r7, sp, #0
 80110f0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80110f2:	2300      	movs	r3, #0
 80110f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80110f6:	2300      	movs	r3, #0
 80110f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80110fa:	2300      	movs	r3, #0
 80110fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110fe:	2300      	movs	r3, #0
 8011100:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011102:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011106:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011108:	f107 0308 	add.w	r3, r7, #8
 801110c:	4619      	mov	r1, r3
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f7ff fe86 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011114:	6878      	ldr	r0, [r7, #4]
 8011116:	f000 fb67 	bl	80117e8 <SDMMC_GetCmdError>
 801111a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801111c:	69fb      	ldr	r3, [r7, #28]
}
 801111e:	4618      	mov	r0, r3
 8011120:	3720      	adds	r7, #32
 8011122:	46bd      	mov	sp, r7
 8011124:	bd80      	pop	{r7, pc}

08011126 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011126:	b580      	push	{r7, lr}
 8011128:	b088      	sub	sp, #32
 801112a:	af00      	add	r7, sp, #0
 801112c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801112e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8011132:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011134:	2308      	movs	r3, #8
 8011136:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011138:	2340      	movs	r3, #64	@ 0x40
 801113a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801113c:	2300      	movs	r3, #0
 801113e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011144:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011146:	f107 0308 	add.w	r3, r7, #8
 801114a:	4619      	mov	r1, r3
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f7ff fe67 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011152:	6878      	ldr	r0, [r7, #4]
 8011154:	f000 fafa 	bl	801174c <SDMMC_GetCmdResp7>
 8011158:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801115a:	69fb      	ldr	r3, [r7, #28]
}
 801115c:	4618      	mov	r0, r3
 801115e:	3720      	adds	r7, #32
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}

08011164 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b088      	sub	sp, #32
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
 801116c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801116e:	683b      	ldr	r3, [r7, #0]
 8011170:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011172:	2337      	movs	r3, #55	@ 0x37
 8011174:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011176:	2340      	movs	r3, #64	@ 0x40
 8011178:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801117a:	2300      	movs	r3, #0
 801117c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801117e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011182:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011184:	f107 0308 	add.w	r3, r7, #8
 8011188:	4619      	mov	r1, r3
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f7ff fe48 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011194:	2137      	movs	r1, #55	@ 0x37
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f000 f8ee 	bl	8011378 <SDMMC_GetCmdResp1>
 801119c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801119e:	69fb      	ldr	r3, [r7, #28]
}
 80111a0:	4618      	mov	r0, r3
 80111a2:	3720      	adds	r7, #32
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}

080111a8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b088      	sub	sp, #32
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	6078      	str	r0, [r7, #4]
 80111b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80111b2:	683a      	ldr	r2, [r7, #0]
 80111b4:	4b0d      	ldr	r3, [pc, #52]	@ (80111ec <SDMMC_CmdAppOperCommand+0x44>)
 80111b6:	4313      	orrs	r3, r2
 80111b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80111ba:	2329      	movs	r3, #41	@ 0x29
 80111bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80111be:	2340      	movs	r3, #64	@ 0x40
 80111c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80111c2:	2300      	movs	r3, #0
 80111c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80111c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80111ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80111cc:	f107 0308 	add.w	r3, r7, #8
 80111d0:	4619      	mov	r1, r3
 80111d2:	6878      	ldr	r0, [r7, #4]
 80111d4:	f7ff fe24 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80111d8:	6878      	ldr	r0, [r7, #4]
 80111da:	f000 fa03 	bl	80115e4 <SDMMC_GetCmdResp3>
 80111de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80111e0:	69fb      	ldr	r3, [r7, #28]
}
 80111e2:	4618      	mov	r0, r3
 80111e4:	3720      	adds	r7, #32
 80111e6:	46bd      	mov	sp, r7
 80111e8:	bd80      	pop	{r7, pc}
 80111ea:	bf00      	nop
 80111ec:	80100000 	.word	0x80100000

080111f0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b088      	sub	sp, #32
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
 80111f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80111fa:	683b      	ldr	r3, [r7, #0]
 80111fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80111fe:	2306      	movs	r3, #6
 8011200:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011202:	2340      	movs	r3, #64	@ 0x40
 8011204:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011206:	2300      	movs	r3, #0
 8011208:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801120a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801120e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011210:	f107 0308 	add.w	r3, r7, #8
 8011214:	4619      	mov	r1, r3
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f7ff fe02 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801121c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011220:	2106      	movs	r1, #6
 8011222:	6878      	ldr	r0, [r7, #4]
 8011224:	f000 f8a8 	bl	8011378 <SDMMC_GetCmdResp1>
 8011228:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801122a:	69fb      	ldr	r3, [r7, #28]
}
 801122c:	4618      	mov	r0, r3
 801122e:	3720      	adds	r7, #32
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}

08011234 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b088      	sub	sp, #32
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801123c:	2300      	movs	r3, #0
 801123e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011240:	2333      	movs	r3, #51	@ 0x33
 8011242:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011244:	2340      	movs	r3, #64	@ 0x40
 8011246:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011248:	2300      	movs	r3, #0
 801124a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801124c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011250:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011252:	f107 0308 	add.w	r3, r7, #8
 8011256:	4619      	mov	r1, r3
 8011258:	6878      	ldr	r0, [r7, #4]
 801125a:	f7ff fde1 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801125e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011262:	2133      	movs	r1, #51	@ 0x33
 8011264:	6878      	ldr	r0, [r7, #4]
 8011266:	f000 f887 	bl	8011378 <SDMMC_GetCmdResp1>
 801126a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801126c:	69fb      	ldr	r3, [r7, #28]
}
 801126e:	4618      	mov	r0, r3
 8011270:	3720      	adds	r7, #32
 8011272:	46bd      	mov	sp, r7
 8011274:	bd80      	pop	{r7, pc}

08011276 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011276:	b580      	push	{r7, lr}
 8011278:	b088      	sub	sp, #32
 801127a:	af00      	add	r7, sp, #0
 801127c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801127e:	2300      	movs	r3, #0
 8011280:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011282:	2302      	movs	r3, #2
 8011284:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011286:	23c0      	movs	r3, #192	@ 0xc0
 8011288:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801128a:	2300      	movs	r3, #0
 801128c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801128e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011292:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011294:	f107 0308 	add.w	r3, r7, #8
 8011298:	4619      	mov	r1, r3
 801129a:	6878      	ldr	r0, [r7, #4]
 801129c:	f7ff fdc0 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80112a0:	6878      	ldr	r0, [r7, #4]
 80112a2:	f000 f957 	bl	8011554 <SDMMC_GetCmdResp2>
 80112a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80112a8:	69fb      	ldr	r3, [r7, #28]
}
 80112aa:	4618      	mov	r0, r3
 80112ac:	3720      	adds	r7, #32
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bd80      	pop	{r7, pc}

080112b2 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80112b2:	b580      	push	{r7, lr}
 80112b4:	b088      	sub	sp, #32
 80112b6:	af00      	add	r7, sp, #0
 80112b8:	6078      	str	r0, [r7, #4]
 80112ba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80112bc:	683b      	ldr	r3, [r7, #0]
 80112be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80112c0:	2309      	movs	r3, #9
 80112c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80112c4:	23c0      	movs	r3, #192	@ 0xc0
 80112c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80112c8:	2300      	movs	r3, #0
 80112ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80112cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80112d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80112d2:	f107 0308 	add.w	r3, r7, #8
 80112d6:	4619      	mov	r1, r3
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f7ff fda1 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f000 f938 	bl	8011554 <SDMMC_GetCmdResp2>
 80112e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80112e6:	69fb      	ldr	r3, [r7, #28]
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	3720      	adds	r7, #32
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}

080112f0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b088      	sub	sp, #32
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
 80112f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80112fa:	2300      	movs	r3, #0
 80112fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80112fe:	2303      	movs	r3, #3
 8011300:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011302:	2340      	movs	r3, #64	@ 0x40
 8011304:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011306:	2300      	movs	r3, #0
 8011308:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801130a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801130e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011310:	f107 0308 	add.w	r3, r7, #8
 8011314:	4619      	mov	r1, r3
 8011316:	6878      	ldr	r0, [r7, #4]
 8011318:	f7ff fd82 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801131c:	683a      	ldr	r2, [r7, #0]
 801131e:	2103      	movs	r1, #3
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f000 f99d 	bl	8011660 <SDMMC_GetCmdResp6>
 8011326:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011328:	69fb      	ldr	r3, [r7, #28]
}
 801132a:	4618      	mov	r0, r3
 801132c:	3720      	adds	r7, #32
 801132e:	46bd      	mov	sp, r7
 8011330:	bd80      	pop	{r7, pc}

08011332 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011332:	b580      	push	{r7, lr}
 8011334:	b088      	sub	sp, #32
 8011336:	af00      	add	r7, sp, #0
 8011338:	6078      	str	r0, [r7, #4]
 801133a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801133c:	683b      	ldr	r3, [r7, #0]
 801133e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011340:	230d      	movs	r3, #13
 8011342:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011344:	2340      	movs	r3, #64	@ 0x40
 8011346:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011348:	2300      	movs	r3, #0
 801134a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801134c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011350:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011352:	f107 0308 	add.w	r3, r7, #8
 8011356:	4619      	mov	r1, r3
 8011358:	6878      	ldr	r0, [r7, #4]
 801135a:	f7ff fd61 	bl	8010e20 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801135e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011362:	210d      	movs	r1, #13
 8011364:	6878      	ldr	r0, [r7, #4]
 8011366:	f000 f807 	bl	8011378 <SDMMC_GetCmdResp1>
 801136a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801136c:	69fb      	ldr	r3, [r7, #28]
}
 801136e:	4618      	mov	r0, r3
 8011370:	3720      	adds	r7, #32
 8011372:	46bd      	mov	sp, r7
 8011374:	bd80      	pop	{r7, pc}
	...

08011378 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b088      	sub	sp, #32
 801137c:	af00      	add	r7, sp, #0
 801137e:	60f8      	str	r0, [r7, #12]
 8011380:	460b      	mov	r3, r1
 8011382:	607a      	str	r2, [r7, #4]
 8011384:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011386:	4b70      	ldr	r3, [pc, #448]	@ (8011548 <SDMMC_GetCmdResp1+0x1d0>)
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	4a70      	ldr	r2, [pc, #448]	@ (801154c <SDMMC_GetCmdResp1+0x1d4>)
 801138c:	fba2 2303 	umull	r2, r3, r2, r3
 8011390:	0a5a      	lsrs	r2, r3, #9
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	fb02 f303 	mul.w	r3, r2, r3
 8011398:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801139a:	69fb      	ldr	r3, [r7, #28]
 801139c:	1e5a      	subs	r2, r3, #1
 801139e:	61fa      	str	r2, [r7, #28]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d102      	bne.n	80113aa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80113a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113a8:	e0c9      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113ae:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80113b0:	69bb      	ldr	r3, [r7, #24]
 80113b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d0ef      	beq.n	801139a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80113ba:	69bb      	ldr	r3, [r7, #24]
 80113bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d1ea      	bne.n	801139a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113c8:	f003 0304 	and.w	r3, r3, #4
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d004      	beq.n	80113da <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	2204      	movs	r2, #4
 80113d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80113d6:	2304      	movs	r3, #4
 80113d8:	e0b1      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113de:	f003 0301 	and.w	r3, r3, #1
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d004      	beq.n	80113f0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	2201      	movs	r2, #1
 80113ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80113ec:	2301      	movs	r3, #1
 80113ee:	e0a6      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	22c5      	movs	r2, #197	@ 0xc5
 80113f4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80113f6:	68f8      	ldr	r0, [r7, #12]
 80113f8:	f7ff fd3c 	bl	8010e74 <SDMMC_GetCommandResponse>
 80113fc:	4603      	mov	r3, r0
 80113fe:	461a      	mov	r2, r3
 8011400:	7afb      	ldrb	r3, [r7, #11]
 8011402:	4293      	cmp	r3, r2
 8011404:	d001      	beq.n	801140a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011406:	2301      	movs	r3, #1
 8011408:	e099      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801140a:	2100      	movs	r1, #0
 801140c:	68f8      	ldr	r0, [r7, #12]
 801140e:	f7ff fd3e 	bl	8010e8e <SDMMC_GetResponse>
 8011412:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011414:	697a      	ldr	r2, [r7, #20]
 8011416:	4b4e      	ldr	r3, [pc, #312]	@ (8011550 <SDMMC_GetCmdResp1+0x1d8>)
 8011418:	4013      	ands	r3, r2
 801141a:	2b00      	cmp	r3, #0
 801141c:	d101      	bne.n	8011422 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801141e:	2300      	movs	r3, #0
 8011420:	e08d      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011422:	697b      	ldr	r3, [r7, #20]
 8011424:	2b00      	cmp	r3, #0
 8011426:	da02      	bge.n	801142e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011428:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801142c:	e087      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011434:	2b00      	cmp	r3, #0
 8011436:	d001      	beq.n	801143c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011438:	2340      	movs	r3, #64	@ 0x40
 801143a:	e080      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011442:	2b00      	cmp	r3, #0
 8011444:	d001      	beq.n	801144a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011446:	2380      	movs	r3, #128	@ 0x80
 8011448:	e079      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011450:	2b00      	cmp	r3, #0
 8011452:	d002      	beq.n	801145a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011458:	e071      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801145a:	697b      	ldr	r3, [r7, #20]
 801145c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011460:	2b00      	cmp	r3, #0
 8011462:	d002      	beq.n	801146a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011468:	e069      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801146a:	697b      	ldr	r3, [r7, #20]
 801146c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011470:	2b00      	cmp	r3, #0
 8011472:	d002      	beq.n	801147a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011474:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011478:	e061      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801147a:	697b      	ldr	r3, [r7, #20]
 801147c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011480:	2b00      	cmp	r3, #0
 8011482:	d002      	beq.n	801148a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011484:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011488:	e059      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801148a:	697b      	ldr	r3, [r7, #20]
 801148c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011490:	2b00      	cmp	r3, #0
 8011492:	d002      	beq.n	801149a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011498:	e051      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801149a:	697b      	ldr	r3, [r7, #20]
 801149c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d002      	beq.n	80114aa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80114a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80114a8:	e049      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80114aa:	697b      	ldr	r3, [r7, #20]
 80114ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d002      	beq.n	80114ba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80114b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80114b8:	e041      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80114ba:	697b      	ldr	r3, [r7, #20]
 80114bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d002      	beq.n	80114ca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80114c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80114c8:	e039      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80114ca:	697b      	ldr	r3, [r7, #20]
 80114cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d002      	beq.n	80114da <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80114d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80114d8:	e031      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80114da:	697b      	ldr	r3, [r7, #20]
 80114dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d002      	beq.n	80114ea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80114e4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80114e8:	e029      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80114ea:	697b      	ldr	r3, [r7, #20]
 80114ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d002      	beq.n	80114fa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80114f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80114f8:	e021      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80114fa:	697b      	ldr	r3, [r7, #20]
 80114fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011500:	2b00      	cmp	r3, #0
 8011502:	d002      	beq.n	801150a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011504:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011508:	e019      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801150a:	697b      	ldr	r3, [r7, #20]
 801150c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011510:	2b00      	cmp	r3, #0
 8011512:	d002      	beq.n	801151a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011514:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8011518:	e011      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801151a:	697b      	ldr	r3, [r7, #20]
 801151c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011520:	2b00      	cmp	r3, #0
 8011522:	d002      	beq.n	801152a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011524:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011528:	e009      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	f003 0308 	and.w	r3, r3, #8
 8011530:	2b00      	cmp	r3, #0
 8011532:	d002      	beq.n	801153a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011534:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8011538:	e001      	b.n	801153e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801153a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801153e:	4618      	mov	r0, r3
 8011540:	3720      	adds	r7, #32
 8011542:	46bd      	mov	sp, r7
 8011544:	bd80      	pop	{r7, pc}
 8011546:	bf00      	nop
 8011548:	20012000 	.word	0x20012000
 801154c:	10624dd3 	.word	0x10624dd3
 8011550:	fdffe008 	.word	0xfdffe008

08011554 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011554:	b480      	push	{r7}
 8011556:	b085      	sub	sp, #20
 8011558:	af00      	add	r7, sp, #0
 801155a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801155c:	4b1f      	ldr	r3, [pc, #124]	@ (80115dc <SDMMC_GetCmdResp2+0x88>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	4a1f      	ldr	r2, [pc, #124]	@ (80115e0 <SDMMC_GetCmdResp2+0x8c>)
 8011562:	fba2 2303 	umull	r2, r3, r2, r3
 8011566:	0a5b      	lsrs	r3, r3, #9
 8011568:	f241 3288 	movw	r2, #5000	@ 0x1388
 801156c:	fb02 f303 	mul.w	r3, r2, r3
 8011570:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	1e5a      	subs	r2, r3, #1
 8011576:	60fa      	str	r2, [r7, #12]
 8011578:	2b00      	cmp	r3, #0
 801157a:	d102      	bne.n	8011582 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801157c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011580:	e026      	b.n	80115d0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011586:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011588:	68bb      	ldr	r3, [r7, #8]
 801158a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801158e:	2b00      	cmp	r3, #0
 8011590:	d0ef      	beq.n	8011572 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011592:	68bb      	ldr	r3, [r7, #8]
 8011594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011598:	2b00      	cmp	r3, #0
 801159a:	d1ea      	bne.n	8011572 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115a0:	f003 0304 	and.w	r3, r3, #4
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d004      	beq.n	80115b2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	2204      	movs	r2, #4
 80115ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80115ae:	2304      	movs	r3, #4
 80115b0:	e00e      	b.n	80115d0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115b6:	f003 0301 	and.w	r3, r3, #1
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d004      	beq.n	80115c8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	2201      	movs	r2, #1
 80115c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80115c4:	2301      	movs	r3, #1
 80115c6:	e003      	b.n	80115d0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	22c5      	movs	r2, #197	@ 0xc5
 80115cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80115ce:	2300      	movs	r3, #0
}
 80115d0:	4618      	mov	r0, r3
 80115d2:	3714      	adds	r7, #20
 80115d4:	46bd      	mov	sp, r7
 80115d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115da:	4770      	bx	lr
 80115dc:	20012000 	.word	0x20012000
 80115e0:	10624dd3 	.word	0x10624dd3

080115e4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b085      	sub	sp, #20
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80115ec:	4b1a      	ldr	r3, [pc, #104]	@ (8011658 <SDMMC_GetCmdResp3+0x74>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	4a1a      	ldr	r2, [pc, #104]	@ (801165c <SDMMC_GetCmdResp3+0x78>)
 80115f2:	fba2 2303 	umull	r2, r3, r2, r3
 80115f6:	0a5b      	lsrs	r3, r3, #9
 80115f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80115fc:	fb02 f303 	mul.w	r3, r2, r3
 8011600:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	1e5a      	subs	r2, r3, #1
 8011606:	60fa      	str	r2, [r7, #12]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d102      	bne.n	8011612 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801160c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011610:	e01b      	b.n	801164a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011616:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801161e:	2b00      	cmp	r3, #0
 8011620:	d0ef      	beq.n	8011602 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011628:	2b00      	cmp	r3, #0
 801162a:	d1ea      	bne.n	8011602 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011630:	f003 0304 	and.w	r3, r3, #4
 8011634:	2b00      	cmp	r3, #0
 8011636:	d004      	beq.n	8011642 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	2204      	movs	r2, #4
 801163c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801163e:	2304      	movs	r3, #4
 8011640:	e003      	b.n	801164a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	22c5      	movs	r2, #197	@ 0xc5
 8011646:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011648:	2300      	movs	r3, #0
}
 801164a:	4618      	mov	r0, r3
 801164c:	3714      	adds	r7, #20
 801164e:	46bd      	mov	sp, r7
 8011650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011654:	4770      	bx	lr
 8011656:	bf00      	nop
 8011658:	20012000 	.word	0x20012000
 801165c:	10624dd3 	.word	0x10624dd3

08011660 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b088      	sub	sp, #32
 8011664:	af00      	add	r7, sp, #0
 8011666:	60f8      	str	r0, [r7, #12]
 8011668:	460b      	mov	r3, r1
 801166a:	607a      	str	r2, [r7, #4]
 801166c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801166e:	4b35      	ldr	r3, [pc, #212]	@ (8011744 <SDMMC_GetCmdResp6+0xe4>)
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	4a35      	ldr	r2, [pc, #212]	@ (8011748 <SDMMC_GetCmdResp6+0xe8>)
 8011674:	fba2 2303 	umull	r2, r3, r2, r3
 8011678:	0a5b      	lsrs	r3, r3, #9
 801167a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801167e:	fb02 f303 	mul.w	r3, r2, r3
 8011682:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011684:	69fb      	ldr	r3, [r7, #28]
 8011686:	1e5a      	subs	r2, r3, #1
 8011688:	61fa      	str	r2, [r7, #28]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d102      	bne.n	8011694 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801168e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011692:	e052      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011698:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801169a:	69bb      	ldr	r3, [r7, #24]
 801169c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d0ef      	beq.n	8011684 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80116a4:	69bb      	ldr	r3, [r7, #24]
 80116a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d1ea      	bne.n	8011684 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80116b2:	f003 0304 	and.w	r3, r3, #4
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d004      	beq.n	80116c4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	2204      	movs	r2, #4
 80116be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80116c0:	2304      	movs	r3, #4
 80116c2:	e03a      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80116c8:	f003 0301 	and.w	r3, r3, #1
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d004      	beq.n	80116da <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	2201      	movs	r2, #1
 80116d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80116d6:	2301      	movs	r3, #1
 80116d8:	e02f      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80116da:	68f8      	ldr	r0, [r7, #12]
 80116dc:	f7ff fbca 	bl	8010e74 <SDMMC_GetCommandResponse>
 80116e0:	4603      	mov	r3, r0
 80116e2:	461a      	mov	r2, r3
 80116e4:	7afb      	ldrb	r3, [r7, #11]
 80116e6:	4293      	cmp	r3, r2
 80116e8:	d001      	beq.n	80116ee <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80116ea:	2301      	movs	r3, #1
 80116ec:	e025      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	22c5      	movs	r2, #197	@ 0xc5
 80116f2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80116f4:	2100      	movs	r1, #0
 80116f6:	68f8      	ldr	r0, [r7, #12]
 80116f8:	f7ff fbc9 	bl	8010e8e <SDMMC_GetResponse>
 80116fc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80116fe:	697b      	ldr	r3, [r7, #20]
 8011700:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011704:	2b00      	cmp	r3, #0
 8011706:	d106      	bne.n	8011716 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	0c1b      	lsrs	r3, r3, #16
 801170c:	b29a      	uxth	r2, r3
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8011712:	2300      	movs	r3, #0
 8011714:	e011      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011716:	697b      	ldr	r3, [r7, #20]
 8011718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801171c:	2b00      	cmp	r3, #0
 801171e:	d002      	beq.n	8011726 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011720:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011724:	e009      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011726:	697b      	ldr	r3, [r7, #20]
 8011728:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801172c:	2b00      	cmp	r3, #0
 801172e:	d002      	beq.n	8011736 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011730:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011734:	e001      	b.n	801173a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011736:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801173a:	4618      	mov	r0, r3
 801173c:	3720      	adds	r7, #32
 801173e:	46bd      	mov	sp, r7
 8011740:	bd80      	pop	{r7, pc}
 8011742:	bf00      	nop
 8011744:	20012000 	.word	0x20012000
 8011748:	10624dd3 	.word	0x10624dd3

0801174c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801174c:	b480      	push	{r7}
 801174e:	b085      	sub	sp, #20
 8011750:	af00      	add	r7, sp, #0
 8011752:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011754:	4b22      	ldr	r3, [pc, #136]	@ (80117e0 <SDMMC_GetCmdResp7+0x94>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	4a22      	ldr	r2, [pc, #136]	@ (80117e4 <SDMMC_GetCmdResp7+0x98>)
 801175a:	fba2 2303 	umull	r2, r3, r2, r3
 801175e:	0a5b      	lsrs	r3, r3, #9
 8011760:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011764:	fb02 f303 	mul.w	r3, r2, r3
 8011768:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	1e5a      	subs	r2, r3, #1
 801176e:	60fa      	str	r2, [r7, #12]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d102      	bne.n	801177a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011774:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011778:	e02c      	b.n	80117d4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801177e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011780:	68bb      	ldr	r3, [r7, #8]
 8011782:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011786:	2b00      	cmp	r3, #0
 8011788:	d0ef      	beq.n	801176a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011790:	2b00      	cmp	r3, #0
 8011792:	d1ea      	bne.n	801176a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011798:	f003 0304 	and.w	r3, r3, #4
 801179c:	2b00      	cmp	r3, #0
 801179e:	d004      	beq.n	80117aa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	2204      	movs	r2, #4
 80117a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80117a6:	2304      	movs	r3, #4
 80117a8:	e014      	b.n	80117d4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117ae:	f003 0301 	and.w	r3, r3, #1
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d004      	beq.n	80117c0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	2201      	movs	r2, #1
 80117ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80117bc:	2301      	movs	r3, #1
 80117be:	e009      	b.n	80117d4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d002      	beq.n	80117d2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2240      	movs	r2, #64	@ 0x40
 80117d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80117d2:	2300      	movs	r3, #0
  
}
 80117d4:	4618      	mov	r0, r3
 80117d6:	3714      	adds	r7, #20
 80117d8:	46bd      	mov	sp, r7
 80117da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117de:	4770      	bx	lr
 80117e0:	20012000 	.word	0x20012000
 80117e4:	10624dd3 	.word	0x10624dd3

080117e8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80117e8:	b480      	push	{r7}
 80117ea:	b085      	sub	sp, #20
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80117f0:	4b11      	ldr	r3, [pc, #68]	@ (8011838 <SDMMC_GetCmdError+0x50>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	4a11      	ldr	r2, [pc, #68]	@ (801183c <SDMMC_GetCmdError+0x54>)
 80117f6:	fba2 2303 	umull	r2, r3, r2, r3
 80117fa:	0a5b      	lsrs	r3, r3, #9
 80117fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011800:	fb02 f303 	mul.w	r3, r2, r3
 8011804:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	1e5a      	subs	r2, r3, #1
 801180a:	60fa      	str	r2, [r7, #12]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d102      	bne.n	8011816 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011810:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011814:	e009      	b.n	801182a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801181e:	2b00      	cmp	r3, #0
 8011820:	d0f1      	beq.n	8011806 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	22c5      	movs	r2, #197	@ 0xc5
 8011826:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8011828:	2300      	movs	r3, #0
}
 801182a:	4618      	mov	r0, r3
 801182c:	3714      	adds	r7, #20
 801182e:	46bd      	mov	sp, r7
 8011830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011834:	4770      	bx	lr
 8011836:	bf00      	nop
 8011838:	20012000 	.word	0x20012000
 801183c:	10624dd3 	.word	0x10624dd3

08011840 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011840:	b084      	sub	sp, #16
 8011842:	b580      	push	{r7, lr}
 8011844:	b084      	sub	sp, #16
 8011846:	af00      	add	r7, sp, #0
 8011848:	6078      	str	r0, [r7, #4]
 801184a:	f107 001c 	add.w	r0, r7, #28
 801184e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011852:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8011856:	2b01      	cmp	r3, #1
 8011858:	d121      	bne.n	801189e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801185e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	68da      	ldr	r2, [r3, #12]
 801186a:	4b21      	ldr	r3, [pc, #132]	@ (80118f0 <USB_CoreInit+0xb0>)
 801186c:	4013      	ands	r3, r2
 801186e:	687a      	ldr	r2, [r7, #4]
 8011870:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	68db      	ldr	r3, [r3, #12]
 8011876:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801187e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011882:	2b01      	cmp	r3, #1
 8011884:	d105      	bne.n	8011892 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	68db      	ldr	r3, [r3, #12]
 801188a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011892:	6878      	ldr	r0, [r7, #4]
 8011894:	f000 f9d4 	bl	8011c40 <USB_CoreReset>
 8011898:	4603      	mov	r3, r0
 801189a:	73fb      	strb	r3, [r7, #15]
 801189c:	e010      	b.n	80118c0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	68db      	ldr	r3, [r3, #12]
 80118a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80118aa:	6878      	ldr	r0, [r7, #4]
 80118ac:	f000 f9c8 	bl	8011c40 <USB_CoreReset>
 80118b0:	4603      	mov	r3, r0
 80118b2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118b8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80118c0:	7fbb      	ldrb	r3, [r7, #30]
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	d10b      	bne.n	80118de <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	689b      	ldr	r3, [r3, #8]
 80118ca:	f043 0206 	orr.w	r2, r3, #6
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	689b      	ldr	r3, [r3, #8]
 80118d6:	f043 0220 	orr.w	r2, r3, #32
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80118de:	7bfb      	ldrb	r3, [r7, #15]
}
 80118e0:	4618      	mov	r0, r3
 80118e2:	3710      	adds	r7, #16
 80118e4:	46bd      	mov	sp, r7
 80118e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80118ea:	b004      	add	sp, #16
 80118ec:	4770      	bx	lr
 80118ee:	bf00      	nop
 80118f0:	ffbdffbf 	.word	0xffbdffbf

080118f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80118f4:	b480      	push	{r7}
 80118f6:	b083      	sub	sp, #12
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	689b      	ldr	r3, [r3, #8]
 8011900:	f043 0201 	orr.w	r2, r3, #1
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011908:	2300      	movs	r3, #0
}
 801190a:	4618      	mov	r0, r3
 801190c:	370c      	adds	r7, #12
 801190e:	46bd      	mov	sp, r7
 8011910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011914:	4770      	bx	lr

08011916 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011916:	b480      	push	{r7}
 8011918:	b083      	sub	sp, #12
 801191a:	af00      	add	r7, sp, #0
 801191c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	689b      	ldr	r3, [r3, #8]
 8011922:	f023 0201 	bic.w	r2, r3, #1
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801192a:	2300      	movs	r3, #0
}
 801192c:	4618      	mov	r0, r3
 801192e:	370c      	adds	r7, #12
 8011930:	46bd      	mov	sp, r7
 8011932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011936:	4770      	bx	lr

08011938 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b084      	sub	sp, #16
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
 8011940:	460b      	mov	r3, r1
 8011942:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011944:	2300      	movs	r3, #0
 8011946:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	68db      	ldr	r3, [r3, #12]
 801194c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011954:	78fb      	ldrb	r3, [r7, #3]
 8011956:	2b01      	cmp	r3, #1
 8011958:	d115      	bne.n	8011986 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	68db      	ldr	r3, [r3, #12]
 801195e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011966:	200a      	movs	r0, #10
 8011968:	f7f3 feca 	bl	8005700 <HAL_Delay>
      ms += 10U;
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	330a      	adds	r3, #10
 8011970:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011972:	6878      	ldr	r0, [r7, #4]
 8011974:	f000 f956 	bl	8011c24 <USB_GetMode>
 8011978:	4603      	mov	r3, r0
 801197a:	2b01      	cmp	r3, #1
 801197c:	d01e      	beq.n	80119bc <USB_SetCurrentMode+0x84>
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	2bc7      	cmp	r3, #199	@ 0xc7
 8011982:	d9f0      	bls.n	8011966 <USB_SetCurrentMode+0x2e>
 8011984:	e01a      	b.n	80119bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011986:	78fb      	ldrb	r3, [r7, #3]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d115      	bne.n	80119b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	68db      	ldr	r3, [r3, #12]
 8011990:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011998:	200a      	movs	r0, #10
 801199a:	f7f3 feb1 	bl	8005700 <HAL_Delay>
      ms += 10U;
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	330a      	adds	r3, #10
 80119a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80119a4:	6878      	ldr	r0, [r7, #4]
 80119a6:	f000 f93d 	bl	8011c24 <USB_GetMode>
 80119aa:	4603      	mov	r3, r0
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d005      	beq.n	80119bc <USB_SetCurrentMode+0x84>
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80119b4:	d9f0      	bls.n	8011998 <USB_SetCurrentMode+0x60>
 80119b6:	e001      	b.n	80119bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80119b8:	2301      	movs	r3, #1
 80119ba:	e005      	b.n	80119c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	2bc8      	cmp	r3, #200	@ 0xc8
 80119c0:	d101      	bne.n	80119c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80119c2:	2301      	movs	r3, #1
 80119c4:	e000      	b.n	80119c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80119c6:	2300      	movs	r3, #0
}
 80119c8:	4618      	mov	r0, r3
 80119ca:	3710      	adds	r7, #16
 80119cc:	46bd      	mov	sp, r7
 80119ce:	bd80      	pop	{r7, pc}

080119d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80119d0:	b480      	push	{r7}
 80119d2:	b085      	sub	sp, #20
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
 80119d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80119da:	2300      	movs	r3, #0
 80119dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	3301      	adds	r3, #1
 80119e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80119ea:	d901      	bls.n	80119f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80119ec:	2303      	movs	r3, #3
 80119ee:	e01b      	b.n	8011a28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	691b      	ldr	r3, [r3, #16]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	daf2      	bge.n	80119de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80119f8:	2300      	movs	r3, #0
 80119fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80119fc:	683b      	ldr	r3, [r7, #0]
 80119fe:	019b      	lsls	r3, r3, #6
 8011a00:	f043 0220 	orr.w	r2, r3, #32
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	3301      	adds	r3, #1
 8011a0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a14:	d901      	bls.n	8011a1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011a16:	2303      	movs	r3, #3
 8011a18:	e006      	b.n	8011a28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	691b      	ldr	r3, [r3, #16]
 8011a1e:	f003 0320 	and.w	r3, r3, #32
 8011a22:	2b20      	cmp	r3, #32
 8011a24:	d0f0      	beq.n	8011a08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011a26:	2300      	movs	r3, #0
}
 8011a28:	4618      	mov	r0, r3
 8011a2a:	3714      	adds	r7, #20
 8011a2c:	46bd      	mov	sp, r7
 8011a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a32:	4770      	bx	lr

08011a34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011a34:	b480      	push	{r7}
 8011a36:	b085      	sub	sp, #20
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	3301      	adds	r3, #1
 8011a44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a4c:	d901      	bls.n	8011a52 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011a4e:	2303      	movs	r3, #3
 8011a50:	e018      	b.n	8011a84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	691b      	ldr	r3, [r3, #16]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	daf2      	bge.n	8011a40 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011a5a:	2300      	movs	r3, #0
 8011a5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	2210      	movs	r2, #16
 8011a62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	3301      	adds	r3, #1
 8011a68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a70:	d901      	bls.n	8011a76 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011a72:	2303      	movs	r3, #3
 8011a74:	e006      	b.n	8011a84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	691b      	ldr	r3, [r3, #16]
 8011a7a:	f003 0310 	and.w	r3, r3, #16
 8011a7e:	2b10      	cmp	r3, #16
 8011a80:	d0f0      	beq.n	8011a64 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011a82:	2300      	movs	r3, #0
}
 8011a84:	4618      	mov	r0, r3
 8011a86:	3714      	adds	r7, #20
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8e:	4770      	bx	lr

08011a90 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011a90:	b480      	push	{r7}
 8011a92:	b089      	sub	sp, #36	@ 0x24
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60f8      	str	r0, [r7, #12]
 8011a98:	60b9      	str	r1, [r7, #8]
 8011a9a:	4611      	mov	r1, r2
 8011a9c:	461a      	mov	r2, r3
 8011a9e:	460b      	mov	r3, r1
 8011aa0:	71fb      	strb	r3, [r7, #7]
 8011aa2:	4613      	mov	r3, r2
 8011aa4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011aaa:	68bb      	ldr	r3, [r7, #8]
 8011aac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011aae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d123      	bne.n	8011afe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011ab6:	88bb      	ldrh	r3, [r7, #4]
 8011ab8:	3303      	adds	r3, #3
 8011aba:	089b      	lsrs	r3, r3, #2
 8011abc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011abe:	2300      	movs	r3, #0
 8011ac0:	61bb      	str	r3, [r7, #24]
 8011ac2:	e018      	b.n	8011af6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011ac4:	79fb      	ldrb	r3, [r7, #7]
 8011ac6:	031a      	lsls	r2, r3, #12
 8011ac8:	697b      	ldr	r3, [r7, #20]
 8011aca:	4413      	add	r3, r2
 8011acc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011ad0:	461a      	mov	r2, r3
 8011ad2:	69fb      	ldr	r3, [r7, #28]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011ad8:	69fb      	ldr	r3, [r7, #28]
 8011ada:	3301      	adds	r3, #1
 8011adc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011ade:	69fb      	ldr	r3, [r7, #28]
 8011ae0:	3301      	adds	r3, #1
 8011ae2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011ae4:	69fb      	ldr	r3, [r7, #28]
 8011ae6:	3301      	adds	r3, #1
 8011ae8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011aea:	69fb      	ldr	r3, [r7, #28]
 8011aec:	3301      	adds	r3, #1
 8011aee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011af0:	69bb      	ldr	r3, [r7, #24]
 8011af2:	3301      	adds	r3, #1
 8011af4:	61bb      	str	r3, [r7, #24]
 8011af6:	69ba      	ldr	r2, [r7, #24]
 8011af8:	693b      	ldr	r3, [r7, #16]
 8011afa:	429a      	cmp	r2, r3
 8011afc:	d3e2      	bcc.n	8011ac4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8011afe:	2300      	movs	r3, #0
}
 8011b00:	4618      	mov	r0, r3
 8011b02:	3724      	adds	r7, #36	@ 0x24
 8011b04:	46bd      	mov	sp, r7
 8011b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0a:	4770      	bx	lr

08011b0c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011b0c:	b480      	push	{r7}
 8011b0e:	b08b      	sub	sp, #44	@ 0x2c
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	60f8      	str	r0, [r7, #12]
 8011b14:	60b9      	str	r1, [r7, #8]
 8011b16:	4613      	mov	r3, r2
 8011b18:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8011b1e:	68bb      	ldr	r3, [r7, #8]
 8011b20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011b22:	88fb      	ldrh	r3, [r7, #6]
 8011b24:	089b      	lsrs	r3, r3, #2
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011b2a:	88fb      	ldrh	r3, [r7, #6]
 8011b2c:	f003 0303 	and.w	r3, r3, #3
 8011b30:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011b32:	2300      	movs	r3, #0
 8011b34:	623b      	str	r3, [r7, #32]
 8011b36:	e014      	b.n	8011b62 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011b38:	69bb      	ldr	r3, [r7, #24]
 8011b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011b3e:	681a      	ldr	r2, [r3, #0]
 8011b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b42:	601a      	str	r2, [r3, #0]
    pDest++;
 8011b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b46:	3301      	adds	r3, #1
 8011b48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b4c:	3301      	adds	r3, #1
 8011b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b52:	3301      	adds	r3, #1
 8011b54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b58:	3301      	adds	r3, #1
 8011b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011b5c:	6a3b      	ldr	r3, [r7, #32]
 8011b5e:	3301      	adds	r3, #1
 8011b60:	623b      	str	r3, [r7, #32]
 8011b62:	6a3a      	ldr	r2, [r7, #32]
 8011b64:	697b      	ldr	r3, [r7, #20]
 8011b66:	429a      	cmp	r2, r3
 8011b68:	d3e6      	bcc.n	8011b38 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011b6a:	8bfb      	ldrh	r3, [r7, #30]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d01e      	beq.n	8011bae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011b70:	2300      	movs	r3, #0
 8011b72:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011b74:	69bb      	ldr	r3, [r7, #24]
 8011b76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011b7a:	461a      	mov	r2, r3
 8011b7c:	f107 0310 	add.w	r3, r7, #16
 8011b80:	6812      	ldr	r2, [r2, #0]
 8011b82:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011b84:	693a      	ldr	r2, [r7, #16]
 8011b86:	6a3b      	ldr	r3, [r7, #32]
 8011b88:	b2db      	uxtb	r3, r3
 8011b8a:	00db      	lsls	r3, r3, #3
 8011b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8011b90:	b2da      	uxtb	r2, r3
 8011b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b94:	701a      	strb	r2, [r3, #0]
      i++;
 8011b96:	6a3b      	ldr	r3, [r7, #32]
 8011b98:	3301      	adds	r3, #1
 8011b9a:	623b      	str	r3, [r7, #32]
      pDest++;
 8011b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b9e:	3301      	adds	r3, #1
 8011ba0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011ba2:	8bfb      	ldrh	r3, [r7, #30]
 8011ba4:	3b01      	subs	r3, #1
 8011ba6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011ba8:	8bfb      	ldrh	r3, [r7, #30]
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d1ea      	bne.n	8011b84 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	372c      	adds	r7, #44	@ 0x2c
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bba:	4770      	bx	lr

08011bbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b085      	sub	sp, #20
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	695b      	ldr	r3, [r3, #20]
 8011bc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	699b      	ldr	r3, [r3, #24]
 8011bce:	68fa      	ldr	r2, [r7, #12]
 8011bd0:	4013      	ands	r3, r2
 8011bd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3714      	adds	r7, #20
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be0:	4770      	bx	lr

08011be2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8011be2:	b480      	push	{r7}
 8011be4:	b085      	sub	sp, #20
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	6078      	str	r0, [r7, #4]
 8011bea:	460b      	mov	r3, r1
 8011bec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8011bf2:	78fb      	ldrb	r3, [r7, #3]
 8011bf4:	015a      	lsls	r2, r3, #5
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	4413      	add	r3, r2
 8011bfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bfe:	689b      	ldr	r3, [r3, #8]
 8011c00:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8011c02:	78fb      	ldrb	r3, [r7, #3]
 8011c04:	015a      	lsls	r2, r3, #5
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	4413      	add	r3, r2
 8011c0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c0e:	68db      	ldr	r3, [r3, #12]
 8011c10:	68ba      	ldr	r2, [r7, #8]
 8011c12:	4013      	ands	r3, r2
 8011c14:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011c16:	68bb      	ldr	r3, [r7, #8]
}
 8011c18:	4618      	mov	r0, r3
 8011c1a:	3714      	adds	r7, #20
 8011c1c:	46bd      	mov	sp, r7
 8011c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c22:	4770      	bx	lr

08011c24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011c24:	b480      	push	{r7}
 8011c26:	b083      	sub	sp, #12
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	695b      	ldr	r3, [r3, #20]
 8011c30:	f003 0301 	and.w	r3, r3, #1
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	370c      	adds	r7, #12
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3e:	4770      	bx	lr

08011c40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011c40:	b480      	push	{r7}
 8011c42:	b085      	sub	sp, #20
 8011c44:	af00      	add	r7, sp, #0
 8011c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011c48:	2300      	movs	r3, #0
 8011c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	3301      	adds	r3, #1
 8011c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c58:	d901      	bls.n	8011c5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011c5a:	2303      	movs	r3, #3
 8011c5c:	e022      	b.n	8011ca4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	691b      	ldr	r3, [r3, #16]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	daf2      	bge.n	8011c4c <USB_CoreReset+0xc>

  count = 10U;
 8011c66:	230a      	movs	r3, #10
 8011c68:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8011c6a:	e002      	b.n	8011c72 <USB_CoreReset+0x32>
  {
    count--;
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	3b01      	subs	r3, #1
 8011c70:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d1f9      	bne.n	8011c6c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	691b      	ldr	r3, [r3, #16]
 8011c7c:	f043 0201 	orr.w	r2, r3, #1
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	3301      	adds	r3, #1
 8011c88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c90:	d901      	bls.n	8011c96 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8011c92:	2303      	movs	r3, #3
 8011c94:	e006      	b.n	8011ca4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	691b      	ldr	r3, [r3, #16]
 8011c9a:	f003 0301 	and.w	r3, r3, #1
 8011c9e:	2b01      	cmp	r3, #1
 8011ca0:	d0f0      	beq.n	8011c84 <USB_CoreReset+0x44>

  return HAL_OK;
 8011ca2:	2300      	movs	r3, #0
}
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	3714      	adds	r7, #20
 8011ca8:	46bd      	mov	sp, r7
 8011caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cae:	4770      	bx	lr

08011cb0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011cb0:	b084      	sub	sp, #16
 8011cb2:	b580      	push	{r7, lr}
 8011cb4:	b086      	sub	sp, #24
 8011cb6:	af00      	add	r7, sp, #0
 8011cb8:	6078      	str	r0, [r7, #4]
 8011cba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8011cbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011cd0:	461a      	mov	r2, r3
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011cda:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	68db      	ldr	r3, [r3, #12]
 8011ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d119      	bne.n	8011d22 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8011cee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011cf2:	2b01      	cmp	r3, #1
 8011cf4:	d10a      	bne.n	8011d0c <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	68fa      	ldr	r2, [r7, #12]
 8011d00:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011d04:	f043 0304 	orr.w	r3, r3, #4
 8011d08:	6013      	str	r3, [r2, #0]
 8011d0a:	e014      	b.n	8011d36 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	68fa      	ldr	r2, [r7, #12]
 8011d16:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011d1a:	f023 0304 	bic.w	r3, r3, #4
 8011d1e:	6013      	str	r3, [r2, #0]
 8011d20:	e009      	b.n	8011d36 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	68fa      	ldr	r2, [r7, #12]
 8011d2c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011d30:	f023 0304 	bic.w	r3, r3, #4
 8011d34:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011d36:	2110      	movs	r1, #16
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f7ff fe49 	bl	80119d0 <USB_FlushTxFifo>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d001      	beq.n	8011d48 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8011d44:	2301      	movs	r3, #1
 8011d46:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011d48:	6878      	ldr	r0, [r7, #4]
 8011d4a:	f7ff fe73 	bl	8011a34 <USB_FlushRxFifo>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d001      	beq.n	8011d58 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8011d54:	2301      	movs	r3, #1
 8011d56:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8011d58:	2300      	movs	r3, #0
 8011d5a:	613b      	str	r3, [r7, #16]
 8011d5c:	e015      	b.n	8011d8a <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8011d5e:	693b      	ldr	r3, [r7, #16]
 8011d60:	015a      	lsls	r2, r3, #5
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	4413      	add	r3, r2
 8011d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d6a:	461a      	mov	r2, r3
 8011d6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011d70:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8011d72:	693b      	ldr	r3, [r7, #16]
 8011d74:	015a      	lsls	r2, r3, #5
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	4413      	add	r3, r2
 8011d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d7e:	461a      	mov	r2, r3
 8011d80:	2300      	movs	r3, #0
 8011d82:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8011d84:	693b      	ldr	r3, [r7, #16]
 8011d86:	3301      	adds	r3, #1
 8011d88:	613b      	str	r3, [r7, #16]
 8011d8a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011d8e:	461a      	mov	r2, r3
 8011d90:	693b      	ldr	r3, [r7, #16]
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d3e3      	bcc.n	8011d5e <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	2200      	movs	r2, #0
 8011d9a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011da2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	4a18      	ldr	r2, [pc, #96]	@ (8011e08 <USB_HostInit+0x158>)
 8011da8:	4293      	cmp	r3, r2
 8011daa:	d10b      	bne.n	8011dc4 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011db2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	4a15      	ldr	r2, [pc, #84]	@ (8011e0c <USB_HostInit+0x15c>)
 8011db8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	4a14      	ldr	r2, [pc, #80]	@ (8011e10 <USB_HostInit+0x160>)
 8011dbe:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011dc2:	e009      	b.n	8011dd8 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	2280      	movs	r2, #128	@ 0x80
 8011dc8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	4a11      	ldr	r2, [pc, #68]	@ (8011e14 <USB_HostInit+0x164>)
 8011dce:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	4a11      	ldr	r2, [pc, #68]	@ (8011e18 <USB_HostInit+0x168>)
 8011dd4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d105      	bne.n	8011dec <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	699b      	ldr	r3, [r3, #24]
 8011de4:	f043 0210 	orr.w	r2, r3, #16
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	699a      	ldr	r2, [r3, #24]
 8011df0:	4b0a      	ldr	r3, [pc, #40]	@ (8011e1c <USB_HostInit+0x16c>)
 8011df2:	4313      	orrs	r3, r2
 8011df4:	687a      	ldr	r2, [r7, #4]
 8011df6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8011df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3718      	adds	r7, #24
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011e04:	b004      	add	sp, #16
 8011e06:	4770      	bx	lr
 8011e08:	40040000 	.word	0x40040000
 8011e0c:	01000200 	.word	0x01000200
 8011e10:	00e00300 	.word	0x00e00300
 8011e14:	00600080 	.word	0x00600080
 8011e18:	004000e0 	.word	0x004000e0
 8011e1c:	a3200008 	.word	0xa3200008

08011e20 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8011e20:	b480      	push	{r7}
 8011e22:	b085      	sub	sp, #20
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
 8011e28:	460b      	mov	r3, r1
 8011e2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011e3e:	f023 0303 	bic.w	r3, r3, #3
 8011e42:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011e4a:	681a      	ldr	r2, [r3, #0]
 8011e4c:	78fb      	ldrb	r3, [r7, #3]
 8011e4e:	f003 0303 	and.w	r3, r3, #3
 8011e52:	68f9      	ldr	r1, [r7, #12]
 8011e54:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011e58:	4313      	orrs	r3, r2
 8011e5a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011e5c:	78fb      	ldrb	r3, [r7, #3]
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	d107      	bne.n	8011e72 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011e68:	461a      	mov	r2, r3
 8011e6a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8011e6e:	6053      	str	r3, [r2, #4]
 8011e70:	e00c      	b.n	8011e8c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8011e72:	78fb      	ldrb	r3, [r7, #3]
 8011e74:	2b02      	cmp	r3, #2
 8011e76:	d107      	bne.n	8011e88 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011e7e:	461a      	mov	r2, r3
 8011e80:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011e84:	6053      	str	r3, [r2, #4]
 8011e86:	e001      	b.n	8011e8c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011e88:	2301      	movs	r3, #1
 8011e8a:	e000      	b.n	8011e8e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011e8c:	2300      	movs	r3, #0
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	3714      	adds	r7, #20
 8011e92:	46bd      	mov	sp, r7
 8011e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e98:	4770      	bx	lr

08011e9a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8011e9a:	b580      	push	{r7, lr}
 8011e9c:	b084      	sub	sp, #16
 8011e9e:	af00      	add	r7, sp, #0
 8011ea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011eba:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8011ebc:	68bb      	ldr	r3, [r7, #8]
 8011ebe:	68fa      	ldr	r2, [r7, #12]
 8011ec0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011ec8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8011eca:	2064      	movs	r0, #100	@ 0x64
 8011ecc:	f7f3 fc18 	bl	8005700 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	68fa      	ldr	r2, [r7, #12]
 8011ed4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ed8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011edc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8011ede:	200a      	movs	r0, #10
 8011ee0:	f7f3 fc0e 	bl	8005700 <HAL_Delay>

  return HAL_OK;
 8011ee4:	2300      	movs	r3, #0
}
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	3710      	adds	r7, #16
 8011eea:	46bd      	mov	sp, r7
 8011eec:	bd80      	pop	{r7, pc}

08011eee <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8011eee:	b480      	push	{r7}
 8011ef0:	b085      	sub	sp, #20
 8011ef2:	af00      	add	r7, sp, #0
 8011ef4:	6078      	str	r0, [r7, #4]
 8011ef6:	460b      	mov	r3, r1
 8011ef8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011efe:	2300      	movs	r3, #0
 8011f00:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011f12:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8011f14:	68bb      	ldr	r3, [r7, #8]
 8011f16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d109      	bne.n	8011f32 <USB_DriveVbus+0x44>
 8011f1e:	78fb      	ldrb	r3, [r7, #3]
 8011f20:	2b01      	cmp	r3, #1
 8011f22:	d106      	bne.n	8011f32 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8011f24:	68bb      	ldr	r3, [r7, #8]
 8011f26:	68fa      	ldr	r2, [r7, #12]
 8011f28:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011f2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011f30:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8011f32:	68bb      	ldr	r3, [r7, #8]
 8011f34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011f3c:	d109      	bne.n	8011f52 <USB_DriveVbus+0x64>
 8011f3e:	78fb      	ldrb	r3, [r7, #3]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d106      	bne.n	8011f52 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8011f44:	68bb      	ldr	r3, [r7, #8]
 8011f46:	68fa      	ldr	r2, [r7, #12]
 8011f48:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011f4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011f50:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011f52:	2300      	movs	r3, #0
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3714      	adds	r7, #20
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5e:	4770      	bx	lr

08011f60 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011f60:	b480      	push	{r7}
 8011f62:	b085      	sub	sp, #20
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011f7a:	68bb      	ldr	r3, [r7, #8]
 8011f7c:	0c5b      	lsrs	r3, r3, #17
 8011f7e:	f003 0303 	and.w	r3, r3, #3
}
 8011f82:	4618      	mov	r0, r3
 8011f84:	3714      	adds	r7, #20
 8011f86:	46bd      	mov	sp, r7
 8011f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8c:	4770      	bx	lr

08011f8e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011f8e:	b480      	push	{r7}
 8011f90:	b085      	sub	sp, #20
 8011f92:	af00      	add	r7, sp, #0
 8011f94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011fa0:	689b      	ldr	r3, [r3, #8]
 8011fa2:	b29b      	uxth	r3, r3
}
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	3714      	adds	r7, #20
 8011fa8:	46bd      	mov	sp, r7
 8011faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fae:	4770      	bx	lr

08011fb0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b088      	sub	sp, #32
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	6078      	str	r0, [r7, #4]
 8011fb8:	4608      	mov	r0, r1
 8011fba:	4611      	mov	r1, r2
 8011fbc:	461a      	mov	r2, r3
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	70fb      	strb	r3, [r7, #3]
 8011fc2:	460b      	mov	r3, r1
 8011fc4:	70bb      	strb	r3, [r7, #2]
 8011fc6:	4613      	mov	r3, r2
 8011fc8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8011fd2:	78fb      	ldrb	r3, [r7, #3]
 8011fd4:	015a      	lsls	r2, r3, #5
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	4413      	add	r3, r2
 8011fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fde:	461a      	mov	r2, r3
 8011fe0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011fe4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8011fe6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011fea:	2b03      	cmp	r3, #3
 8011fec:	d87c      	bhi.n	80120e8 <USB_HC_Init+0x138>
 8011fee:	a201      	add	r2, pc, #4	@ (adr r2, 8011ff4 <USB_HC_Init+0x44>)
 8011ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ff4:	08012005 	.word	0x08012005
 8011ff8:	080120ab 	.word	0x080120ab
 8011ffc:	08012005 	.word	0x08012005
 8012000:	0801206d 	.word	0x0801206d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8012004:	78fb      	ldrb	r3, [r7, #3]
 8012006:	015a      	lsls	r2, r3, #5
 8012008:	693b      	ldr	r3, [r7, #16]
 801200a:	4413      	add	r3, r2
 801200c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012010:	461a      	mov	r2, r3
 8012012:	f240 439d 	movw	r3, #1181	@ 0x49d
 8012016:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8012018:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801201c:	2b00      	cmp	r3, #0
 801201e:	da10      	bge.n	8012042 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8012020:	78fb      	ldrb	r3, [r7, #3]
 8012022:	015a      	lsls	r2, r3, #5
 8012024:	693b      	ldr	r3, [r7, #16]
 8012026:	4413      	add	r3, r2
 8012028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801202c:	68db      	ldr	r3, [r3, #12]
 801202e:	78fa      	ldrb	r2, [r7, #3]
 8012030:	0151      	lsls	r1, r2, #5
 8012032:	693a      	ldr	r2, [r7, #16]
 8012034:	440a      	add	r2, r1
 8012036:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801203a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801203e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8012040:	e055      	b.n	80120ee <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	4a6f      	ldr	r2, [pc, #444]	@ (8012204 <USB_HC_Init+0x254>)
 8012046:	4293      	cmp	r3, r2
 8012048:	d151      	bne.n	80120ee <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801204a:	78fb      	ldrb	r3, [r7, #3]
 801204c:	015a      	lsls	r2, r3, #5
 801204e:	693b      	ldr	r3, [r7, #16]
 8012050:	4413      	add	r3, r2
 8012052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012056:	68db      	ldr	r3, [r3, #12]
 8012058:	78fa      	ldrb	r2, [r7, #3]
 801205a:	0151      	lsls	r1, r2, #5
 801205c:	693a      	ldr	r2, [r7, #16]
 801205e:	440a      	add	r2, r1
 8012060:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012064:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012068:	60d3      	str	r3, [r2, #12]
      break;
 801206a:	e040      	b.n	80120ee <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801206c:	78fb      	ldrb	r3, [r7, #3]
 801206e:	015a      	lsls	r2, r3, #5
 8012070:	693b      	ldr	r3, [r7, #16]
 8012072:	4413      	add	r3, r2
 8012074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012078:	461a      	mov	r2, r3
 801207a:	f240 639d 	movw	r3, #1693	@ 0x69d
 801207e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8012080:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012084:	2b00      	cmp	r3, #0
 8012086:	da34      	bge.n	80120f2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8012088:	78fb      	ldrb	r3, [r7, #3]
 801208a:	015a      	lsls	r2, r3, #5
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	4413      	add	r3, r2
 8012090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012094:	68db      	ldr	r3, [r3, #12]
 8012096:	78fa      	ldrb	r2, [r7, #3]
 8012098:	0151      	lsls	r1, r2, #5
 801209a:	693a      	ldr	r2, [r7, #16]
 801209c:	440a      	add	r2, r1
 801209e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80120a6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80120a8:	e023      	b.n	80120f2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80120aa:	78fb      	ldrb	r3, [r7, #3]
 80120ac:	015a      	lsls	r2, r3, #5
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	4413      	add	r3, r2
 80120b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120b6:	461a      	mov	r2, r3
 80120b8:	f240 2325 	movw	r3, #549	@ 0x225
 80120bc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80120be:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	da17      	bge.n	80120f6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80120c6:	78fb      	ldrb	r3, [r7, #3]
 80120c8:	015a      	lsls	r2, r3, #5
 80120ca:	693b      	ldr	r3, [r7, #16]
 80120cc:	4413      	add	r3, r2
 80120ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120d2:	68db      	ldr	r3, [r3, #12]
 80120d4:	78fa      	ldrb	r2, [r7, #3]
 80120d6:	0151      	lsls	r1, r2, #5
 80120d8:	693a      	ldr	r2, [r7, #16]
 80120da:	440a      	add	r2, r1
 80120dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120e0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80120e4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80120e6:	e006      	b.n	80120f6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80120e8:	2301      	movs	r3, #1
 80120ea:	77fb      	strb	r3, [r7, #31]
      break;
 80120ec:	e004      	b.n	80120f8 <USB_HC_Init+0x148>
      break;
 80120ee:	bf00      	nop
 80120f0:	e002      	b.n	80120f8 <USB_HC_Init+0x148>
      break;
 80120f2:	bf00      	nop
 80120f4:	e000      	b.n	80120f8 <USB_HC_Init+0x148>
      break;
 80120f6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80120f8:	78fb      	ldrb	r3, [r7, #3]
 80120fa:	015a      	lsls	r2, r3, #5
 80120fc:	693b      	ldr	r3, [r7, #16]
 80120fe:	4413      	add	r3, r2
 8012100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012104:	461a      	mov	r2, r3
 8012106:	2300      	movs	r3, #0
 8012108:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 801210a:	78fb      	ldrb	r3, [r7, #3]
 801210c:	015a      	lsls	r2, r3, #5
 801210e:	693b      	ldr	r3, [r7, #16]
 8012110:	4413      	add	r3, r2
 8012112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012116:	68db      	ldr	r3, [r3, #12]
 8012118:	78fa      	ldrb	r2, [r7, #3]
 801211a:	0151      	lsls	r1, r2, #5
 801211c:	693a      	ldr	r2, [r7, #16]
 801211e:	440a      	add	r2, r1
 8012120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012124:	f043 0302 	orr.w	r3, r3, #2
 8012128:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 801212a:	693b      	ldr	r3, [r7, #16]
 801212c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012130:	699a      	ldr	r2, [r3, #24]
 8012132:	78fb      	ldrb	r3, [r7, #3]
 8012134:	f003 030f 	and.w	r3, r3, #15
 8012138:	2101      	movs	r1, #1
 801213a:	fa01 f303 	lsl.w	r3, r1, r3
 801213e:	6939      	ldr	r1, [r7, #16]
 8012140:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8012144:	4313      	orrs	r3, r2
 8012146:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	699b      	ldr	r3, [r3, #24]
 801214c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8012154:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012158:	2b00      	cmp	r3, #0
 801215a:	da03      	bge.n	8012164 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801215c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012160:	61bb      	str	r3, [r7, #24]
 8012162:	e001      	b.n	8012168 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8012164:	2300      	movs	r3, #0
 8012166:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8012168:	6878      	ldr	r0, [r7, #4]
 801216a:	f7ff fef9 	bl	8011f60 <USB_GetHostSpeed>
 801216e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8012170:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012174:	2b02      	cmp	r3, #2
 8012176:	d106      	bne.n	8012186 <USB_HC_Init+0x1d6>
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	2b02      	cmp	r3, #2
 801217c:	d003      	beq.n	8012186 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801217e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8012182:	617b      	str	r3, [r7, #20]
 8012184:	e001      	b.n	801218a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8012186:	2300      	movs	r3, #0
 8012188:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801218a:	787b      	ldrb	r3, [r7, #1]
 801218c:	059b      	lsls	r3, r3, #22
 801218e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8012192:	78bb      	ldrb	r3, [r7, #2]
 8012194:	02db      	lsls	r3, r3, #11
 8012196:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801219a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801219c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80121a0:	049b      	lsls	r3, r3, #18
 80121a2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80121a6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80121a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80121aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80121ae:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80121b0:	69bb      	ldr	r3, [r7, #24]
 80121b2:	431a      	orrs	r2, r3
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80121b8:	78fa      	ldrb	r2, [r7, #3]
 80121ba:	0151      	lsls	r1, r2, #5
 80121bc:	693a      	ldr	r2, [r7, #16]
 80121be:	440a      	add	r2, r1
 80121c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80121c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80121c8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80121ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80121ce:	2b03      	cmp	r3, #3
 80121d0:	d003      	beq.n	80121da <USB_HC_Init+0x22a>
 80121d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80121d6:	2b01      	cmp	r3, #1
 80121d8:	d10f      	bne.n	80121fa <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80121da:	78fb      	ldrb	r3, [r7, #3]
 80121dc:	015a      	lsls	r2, r3, #5
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	4413      	add	r3, r2
 80121e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	78fa      	ldrb	r2, [r7, #3]
 80121ea:	0151      	lsls	r1, r2, #5
 80121ec:	693a      	ldr	r2, [r7, #16]
 80121ee:	440a      	add	r2, r1
 80121f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80121f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80121f8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80121fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	3720      	adds	r7, #32
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}
 8012204:	40040000 	.word	0x40040000

08012208 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8012208:	b580      	push	{r7, lr}
 801220a:	b08c      	sub	sp, #48	@ 0x30
 801220c:	af02      	add	r7, sp, #8
 801220e:	60f8      	str	r0, [r7, #12]
 8012210:	60b9      	str	r1, [r7, #8]
 8012212:	4613      	mov	r3, r2
 8012214:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 801221a:	68bb      	ldr	r3, [r7, #8]
 801221c:	785b      	ldrb	r3, [r3, #1]
 801221e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8012220:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012224:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	4a5d      	ldr	r2, [pc, #372]	@ (80123a0 <USB_HC_StartXfer+0x198>)
 801222a:	4293      	cmp	r3, r2
 801222c:	d12f      	bne.n	801228e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 801222e:	79fb      	ldrb	r3, [r7, #7]
 8012230:	2b01      	cmp	r3, #1
 8012232:	d11c      	bne.n	801226e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	7c9b      	ldrb	r3, [r3, #18]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d003      	beq.n	8012244 <USB_HC_StartXfer+0x3c>
 801223c:	68bb      	ldr	r3, [r7, #8]
 801223e:	7c9b      	ldrb	r3, [r3, #18]
 8012240:	2b02      	cmp	r3, #2
 8012242:	d124      	bne.n	801228e <USB_HC_StartXfer+0x86>
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	799b      	ldrb	r3, [r3, #6]
 8012248:	2b00      	cmp	r3, #0
 801224a:	d120      	bne.n	801228e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 801224c:	69fb      	ldr	r3, [r7, #28]
 801224e:	015a      	lsls	r2, r3, #5
 8012250:	6a3b      	ldr	r3, [r7, #32]
 8012252:	4413      	add	r3, r2
 8012254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012258:	68db      	ldr	r3, [r3, #12]
 801225a:	69fa      	ldr	r2, [r7, #28]
 801225c:	0151      	lsls	r1, r2, #5
 801225e:	6a3a      	ldr	r2, [r7, #32]
 8012260:	440a      	add	r2, r1
 8012262:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801226a:	60d3      	str	r3, [r2, #12]
 801226c:	e00f      	b.n	801228e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 801226e:	68bb      	ldr	r3, [r7, #8]
 8012270:	791b      	ldrb	r3, [r3, #4]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d10b      	bne.n	801228e <USB_HC_StartXfer+0x86>
 8012276:	68bb      	ldr	r3, [r7, #8]
 8012278:	795b      	ldrb	r3, [r3, #5]
 801227a:	2b01      	cmp	r3, #1
 801227c:	d107      	bne.n	801228e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 801227e:	68bb      	ldr	r3, [r7, #8]
 8012280:	785b      	ldrb	r3, [r3, #1]
 8012282:	4619      	mov	r1, r3
 8012284:	68f8      	ldr	r0, [r7, #12]
 8012286:	f000 fb6b 	bl	8012960 <USB_DoPing>
        return HAL_OK;
 801228a:	2300      	movs	r3, #0
 801228c:	e232      	b.n	80126f4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 801228e:	68bb      	ldr	r3, [r7, #8]
 8012290:	799b      	ldrb	r3, [r3, #6]
 8012292:	2b01      	cmp	r3, #1
 8012294:	d158      	bne.n	8012348 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8012296:	2301      	movs	r3, #1
 8012298:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	78db      	ldrb	r3, [r3, #3]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d007      	beq.n	80122b2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80122a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80122a4:	68ba      	ldr	r2, [r7, #8]
 80122a6:	8a92      	ldrh	r2, [r2, #20]
 80122a8:	fb03 f202 	mul.w	r2, r3, r2
 80122ac:	68bb      	ldr	r3, [r7, #8]
 80122ae:	61da      	str	r2, [r3, #28]
 80122b0:	e07c      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80122b2:	68bb      	ldr	r3, [r7, #8]
 80122b4:	7c9b      	ldrb	r3, [r3, #18]
 80122b6:	2b01      	cmp	r3, #1
 80122b8:	d130      	bne.n	801231c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	6a1b      	ldr	r3, [r3, #32]
 80122be:	2bbc      	cmp	r3, #188	@ 0xbc
 80122c0:	d918      	bls.n	80122f4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	8a9b      	ldrh	r3, [r3, #20]
 80122c6:	461a      	mov	r2, r3
 80122c8:	68bb      	ldr	r3, [r7, #8]
 80122ca:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80122cc:	68bb      	ldr	r3, [r7, #8]
 80122ce:	69da      	ldr	r2, [r3, #28]
 80122d0:	68bb      	ldr	r3, [r7, #8]
 80122d2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80122d4:	68bb      	ldr	r3, [r7, #8]
 80122d6:	68db      	ldr	r3, [r3, #12]
 80122d8:	2b01      	cmp	r3, #1
 80122da:	d003      	beq.n	80122e4 <USB_HC_StartXfer+0xdc>
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	68db      	ldr	r3, [r3, #12]
 80122e0:	2b02      	cmp	r3, #2
 80122e2:	d103      	bne.n	80122ec <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	2202      	movs	r2, #2
 80122e8:	60da      	str	r2, [r3, #12]
 80122ea:	e05f      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	2201      	movs	r2, #1
 80122f0:	60da      	str	r2, [r3, #12]
 80122f2:	e05b      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80122f4:	68bb      	ldr	r3, [r7, #8]
 80122f6:	6a1a      	ldr	r2, [r3, #32]
 80122f8:	68bb      	ldr	r3, [r7, #8]
 80122fa:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80122fc:	68bb      	ldr	r3, [r7, #8]
 80122fe:	68db      	ldr	r3, [r3, #12]
 8012300:	2b01      	cmp	r3, #1
 8012302:	d007      	beq.n	8012314 <USB_HC_StartXfer+0x10c>
 8012304:	68bb      	ldr	r3, [r7, #8]
 8012306:	68db      	ldr	r3, [r3, #12]
 8012308:	2b02      	cmp	r3, #2
 801230a:	d003      	beq.n	8012314 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	2204      	movs	r2, #4
 8012310:	60da      	str	r2, [r3, #12]
 8012312:	e04b      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8012314:	68bb      	ldr	r3, [r7, #8]
 8012316:	2203      	movs	r2, #3
 8012318:	60da      	str	r2, [r3, #12]
 801231a:	e047      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 801231c:	79fb      	ldrb	r3, [r7, #7]
 801231e:	2b01      	cmp	r3, #1
 8012320:	d10d      	bne.n	801233e <USB_HC_StartXfer+0x136>
 8012322:	68bb      	ldr	r3, [r7, #8]
 8012324:	6a1b      	ldr	r3, [r3, #32]
 8012326:	68ba      	ldr	r2, [r7, #8]
 8012328:	8a92      	ldrh	r2, [r2, #20]
 801232a:	4293      	cmp	r3, r2
 801232c:	d907      	bls.n	801233e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801232e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012330:	68ba      	ldr	r2, [r7, #8]
 8012332:	8a92      	ldrh	r2, [r2, #20]
 8012334:	fb03 f202 	mul.w	r2, r3, r2
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	61da      	str	r2, [r3, #28]
 801233c:	e036      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 801233e:	68bb      	ldr	r3, [r7, #8]
 8012340:	6a1a      	ldr	r2, [r3, #32]
 8012342:	68bb      	ldr	r3, [r7, #8]
 8012344:	61da      	str	r2, [r3, #28]
 8012346:	e031      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8012348:	68bb      	ldr	r3, [r7, #8]
 801234a:	6a1b      	ldr	r3, [r3, #32]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d018      	beq.n	8012382 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8012350:	68bb      	ldr	r3, [r7, #8]
 8012352:	6a1b      	ldr	r3, [r3, #32]
 8012354:	68ba      	ldr	r2, [r7, #8]
 8012356:	8a92      	ldrh	r2, [r2, #20]
 8012358:	4413      	add	r3, r2
 801235a:	3b01      	subs	r3, #1
 801235c:	68ba      	ldr	r2, [r7, #8]
 801235e:	8a92      	ldrh	r2, [r2, #20]
 8012360:	fbb3 f3f2 	udiv	r3, r3, r2
 8012364:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8012366:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012368:	8b7b      	ldrh	r3, [r7, #26]
 801236a:	429a      	cmp	r2, r3
 801236c:	d90b      	bls.n	8012386 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 801236e:	8b7b      	ldrh	r3, [r7, #26]
 8012370:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012372:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012374:	68ba      	ldr	r2, [r7, #8]
 8012376:	8a92      	ldrh	r2, [r2, #20]
 8012378:	fb03 f202 	mul.w	r2, r3, r2
 801237c:	68bb      	ldr	r3, [r7, #8]
 801237e:	61da      	str	r2, [r3, #28]
 8012380:	e001      	b.n	8012386 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8012382:	2301      	movs	r3, #1
 8012384:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8012386:	68bb      	ldr	r3, [r7, #8]
 8012388:	78db      	ldrb	r3, [r3, #3]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d00a      	beq.n	80123a4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801238e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012390:	68ba      	ldr	r2, [r7, #8]
 8012392:	8a92      	ldrh	r2, [r2, #20]
 8012394:	fb03 f202 	mul.w	r2, r3, r2
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	61da      	str	r2, [r3, #28]
 801239c:	e006      	b.n	80123ac <USB_HC_StartXfer+0x1a4>
 801239e:	bf00      	nop
 80123a0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80123a4:	68bb      	ldr	r3, [r7, #8]
 80123a6:	6a1a      	ldr	r2, [r3, #32]
 80123a8:	68bb      	ldr	r3, [r7, #8]
 80123aa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80123ac:	68bb      	ldr	r3, [r7, #8]
 80123ae:	69db      	ldr	r3, [r3, #28]
 80123b0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80123b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80123b6:	04d9      	lsls	r1, r3, #19
 80123b8:	4ba3      	ldr	r3, [pc, #652]	@ (8012648 <USB_HC_StartXfer+0x440>)
 80123ba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80123bc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80123be:	68bb      	ldr	r3, [r7, #8]
 80123c0:	7d9b      	ldrb	r3, [r3, #22]
 80123c2:	075b      	lsls	r3, r3, #29
 80123c4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80123c8:	69f9      	ldr	r1, [r7, #28]
 80123ca:	0148      	lsls	r0, r1, #5
 80123cc:	6a39      	ldr	r1, [r7, #32]
 80123ce:	4401      	add	r1, r0
 80123d0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80123d4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80123d6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80123d8:	79fb      	ldrb	r3, [r7, #7]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d009      	beq.n	80123f2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80123de:	68bb      	ldr	r3, [r7, #8]
 80123e0:	6999      	ldr	r1, [r3, #24]
 80123e2:	69fb      	ldr	r3, [r7, #28]
 80123e4:	015a      	lsls	r2, r3, #5
 80123e6:	6a3b      	ldr	r3, [r7, #32]
 80123e8:	4413      	add	r3, r2
 80123ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123ee:	460a      	mov	r2, r1
 80123f0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80123f2:	6a3b      	ldr	r3, [r7, #32]
 80123f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80123f8:	689b      	ldr	r3, [r3, #8]
 80123fa:	f003 0301 	and.w	r3, r3, #1
 80123fe:	2b00      	cmp	r3, #0
 8012400:	bf0c      	ite	eq
 8012402:	2301      	moveq	r3, #1
 8012404:	2300      	movne	r3, #0
 8012406:	b2db      	uxtb	r3, r3
 8012408:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 801240a:	69fb      	ldr	r3, [r7, #28]
 801240c:	015a      	lsls	r2, r3, #5
 801240e:	6a3b      	ldr	r3, [r7, #32]
 8012410:	4413      	add	r3, r2
 8012412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	69fa      	ldr	r2, [r7, #28]
 801241a:	0151      	lsls	r1, r2, #5
 801241c:	6a3a      	ldr	r2, [r7, #32]
 801241e:	440a      	add	r2, r1
 8012420:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012424:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012428:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 801242a:	69fb      	ldr	r3, [r7, #28]
 801242c:	015a      	lsls	r2, r3, #5
 801242e:	6a3b      	ldr	r3, [r7, #32]
 8012430:	4413      	add	r3, r2
 8012432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012436:	681a      	ldr	r2, [r3, #0]
 8012438:	7e7b      	ldrb	r3, [r7, #25]
 801243a:	075b      	lsls	r3, r3, #29
 801243c:	69f9      	ldr	r1, [r7, #28]
 801243e:	0148      	lsls	r0, r1, #5
 8012440:	6a39      	ldr	r1, [r7, #32]
 8012442:	4401      	add	r1, r0
 8012444:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8012448:	4313      	orrs	r3, r2
 801244a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 801244c:	68bb      	ldr	r3, [r7, #8]
 801244e:	799b      	ldrb	r3, [r3, #6]
 8012450:	2b01      	cmp	r3, #1
 8012452:	f040 80c3 	bne.w	80125dc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012456:	68bb      	ldr	r3, [r7, #8]
 8012458:	7c5b      	ldrb	r3, [r3, #17]
 801245a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801245c:	68ba      	ldr	r2, [r7, #8]
 801245e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012460:	4313      	orrs	r3, r2
 8012462:	69fa      	ldr	r2, [r7, #28]
 8012464:	0151      	lsls	r1, r2, #5
 8012466:	6a3a      	ldr	r2, [r7, #32]
 8012468:	440a      	add	r2, r1
 801246a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801246e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012472:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8012474:	69fb      	ldr	r3, [r7, #28]
 8012476:	015a      	lsls	r2, r3, #5
 8012478:	6a3b      	ldr	r3, [r7, #32]
 801247a:	4413      	add	r3, r2
 801247c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012480:	68db      	ldr	r3, [r3, #12]
 8012482:	69fa      	ldr	r2, [r7, #28]
 8012484:	0151      	lsls	r1, r2, #5
 8012486:	6a3a      	ldr	r2, [r7, #32]
 8012488:	440a      	add	r2, r1
 801248a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801248e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012492:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8012494:	68bb      	ldr	r3, [r7, #8]
 8012496:	79db      	ldrb	r3, [r3, #7]
 8012498:	2b01      	cmp	r3, #1
 801249a:	d123      	bne.n	80124e4 <USB_HC_StartXfer+0x2dc>
 801249c:	68bb      	ldr	r3, [r7, #8]
 801249e:	78db      	ldrb	r3, [r3, #3]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d11f      	bne.n	80124e4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80124a4:	69fb      	ldr	r3, [r7, #28]
 80124a6:	015a      	lsls	r2, r3, #5
 80124a8:	6a3b      	ldr	r3, [r7, #32]
 80124aa:	4413      	add	r3, r2
 80124ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124b0:	685b      	ldr	r3, [r3, #4]
 80124b2:	69fa      	ldr	r2, [r7, #28]
 80124b4:	0151      	lsls	r1, r2, #5
 80124b6:	6a3a      	ldr	r2, [r7, #32]
 80124b8:	440a      	add	r2, r1
 80124ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80124be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80124c2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80124c4:	69fb      	ldr	r3, [r7, #28]
 80124c6:	015a      	lsls	r2, r3, #5
 80124c8:	6a3b      	ldr	r3, [r7, #32]
 80124ca:	4413      	add	r3, r2
 80124cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124d0:	68db      	ldr	r3, [r3, #12]
 80124d2:	69fa      	ldr	r2, [r7, #28]
 80124d4:	0151      	lsls	r1, r2, #5
 80124d6:	6a3a      	ldr	r2, [r7, #32]
 80124d8:	440a      	add	r2, r1
 80124da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80124de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80124e2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80124e4:	68bb      	ldr	r3, [r7, #8]
 80124e6:	7c9b      	ldrb	r3, [r3, #18]
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d003      	beq.n	80124f4 <USB_HC_StartXfer+0x2ec>
 80124ec:	68bb      	ldr	r3, [r7, #8]
 80124ee:	7c9b      	ldrb	r3, [r3, #18]
 80124f0:	2b03      	cmp	r3, #3
 80124f2:	d117      	bne.n	8012524 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80124f4:	68bb      	ldr	r3, [r7, #8]
 80124f6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80124f8:	2b01      	cmp	r3, #1
 80124fa:	d113      	bne.n	8012524 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80124fc:	68bb      	ldr	r3, [r7, #8]
 80124fe:	78db      	ldrb	r3, [r3, #3]
 8012500:	2b01      	cmp	r3, #1
 8012502:	d10f      	bne.n	8012524 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012504:	69fb      	ldr	r3, [r7, #28]
 8012506:	015a      	lsls	r2, r3, #5
 8012508:	6a3b      	ldr	r3, [r7, #32]
 801250a:	4413      	add	r3, r2
 801250c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012510:	685b      	ldr	r3, [r3, #4]
 8012512:	69fa      	ldr	r2, [r7, #28]
 8012514:	0151      	lsls	r1, r2, #5
 8012516:	6a3a      	ldr	r2, [r7, #32]
 8012518:	440a      	add	r2, r1
 801251a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801251e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012522:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	7c9b      	ldrb	r3, [r3, #18]
 8012528:	2b01      	cmp	r3, #1
 801252a:	d162      	bne.n	80125f2 <USB_HC_StartXfer+0x3ea>
 801252c:	68bb      	ldr	r3, [r7, #8]
 801252e:	78db      	ldrb	r3, [r3, #3]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d15e      	bne.n	80125f2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8012534:	68bb      	ldr	r3, [r7, #8]
 8012536:	68db      	ldr	r3, [r3, #12]
 8012538:	3b01      	subs	r3, #1
 801253a:	2b03      	cmp	r3, #3
 801253c:	d858      	bhi.n	80125f0 <USB_HC_StartXfer+0x3e8>
 801253e:	a201      	add	r2, pc, #4	@ (adr r2, 8012544 <USB_HC_StartXfer+0x33c>)
 8012540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012544:	08012555 	.word	0x08012555
 8012548:	08012577 	.word	0x08012577
 801254c:	08012599 	.word	0x08012599
 8012550:	080125bb 	.word	0x080125bb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8012554:	69fb      	ldr	r3, [r7, #28]
 8012556:	015a      	lsls	r2, r3, #5
 8012558:	6a3b      	ldr	r3, [r7, #32]
 801255a:	4413      	add	r3, r2
 801255c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012560:	685b      	ldr	r3, [r3, #4]
 8012562:	69fa      	ldr	r2, [r7, #28]
 8012564:	0151      	lsls	r1, r2, #5
 8012566:	6a3a      	ldr	r2, [r7, #32]
 8012568:	440a      	add	r2, r1
 801256a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801256e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012572:	6053      	str	r3, [r2, #4]
          break;
 8012574:	e03d      	b.n	80125f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8012576:	69fb      	ldr	r3, [r7, #28]
 8012578:	015a      	lsls	r2, r3, #5
 801257a:	6a3b      	ldr	r3, [r7, #32]
 801257c:	4413      	add	r3, r2
 801257e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012582:	685b      	ldr	r3, [r3, #4]
 8012584:	69fa      	ldr	r2, [r7, #28]
 8012586:	0151      	lsls	r1, r2, #5
 8012588:	6a3a      	ldr	r2, [r7, #32]
 801258a:	440a      	add	r2, r1
 801258c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012590:	f043 030e 	orr.w	r3, r3, #14
 8012594:	6053      	str	r3, [r2, #4]
          break;
 8012596:	e02c      	b.n	80125f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8012598:	69fb      	ldr	r3, [r7, #28]
 801259a:	015a      	lsls	r2, r3, #5
 801259c:	6a3b      	ldr	r3, [r7, #32]
 801259e:	4413      	add	r3, r2
 80125a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125a4:	685b      	ldr	r3, [r3, #4]
 80125a6:	69fa      	ldr	r2, [r7, #28]
 80125a8:	0151      	lsls	r1, r2, #5
 80125aa:	6a3a      	ldr	r2, [r7, #32]
 80125ac:	440a      	add	r2, r1
 80125ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80125b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80125b6:	6053      	str	r3, [r2, #4]
          break;
 80125b8:	e01b      	b.n	80125f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80125ba:	69fb      	ldr	r3, [r7, #28]
 80125bc:	015a      	lsls	r2, r3, #5
 80125be:	6a3b      	ldr	r3, [r7, #32]
 80125c0:	4413      	add	r3, r2
 80125c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125c6:	685b      	ldr	r3, [r3, #4]
 80125c8:	69fa      	ldr	r2, [r7, #28]
 80125ca:	0151      	lsls	r1, r2, #5
 80125cc:	6a3a      	ldr	r2, [r7, #32]
 80125ce:	440a      	add	r2, r1
 80125d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80125d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80125d8:	6053      	str	r3, [r2, #4]
          break;
 80125da:	e00a      	b.n	80125f2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80125dc:	69fb      	ldr	r3, [r7, #28]
 80125de:	015a      	lsls	r2, r3, #5
 80125e0:	6a3b      	ldr	r3, [r7, #32]
 80125e2:	4413      	add	r3, r2
 80125e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125e8:	461a      	mov	r2, r3
 80125ea:	2300      	movs	r3, #0
 80125ec:	6053      	str	r3, [r2, #4]
 80125ee:	e000      	b.n	80125f2 <USB_HC_StartXfer+0x3ea>
          break;
 80125f0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80125f2:	69fb      	ldr	r3, [r7, #28]
 80125f4:	015a      	lsls	r2, r3, #5
 80125f6:	6a3b      	ldr	r3, [r7, #32]
 80125f8:	4413      	add	r3, r2
 80125fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012608:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	78db      	ldrb	r3, [r3, #3]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d004      	beq.n	801261c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012618:	613b      	str	r3, [r7, #16]
 801261a:	e003      	b.n	8012624 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 801261c:	693b      	ldr	r3, [r7, #16]
 801261e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012622:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012624:	693b      	ldr	r3, [r7, #16]
 8012626:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801262a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 801262c:	69fb      	ldr	r3, [r7, #28]
 801262e:	015a      	lsls	r2, r3, #5
 8012630:	6a3b      	ldr	r3, [r7, #32]
 8012632:	4413      	add	r3, r2
 8012634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012638:	461a      	mov	r2, r3
 801263a:	693b      	ldr	r3, [r7, #16]
 801263c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 801263e:	79fb      	ldrb	r3, [r7, #7]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d003      	beq.n	801264c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8012644:	2300      	movs	r3, #0
 8012646:	e055      	b.n	80126f4 <USB_HC_StartXfer+0x4ec>
 8012648:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 801264c:	68bb      	ldr	r3, [r7, #8]
 801264e:	78db      	ldrb	r3, [r3, #3]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d14e      	bne.n	80126f2 <USB_HC_StartXfer+0x4ea>
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	6a1b      	ldr	r3, [r3, #32]
 8012658:	2b00      	cmp	r3, #0
 801265a:	d04a      	beq.n	80126f2 <USB_HC_StartXfer+0x4ea>
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	79db      	ldrb	r3, [r3, #7]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d146      	bne.n	80126f2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8012664:	68bb      	ldr	r3, [r7, #8]
 8012666:	7c9b      	ldrb	r3, [r3, #18]
 8012668:	2b03      	cmp	r3, #3
 801266a:	d831      	bhi.n	80126d0 <USB_HC_StartXfer+0x4c8>
 801266c:	a201      	add	r2, pc, #4	@ (adr r2, 8012674 <USB_HC_StartXfer+0x46c>)
 801266e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012672:	bf00      	nop
 8012674:	08012685 	.word	0x08012685
 8012678:	080126a9 	.word	0x080126a9
 801267c:	08012685 	.word	0x08012685
 8012680:	080126a9 	.word	0x080126a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012684:	68bb      	ldr	r3, [r7, #8]
 8012686:	6a1b      	ldr	r3, [r3, #32]
 8012688:	3303      	adds	r3, #3
 801268a:	089b      	lsrs	r3, r3, #2
 801268c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 801268e:	8afa      	ldrh	r2, [r7, #22]
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012694:	b29b      	uxth	r3, r3
 8012696:	429a      	cmp	r2, r3
 8012698:	d91c      	bls.n	80126d4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	699b      	ldr	r3, [r3, #24]
 801269e:	f043 0220 	orr.w	r2, r3, #32
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80126a6:	e015      	b.n	80126d4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80126a8:	68bb      	ldr	r3, [r7, #8]
 80126aa:	6a1b      	ldr	r3, [r3, #32]
 80126ac:	3303      	adds	r3, #3
 80126ae:	089b      	lsrs	r3, r3, #2
 80126b0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80126b2:	8afa      	ldrh	r2, [r7, #22]
 80126b4:	6a3b      	ldr	r3, [r7, #32]
 80126b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80126ba:	691b      	ldr	r3, [r3, #16]
 80126bc:	b29b      	uxth	r3, r3
 80126be:	429a      	cmp	r2, r3
 80126c0:	d90a      	bls.n	80126d8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	699b      	ldr	r3, [r3, #24]
 80126c6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80126ca:	68fb      	ldr	r3, [r7, #12]
 80126cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80126ce:	e003      	b.n	80126d8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80126d0:	bf00      	nop
 80126d2:	e002      	b.n	80126da <USB_HC_StartXfer+0x4d2>
        break;
 80126d4:	bf00      	nop
 80126d6:	e000      	b.n	80126da <USB_HC_StartXfer+0x4d2>
        break;
 80126d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	6999      	ldr	r1, [r3, #24]
 80126de:	68bb      	ldr	r3, [r7, #8]
 80126e0:	785a      	ldrb	r2, [r3, #1]
 80126e2:	68bb      	ldr	r3, [r7, #8]
 80126e4:	6a1b      	ldr	r3, [r3, #32]
 80126e6:	b29b      	uxth	r3, r3
 80126e8:	2000      	movs	r0, #0
 80126ea:	9000      	str	r0, [sp, #0]
 80126ec:	68f8      	ldr	r0, [r7, #12]
 80126ee:	f7ff f9cf 	bl	8011a90 <USB_WritePacket>
  }

  return HAL_OK;
 80126f2:	2300      	movs	r3, #0
}
 80126f4:	4618      	mov	r0, r3
 80126f6:	3728      	adds	r7, #40	@ 0x28
 80126f8:	46bd      	mov	sp, r7
 80126fa:	bd80      	pop	{r7, pc}

080126fc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80126fc:	b480      	push	{r7}
 80126fe:	b085      	sub	sp, #20
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801270e:	695b      	ldr	r3, [r3, #20]
 8012710:	b29b      	uxth	r3, r3
}
 8012712:	4618      	mov	r0, r3
 8012714:	3714      	adds	r7, #20
 8012716:	46bd      	mov	sp, r7
 8012718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801271c:	4770      	bx	lr

0801271e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 801271e:	b480      	push	{r7}
 8012720:	b089      	sub	sp, #36	@ 0x24
 8012722:	af00      	add	r7, sp, #0
 8012724:	6078      	str	r0, [r7, #4]
 8012726:	460b      	mov	r3, r1
 8012728:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 801272e:	78fb      	ldrb	r3, [r7, #3]
 8012730:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8012732:	2300      	movs	r3, #0
 8012734:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8012736:	69bb      	ldr	r3, [r7, #24]
 8012738:	015a      	lsls	r2, r3, #5
 801273a:	69fb      	ldr	r3, [r7, #28]
 801273c:	4413      	add	r3, r2
 801273e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	0c9b      	lsrs	r3, r3, #18
 8012746:	f003 0303 	and.w	r3, r3, #3
 801274a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 801274c:	69bb      	ldr	r3, [r7, #24]
 801274e:	015a      	lsls	r2, r3, #5
 8012750:	69fb      	ldr	r3, [r7, #28]
 8012752:	4413      	add	r3, r2
 8012754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	0fdb      	lsrs	r3, r3, #31
 801275c:	f003 0301 	and.w	r3, r3, #1
 8012760:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8012762:	69bb      	ldr	r3, [r7, #24]
 8012764:	015a      	lsls	r2, r3, #5
 8012766:	69fb      	ldr	r3, [r7, #28]
 8012768:	4413      	add	r3, r2
 801276a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801276e:	685b      	ldr	r3, [r3, #4]
 8012770:	0fdb      	lsrs	r3, r3, #31
 8012772:	f003 0301 	and.w	r3, r3, #1
 8012776:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	689b      	ldr	r3, [r3, #8]
 801277c:	f003 0320 	and.w	r3, r3, #32
 8012780:	2b20      	cmp	r3, #32
 8012782:	d10d      	bne.n	80127a0 <USB_HC_Halt+0x82>
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d10a      	bne.n	80127a0 <USB_HC_Halt+0x82>
 801278a:	693b      	ldr	r3, [r7, #16]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d005      	beq.n	801279c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8012790:	697b      	ldr	r3, [r7, #20]
 8012792:	2b01      	cmp	r3, #1
 8012794:	d002      	beq.n	801279c <USB_HC_Halt+0x7e>
 8012796:	697b      	ldr	r3, [r7, #20]
 8012798:	2b03      	cmp	r3, #3
 801279a:	d101      	bne.n	80127a0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 801279c:	2300      	movs	r3, #0
 801279e:	e0d8      	b.n	8012952 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80127a0:	697b      	ldr	r3, [r7, #20]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d002      	beq.n	80127ac <USB_HC_Halt+0x8e>
 80127a6:	697b      	ldr	r3, [r7, #20]
 80127a8:	2b02      	cmp	r3, #2
 80127aa:	d173      	bne.n	8012894 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80127ac:	69bb      	ldr	r3, [r7, #24]
 80127ae:	015a      	lsls	r2, r3, #5
 80127b0:	69fb      	ldr	r3, [r7, #28]
 80127b2:	4413      	add	r3, r2
 80127b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	69ba      	ldr	r2, [r7, #24]
 80127bc:	0151      	lsls	r1, r2, #5
 80127be:	69fa      	ldr	r2, [r7, #28]
 80127c0:	440a      	add	r2, r1
 80127c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80127c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80127ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	689b      	ldr	r3, [r3, #8]
 80127d0:	f003 0320 	and.w	r3, r3, #32
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d14a      	bne.n	801286e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d133      	bne.n	801284c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80127e4:	69bb      	ldr	r3, [r7, #24]
 80127e6:	015a      	lsls	r2, r3, #5
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	4413      	add	r3, r2
 80127ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	69ba      	ldr	r2, [r7, #24]
 80127f4:	0151      	lsls	r1, r2, #5
 80127f6:	69fa      	ldr	r2, [r7, #28]
 80127f8:	440a      	add	r2, r1
 80127fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80127fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012802:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012804:	69bb      	ldr	r3, [r7, #24]
 8012806:	015a      	lsls	r2, r3, #5
 8012808:	69fb      	ldr	r3, [r7, #28]
 801280a:	4413      	add	r3, r2
 801280c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	69ba      	ldr	r2, [r7, #24]
 8012814:	0151      	lsls	r1, r2, #5
 8012816:	69fa      	ldr	r2, [r7, #28]
 8012818:	440a      	add	r2, r1
 801281a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801281e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012822:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8012824:	68bb      	ldr	r3, [r7, #8]
 8012826:	3301      	adds	r3, #1
 8012828:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 801282a:	68bb      	ldr	r3, [r7, #8]
 801282c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012830:	d82e      	bhi.n	8012890 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012832:	69bb      	ldr	r3, [r7, #24]
 8012834:	015a      	lsls	r2, r3, #5
 8012836:	69fb      	ldr	r3, [r7, #28]
 8012838:	4413      	add	r3, r2
 801283a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012844:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012848:	d0ec      	beq.n	8012824 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801284a:	e081      	b.n	8012950 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801284c:	69bb      	ldr	r3, [r7, #24]
 801284e:	015a      	lsls	r2, r3, #5
 8012850:	69fb      	ldr	r3, [r7, #28]
 8012852:	4413      	add	r3, r2
 8012854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	69ba      	ldr	r2, [r7, #24]
 801285c:	0151      	lsls	r1, r2, #5
 801285e:	69fa      	ldr	r2, [r7, #28]
 8012860:	440a      	add	r2, r1
 8012862:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801286a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801286c:	e070      	b.n	8012950 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801286e:	69bb      	ldr	r3, [r7, #24]
 8012870:	015a      	lsls	r2, r3, #5
 8012872:	69fb      	ldr	r3, [r7, #28]
 8012874:	4413      	add	r3, r2
 8012876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	69ba      	ldr	r2, [r7, #24]
 801287e:	0151      	lsls	r1, r2, #5
 8012880:	69fa      	ldr	r2, [r7, #28]
 8012882:	440a      	add	r2, r1
 8012884:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012888:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801288c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801288e:	e05f      	b.n	8012950 <USB_HC_Halt+0x232>
            break;
 8012890:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012892:	e05d      	b.n	8012950 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012894:	69bb      	ldr	r3, [r7, #24]
 8012896:	015a      	lsls	r2, r3, #5
 8012898:	69fb      	ldr	r3, [r7, #28]
 801289a:	4413      	add	r3, r2
 801289c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	69ba      	ldr	r2, [r7, #24]
 80128a4:	0151      	lsls	r1, r2, #5
 80128a6:	69fa      	ldr	r2, [r7, #28]
 80128a8:	440a      	add	r2, r1
 80128aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80128ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80128b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80128b4:	69fb      	ldr	r3, [r7, #28]
 80128b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80128ba:	691b      	ldr	r3, [r3, #16]
 80128bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d133      	bne.n	801292c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80128c4:	69bb      	ldr	r3, [r7, #24]
 80128c6:	015a      	lsls	r2, r3, #5
 80128c8:	69fb      	ldr	r3, [r7, #28]
 80128ca:	4413      	add	r3, r2
 80128cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	69ba      	ldr	r2, [r7, #24]
 80128d4:	0151      	lsls	r1, r2, #5
 80128d6:	69fa      	ldr	r2, [r7, #28]
 80128d8:	440a      	add	r2, r1
 80128da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80128de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80128e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80128e4:	69bb      	ldr	r3, [r7, #24]
 80128e6:	015a      	lsls	r2, r3, #5
 80128e8:	69fb      	ldr	r3, [r7, #28]
 80128ea:	4413      	add	r3, r2
 80128ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	69ba      	ldr	r2, [r7, #24]
 80128f4:	0151      	lsls	r1, r2, #5
 80128f6:	69fa      	ldr	r2, [r7, #28]
 80128f8:	440a      	add	r2, r1
 80128fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80128fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012902:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8012904:	68bb      	ldr	r3, [r7, #8]
 8012906:	3301      	adds	r3, #1
 8012908:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 801290a:	68bb      	ldr	r3, [r7, #8]
 801290c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012910:	d81d      	bhi.n	801294e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012912:	69bb      	ldr	r3, [r7, #24]
 8012914:	015a      	lsls	r2, r3, #5
 8012916:	69fb      	ldr	r3, [r7, #28]
 8012918:	4413      	add	r3, r2
 801291a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012924:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012928:	d0ec      	beq.n	8012904 <USB_HC_Halt+0x1e6>
 801292a:	e011      	b.n	8012950 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801292c:	69bb      	ldr	r3, [r7, #24]
 801292e:	015a      	lsls	r2, r3, #5
 8012930:	69fb      	ldr	r3, [r7, #28]
 8012932:	4413      	add	r3, r2
 8012934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	69ba      	ldr	r2, [r7, #24]
 801293c:	0151      	lsls	r1, r2, #5
 801293e:	69fa      	ldr	r2, [r7, #28]
 8012940:	440a      	add	r2, r1
 8012942:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012946:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801294a:	6013      	str	r3, [r2, #0]
 801294c:	e000      	b.n	8012950 <USB_HC_Halt+0x232>
          break;
 801294e:	bf00      	nop
    }
  }

  return HAL_OK;
 8012950:	2300      	movs	r3, #0
}
 8012952:	4618      	mov	r0, r3
 8012954:	3724      	adds	r7, #36	@ 0x24
 8012956:	46bd      	mov	sp, r7
 8012958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801295c:	4770      	bx	lr
	...

08012960 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8012960:	b480      	push	{r7}
 8012962:	b087      	sub	sp, #28
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
 8012968:	460b      	mov	r3, r1
 801296a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8012970:	78fb      	ldrb	r3, [r7, #3]
 8012972:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012974:	2301      	movs	r3, #1
 8012976:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	04da      	lsls	r2, r3, #19
 801297c:	4b15      	ldr	r3, [pc, #84]	@ (80129d4 <USB_DoPing+0x74>)
 801297e:	4013      	ands	r3, r2
 8012980:	693a      	ldr	r2, [r7, #16]
 8012982:	0151      	lsls	r1, r2, #5
 8012984:	697a      	ldr	r2, [r7, #20]
 8012986:	440a      	add	r2, r1
 8012988:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801298c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012990:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8012992:	693b      	ldr	r3, [r7, #16]
 8012994:	015a      	lsls	r2, r3, #5
 8012996:	697b      	ldr	r3, [r7, #20]
 8012998:	4413      	add	r3, r2
 801299a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80129a2:	68bb      	ldr	r3, [r7, #8]
 80129a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80129a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80129aa:	68bb      	ldr	r3, [r7, #8]
 80129ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80129b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80129b2:	693b      	ldr	r3, [r7, #16]
 80129b4:	015a      	lsls	r2, r3, #5
 80129b6:	697b      	ldr	r3, [r7, #20]
 80129b8:	4413      	add	r3, r2
 80129ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129be:	461a      	mov	r2, r3
 80129c0:	68bb      	ldr	r3, [r7, #8]
 80129c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80129c4:	2300      	movs	r3, #0
}
 80129c6:	4618      	mov	r0, r3
 80129c8:	371c      	adds	r7, #28
 80129ca:	46bd      	mov	sp, r7
 80129cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d0:	4770      	bx	lr
 80129d2:	bf00      	nop
 80129d4:	1ff80000 	.word	0x1ff80000

080129d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b088      	sub	sp, #32
 80129dc:	af00      	add	r7, sp, #0
 80129de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80129e0:	2300      	movs	r3, #0
 80129e2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80129e8:	2300      	movs	r3, #0
 80129ea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80129ec:	6878      	ldr	r0, [r7, #4]
 80129ee:	f7fe ff92 	bl	8011916 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80129f2:	2110      	movs	r1, #16
 80129f4:	6878      	ldr	r0, [r7, #4]
 80129f6:	f7fe ffeb 	bl	80119d0 <USB_FlushTxFifo>
 80129fa:	4603      	mov	r3, r0
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d001      	beq.n	8012a04 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8012a00:	2301      	movs	r3, #1
 8012a02:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012a04:	6878      	ldr	r0, [r7, #4]
 8012a06:	f7ff f815 	bl	8011a34 <USB_FlushRxFifo>
 8012a0a:	4603      	mov	r3, r0
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d001      	beq.n	8012a14 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8012a10:	2301      	movs	r3, #1
 8012a12:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8012a14:	2300      	movs	r3, #0
 8012a16:	61bb      	str	r3, [r7, #24]
 8012a18:	e01f      	b.n	8012a5a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8012a1a:	69bb      	ldr	r3, [r7, #24]
 8012a1c:	015a      	lsls	r2, r3, #5
 8012a1e:	697b      	ldr	r3, [r7, #20]
 8012a20:	4413      	add	r3, r2
 8012a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8012a2a:	693b      	ldr	r3, [r7, #16]
 8012a2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012a30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8012a32:	693b      	ldr	r3, [r7, #16]
 8012a34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012a38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012a40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012a42:	69bb      	ldr	r3, [r7, #24]
 8012a44:	015a      	lsls	r2, r3, #5
 8012a46:	697b      	ldr	r3, [r7, #20]
 8012a48:	4413      	add	r3, r2
 8012a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a4e:	461a      	mov	r2, r3
 8012a50:	693b      	ldr	r3, [r7, #16]
 8012a52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8012a54:	69bb      	ldr	r3, [r7, #24]
 8012a56:	3301      	adds	r3, #1
 8012a58:	61bb      	str	r3, [r7, #24]
 8012a5a:	69bb      	ldr	r3, [r7, #24]
 8012a5c:	2b0f      	cmp	r3, #15
 8012a5e:	d9dc      	bls.n	8012a1a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8012a60:	2300      	movs	r3, #0
 8012a62:	61bb      	str	r3, [r7, #24]
 8012a64:	e034      	b.n	8012ad0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8012a66:	69bb      	ldr	r3, [r7, #24]
 8012a68:	015a      	lsls	r2, r3, #5
 8012a6a:	697b      	ldr	r3, [r7, #20]
 8012a6c:	4413      	add	r3, r2
 8012a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8012a76:	693b      	ldr	r3, [r7, #16]
 8012a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012a7c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012a84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012a86:	693b      	ldr	r3, [r7, #16]
 8012a88:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012a8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012a8e:	69bb      	ldr	r3, [r7, #24]
 8012a90:	015a      	lsls	r2, r3, #5
 8012a92:	697b      	ldr	r3, [r7, #20]
 8012a94:	4413      	add	r3, r2
 8012a96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a9a:	461a      	mov	r2, r3
 8012a9c:	693b      	ldr	r3, [r7, #16]
 8012a9e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	3301      	adds	r3, #1
 8012aa4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012aac:	d80c      	bhi.n	8012ac8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012aae:	69bb      	ldr	r3, [r7, #24]
 8012ab0:	015a      	lsls	r2, r3, #5
 8012ab2:	697b      	ldr	r3, [r7, #20]
 8012ab4:	4413      	add	r3, r2
 8012ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012ac4:	d0ec      	beq.n	8012aa0 <USB_StopHost+0xc8>
 8012ac6:	e000      	b.n	8012aca <USB_StopHost+0xf2>
        break;
 8012ac8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8012aca:	69bb      	ldr	r3, [r7, #24]
 8012acc:	3301      	adds	r3, #1
 8012ace:	61bb      	str	r3, [r7, #24]
 8012ad0:	69bb      	ldr	r3, [r7, #24]
 8012ad2:	2b0f      	cmp	r3, #15
 8012ad4:	d9c7      	bls.n	8012a66 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012ad6:	697b      	ldr	r3, [r7, #20]
 8012ad8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012adc:	461a      	mov	r2, r3
 8012ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012ae2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012aea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012aec:	6878      	ldr	r0, [r7, #4]
 8012aee:	f7fe ff01 	bl	80118f4 <USB_EnableGlobalInt>

  return ret;
 8012af2:	7ffb      	ldrb	r3, [r7, #31]
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	3720      	adds	r7, #32
 8012af8:	46bd      	mov	sp, r7
 8012afa:	bd80      	pop	{r7, pc}

08012afc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012afc:	b580      	push	{r7, lr}
 8012afe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012b00:	4904      	ldr	r1, [pc, #16]	@ (8012b14 <MX_FATFS_Init+0x18>)
 8012b02:	4805      	ldr	r0, [pc, #20]	@ (8012b18 <MX_FATFS_Init+0x1c>)
 8012b04:	f002 fc64 	bl	80153d0 <FATFS_LinkDriver>
 8012b08:	4603      	mov	r3, r0
 8012b0a:	461a      	mov	r2, r3
 8012b0c:	4b03      	ldr	r3, [pc, #12]	@ (8012b1c <MX_FATFS_Init+0x20>)
 8012b0e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012b10:	bf00      	nop
 8012b12:	bd80      	pop	{r7, pc}
 8012b14:	20013a2c 	.word	0x20013a2c
 8012b18:	08018458 	.word	0x08018458
 8012b1c:	20013a28 	.word	0x20013a28

08012b20 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b082      	sub	sp, #8
 8012b24:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8012b26:	2300      	movs	r3, #0
 8012b28:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012b2a:	f000 f87b 	bl	8012c24 <BSP_SD_IsDetected>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	2b01      	cmp	r3, #1
 8012b32:	d001      	beq.n	8012b38 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8012b34:	2302      	movs	r3, #2
 8012b36:	e012      	b.n	8012b5e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012b38:	480b      	ldr	r0, [pc, #44]	@ (8012b68 <BSP_SD_Init+0x48>)
 8012b3a:	f7fb f908 	bl	800dd4e <HAL_SD_Init>
 8012b3e:	4603      	mov	r3, r0
 8012b40:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8012b42:	79fb      	ldrb	r3, [r7, #7]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d109      	bne.n	8012b5c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8012b48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8012b4c:	4806      	ldr	r0, [pc, #24]	@ (8012b68 <BSP_SD_Init+0x48>)
 8012b4e:	f7fb fd51 	bl	800e5f4 <HAL_SD_ConfigWideBusOperation>
 8012b52:	4603      	mov	r3, r0
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d001      	beq.n	8012b5c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8012b58:	2301      	movs	r3, #1
 8012b5a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012b5c:	79fb      	ldrb	r3, [r7, #7]
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3708      	adds	r7, #8
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}
 8012b66:	bf00      	nop
 8012b68:	20012bd0 	.word	0x20012bd0

08012b6c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b086      	sub	sp, #24
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	60f8      	str	r0, [r7, #12]
 8012b74:	60b9      	str	r1, [r7, #8]
 8012b76:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012b78:	2300      	movs	r3, #0
 8012b7a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	68ba      	ldr	r2, [r7, #8]
 8012b80:	68f9      	ldr	r1, [r7, #12]
 8012b82:	4806      	ldr	r0, [pc, #24]	@ (8012b9c <BSP_SD_ReadBlocks_DMA+0x30>)
 8012b84:	f7fb f994 	bl	800deb0 <HAL_SD_ReadBlocks_DMA>
 8012b88:	4603      	mov	r3, r0
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d001      	beq.n	8012b92 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012b8e:	2301      	movs	r3, #1
 8012b90:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	3718      	adds	r7, #24
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	bd80      	pop	{r7, pc}
 8012b9c:	20012bd0 	.word	0x20012bd0

08012ba0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b086      	sub	sp, #24
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	60f8      	str	r0, [r7, #12]
 8012ba8:	60b9      	str	r1, [r7, #8]
 8012baa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012bac:	2300      	movs	r3, #0
 8012bae:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	68ba      	ldr	r2, [r7, #8]
 8012bb4:	68f9      	ldr	r1, [r7, #12]
 8012bb6:	4806      	ldr	r0, [pc, #24]	@ (8012bd0 <BSP_SD_WriteBlocks_DMA+0x30>)
 8012bb8:	f7fb fa5c 	bl	800e074 <HAL_SD_WriteBlocks_DMA>
 8012bbc:	4603      	mov	r3, r0
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d001      	beq.n	8012bc6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012bc8:	4618      	mov	r0, r3
 8012bca:	3718      	adds	r7, #24
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	bd80      	pop	{r7, pc}
 8012bd0:	20012bd0 	.word	0x20012bd0

08012bd4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012bd4:	b580      	push	{r7, lr}
 8012bd6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012bd8:	4805      	ldr	r0, [pc, #20]	@ (8012bf0 <BSP_SD_GetCardState+0x1c>)
 8012bda:	f7fb fda5 	bl	800e728 <HAL_SD_GetCardState>
 8012bde:	4603      	mov	r3, r0
 8012be0:	2b04      	cmp	r3, #4
 8012be2:	bf14      	ite	ne
 8012be4:	2301      	movne	r3, #1
 8012be6:	2300      	moveq	r3, #0
 8012be8:	b2db      	uxtb	r3, r3
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	bd80      	pop	{r7, pc}
 8012bee:	bf00      	nop
 8012bf0:	20012bd0 	.word	0x20012bd0

08012bf4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b082      	sub	sp, #8
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8012bfc:	6879      	ldr	r1, [r7, #4]
 8012bfe:	4803      	ldr	r0, [pc, #12]	@ (8012c0c <BSP_SD_GetCardInfo+0x18>)
 8012c00:	f7fb fccc 	bl	800e59c <HAL_SD_GetCardInfo>
}
 8012c04:	bf00      	nop
 8012c06:	3708      	adds	r7, #8
 8012c08:	46bd      	mov	sp, r7
 8012c0a:	bd80      	pop	{r7, pc}
 8012c0c:	20012bd0 	.word	0x20012bd0

08012c10 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b082      	sub	sp, #8
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012c18:	f000 f9b2 	bl	8012f80 <BSP_SD_ReadCpltCallback>
}
 8012c1c:	bf00      	nop
 8012c1e:	3708      	adds	r7, #8
 8012c20:	46bd      	mov	sp, r7
 8012c22:	bd80      	pop	{r7, pc}

08012c24 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b082      	sub	sp, #8
 8012c28:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8012c2a:	2301      	movs	r3, #1
 8012c2c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8012c2e:	f000 f80b 	bl	8012c48 <BSP_PlatformIsDetected>
 8012c32:	4603      	mov	r3, r0
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d101      	bne.n	8012c3c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012c38:	2300      	movs	r3, #0
 8012c3a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8012c3c:	79fb      	ldrb	r3, [r7, #7]
 8012c3e:	b2db      	uxtb	r3, r3
}
 8012c40:	4618      	mov	r0, r3
 8012c42:	3708      	adds	r7, #8
 8012c44:	46bd      	mov	sp, r7
 8012c46:	bd80      	pop	{r7, pc}

08012c48 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b082      	sub	sp, #8
 8012c4c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012c4e:	2301      	movs	r3, #1
 8012c50:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8012c52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8012c56:	4806      	ldr	r0, [pc, #24]	@ (8012c70 <BSP_PlatformIsDetected+0x28>)
 8012c58:	f7f5 f858 	bl	8007d0c <HAL_GPIO_ReadPin>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d001      	beq.n	8012c66 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8012c62:	2300      	movs	r3, #0
 8012c64:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8012c66:	79fb      	ldrb	r3, [r7, #7]
}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	3708      	adds	r7, #8
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	bd80      	pop	{r7, pc}
 8012c70:	40020800 	.word	0x40020800

08012c74 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	b084      	sub	sp, #16
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012c7c:	f002 fbf4 	bl	8015468 <osKernelSysTick>
 8012c80:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8012c82:	e006      	b.n	8012c92 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012c84:	f7ff ffa6 	bl	8012bd4 <BSP_SD_GetCardState>
 8012c88:	4603      	mov	r3, r0
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d101      	bne.n	8012c92 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012c8e:	2300      	movs	r3, #0
 8012c90:	e009      	b.n	8012ca6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8012c92:	f002 fbe9 	bl	8015468 <osKernelSysTick>
 8012c96:	4602      	mov	r2, r0
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	1ad3      	subs	r3, r2, r3
 8012c9c:	687a      	ldr	r2, [r7, #4]
 8012c9e:	429a      	cmp	r2, r3
 8012ca0:	d8f0      	bhi.n	8012c84 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8012ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	3710      	adds	r7, #16
 8012caa:	46bd      	mov	sp, r7
 8012cac:	bd80      	pop	{r7, pc}
	...

08012cb0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b082      	sub	sp, #8
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	4603      	mov	r3, r0
 8012cb8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012cba:	4b0b      	ldr	r3, [pc, #44]	@ (8012ce8 <SD_CheckStatus+0x38>)
 8012cbc:	2201      	movs	r2, #1
 8012cbe:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012cc0:	f7ff ff88 	bl	8012bd4 <BSP_SD_GetCardState>
 8012cc4:	4603      	mov	r3, r0
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d107      	bne.n	8012cda <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012cca:	4b07      	ldr	r3, [pc, #28]	@ (8012ce8 <SD_CheckStatus+0x38>)
 8012ccc:	781b      	ldrb	r3, [r3, #0]
 8012cce:	b2db      	uxtb	r3, r3
 8012cd0:	f023 0301 	bic.w	r3, r3, #1
 8012cd4:	b2da      	uxtb	r2, r3
 8012cd6:	4b04      	ldr	r3, [pc, #16]	@ (8012ce8 <SD_CheckStatus+0x38>)
 8012cd8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8012cda:	4b03      	ldr	r3, [pc, #12]	@ (8012ce8 <SD_CheckStatus+0x38>)
 8012cdc:	781b      	ldrb	r3, [r3, #0]
 8012cde:	b2db      	uxtb	r3, r3
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	3708      	adds	r7, #8
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}
 8012ce8:	2001203d 	.word	0x2001203d

08012cec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012cec:	b590      	push	{r4, r7, lr}
 8012cee:	b087      	sub	sp, #28
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012cf6:	4b20      	ldr	r3, [pc, #128]	@ (8012d78 <SD_initialize+0x8c>)
 8012cf8:	2201      	movs	r2, #1
 8012cfa:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8012cfc:	f002 fba8 	bl	8015450 <osKernelRunning>
 8012d00:	4603      	mov	r3, r0
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d030      	beq.n	8012d68 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8012d06:	f7ff ff0b 	bl	8012b20 <BSP_SD_Init>
 8012d0a:	4603      	mov	r3, r0
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d107      	bne.n	8012d20 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012d10:	79fb      	ldrb	r3, [r7, #7]
 8012d12:	4618      	mov	r0, r3
 8012d14:	f7ff ffcc 	bl	8012cb0 <SD_CheckStatus>
 8012d18:	4603      	mov	r3, r0
 8012d1a:	461a      	mov	r2, r3
 8012d1c:	4b16      	ldr	r3, [pc, #88]	@ (8012d78 <SD_initialize+0x8c>)
 8012d1e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012d20:	4b15      	ldr	r3, [pc, #84]	@ (8012d78 <SD_initialize+0x8c>)
 8012d22:	781b      	ldrb	r3, [r3, #0]
 8012d24:	b2db      	uxtb	r3, r3
 8012d26:	2b01      	cmp	r3, #1
 8012d28:	d01e      	beq.n	8012d68 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8012d2a:	4b14      	ldr	r3, [pc, #80]	@ (8012d7c <SD_initialize+0x90>)
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d10e      	bne.n	8012d50 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8012d32:	4b13      	ldr	r3, [pc, #76]	@ (8012d80 <SD_initialize+0x94>)
 8012d34:	f107 0408 	add.w	r4, r7, #8
 8012d38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012d3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8012d3e:	f107 0308 	add.w	r3, r7, #8
 8012d42:	2100      	movs	r1, #0
 8012d44:	4618      	mov	r0, r3
 8012d46:	f002 fbff 	bl	8015548 <osMessageCreate>
 8012d4a:	4603      	mov	r3, r0
 8012d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8012d7c <SD_initialize+0x90>)
 8012d4e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8012d50:	4b0a      	ldr	r3, [pc, #40]	@ (8012d7c <SD_initialize+0x90>)
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d107      	bne.n	8012d68 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8012d58:	4b07      	ldr	r3, [pc, #28]	@ (8012d78 <SD_initialize+0x8c>)
 8012d5a:	781b      	ldrb	r3, [r3, #0]
 8012d5c:	b2db      	uxtb	r3, r3
 8012d5e:	f043 0301 	orr.w	r3, r3, #1
 8012d62:	b2da      	uxtb	r2, r3
 8012d64:	4b04      	ldr	r3, [pc, #16]	@ (8012d78 <SD_initialize+0x8c>)
 8012d66:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8012d68:	4b03      	ldr	r3, [pc, #12]	@ (8012d78 <SD_initialize+0x8c>)
 8012d6a:	781b      	ldrb	r3, [r3, #0]
 8012d6c:	b2db      	uxtb	r3, r3
}
 8012d6e:	4618      	mov	r0, r3
 8012d70:	371c      	adds	r7, #28
 8012d72:	46bd      	mov	sp, r7
 8012d74:	bd90      	pop	{r4, r7, pc}
 8012d76:	bf00      	nop
 8012d78:	2001203d 	.word	0x2001203d
 8012d7c:	20013a30 	.word	0x20013a30
 8012d80:	080183e4 	.word	0x080183e4

08012d84 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b082      	sub	sp, #8
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	4603      	mov	r3, r0
 8012d8c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8012d8e:	79fb      	ldrb	r3, [r7, #7]
 8012d90:	4618      	mov	r0, r3
 8012d92:	f7ff ff8d 	bl	8012cb0 <SD_CheckStatus>
 8012d96:	4603      	mov	r3, r0
}
 8012d98:	4618      	mov	r0, r3
 8012d9a:	3708      	adds	r7, #8
 8012d9c:	46bd      	mov	sp, r7
 8012d9e:	bd80      	pop	{r7, pc}

08012da0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b08a      	sub	sp, #40	@ 0x28
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	60b9      	str	r1, [r7, #8]
 8012da8:	607a      	str	r2, [r7, #4]
 8012daa:	603b      	str	r3, [r7, #0]
 8012dac:	4603      	mov	r3, r0
 8012dae:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8012db0:	2301      	movs	r3, #1
 8012db2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012db6:	f247 5030 	movw	r0, #30000	@ 0x7530
 8012dba:	f7ff ff5b 	bl	8012c74 <SD_CheckStatusWithTimeout>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	da02      	bge.n	8012dca <SD_read+0x2a>
  {
    return res;
 8012dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012dc8:	e032      	b.n	8012e30 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8012dca:	683a      	ldr	r2, [r7, #0]
 8012dcc:	6879      	ldr	r1, [r7, #4]
 8012dce:	68b8      	ldr	r0, [r7, #8]
 8012dd0:	f7ff fecc 	bl	8012b6c <BSP_SD_ReadBlocks_DMA>
 8012dd4:	4603      	mov	r3, r0
 8012dd6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8012dda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d124      	bne.n	8012e2c <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012de2:	4b15      	ldr	r3, [pc, #84]	@ (8012e38 <SD_read+0x98>)
 8012de4:	6819      	ldr	r1, [r3, #0]
 8012de6:	f107 0314 	add.w	r3, r7, #20
 8012dea:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012dee:	4618      	mov	r0, r3
 8012df0:	f002 fc12 	bl	8015618 <osMessageGet>

    if (event.status == osEventMessage)
 8012df4:	697b      	ldr	r3, [r7, #20]
 8012df6:	2b10      	cmp	r3, #16
 8012df8:	d118      	bne.n	8012e2c <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8012dfa:	69bb      	ldr	r3, [r7, #24]
 8012dfc:	2b01      	cmp	r3, #1
 8012dfe:	d115      	bne.n	8012e2c <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8012e00:	f002 fb32 	bl	8015468 <osKernelSysTick>
 8012e04:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012e06:	e008      	b.n	8012e1a <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012e08:	f7ff fee4 	bl	8012bd4 <BSP_SD_GetCardState>
 8012e0c:	4603      	mov	r3, r0
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d103      	bne.n	8012e1a <SD_read+0x7a>
              {
                res = RES_OK;
 8012e12:	2300      	movs	r3, #0
 8012e14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8012e18:	e008      	b.n	8012e2c <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012e1a:	f002 fb25 	bl	8015468 <osKernelSysTick>
 8012e1e:	4602      	mov	r2, r0
 8012e20:	6a3b      	ldr	r3, [r7, #32]
 8012e22:	1ad3      	subs	r3, r2, r3
 8012e24:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012e28:	4293      	cmp	r3, r2
 8012e2a:	d9ed      	bls.n	8012e08 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8012e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012e30:	4618      	mov	r0, r3
 8012e32:	3728      	adds	r7, #40	@ 0x28
 8012e34:	46bd      	mov	sp, r7
 8012e36:	bd80      	pop	{r7, pc}
 8012e38:	20013a30 	.word	0x20013a30

08012e3c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012e3c:	b580      	push	{r7, lr}
 8012e3e:	b08a      	sub	sp, #40	@ 0x28
 8012e40:	af00      	add	r7, sp, #0
 8012e42:	60b9      	str	r1, [r7, #8]
 8012e44:	607a      	str	r2, [r7, #4]
 8012e46:	603b      	str	r3, [r7, #0]
 8012e48:	4603      	mov	r3, r0
 8012e4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012e4c:	2301      	movs	r3, #1
 8012e4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012e52:	f247 5030 	movw	r0, #30000	@ 0x7530
 8012e56:	f7ff ff0d 	bl	8012c74 <SD_CheckStatusWithTimeout>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	da02      	bge.n	8012e66 <SD_write+0x2a>
  {
    return res;
 8012e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012e64:	e02e      	b.n	8012ec4 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8012e66:	683a      	ldr	r2, [r7, #0]
 8012e68:	6879      	ldr	r1, [r7, #4]
 8012e6a:	68b8      	ldr	r0, [r7, #8]
 8012e6c:	f7ff fe98 	bl	8012ba0 <BSP_SD_WriteBlocks_DMA>
 8012e70:	4603      	mov	r3, r0
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d124      	bne.n	8012ec0 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012e76:	4b15      	ldr	r3, [pc, #84]	@ (8012ecc <SD_write+0x90>)
 8012e78:	6819      	ldr	r1, [r3, #0]
 8012e7a:	f107 0314 	add.w	r3, r7, #20
 8012e7e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012e82:	4618      	mov	r0, r3
 8012e84:	f002 fbc8 	bl	8015618 <osMessageGet>

    if (event.status == osEventMessage)
 8012e88:	697b      	ldr	r3, [r7, #20]
 8012e8a:	2b10      	cmp	r3, #16
 8012e8c:	d118      	bne.n	8012ec0 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8012e8e:	69bb      	ldr	r3, [r7, #24]
 8012e90:	2b02      	cmp	r3, #2
 8012e92:	d115      	bne.n	8012ec0 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8012e94:	f002 fae8 	bl	8015468 <osKernelSysTick>
 8012e98:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012e9a:	e008      	b.n	8012eae <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012e9c:	f7ff fe9a 	bl	8012bd4 <BSP_SD_GetCardState>
 8012ea0:	4603      	mov	r3, r0
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d103      	bne.n	8012eae <SD_write+0x72>
          {
            res = RES_OK;
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012eac:	e008      	b.n	8012ec0 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012eae:	f002 fadb 	bl	8015468 <osKernelSysTick>
 8012eb2:	4602      	mov	r2, r0
 8012eb4:	6a3b      	ldr	r3, [r7, #32]
 8012eb6:	1ad3      	subs	r3, r2, r3
 8012eb8:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012ebc:	4293      	cmp	r3, r2
 8012ebe:	d9ed      	bls.n	8012e9c <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8012ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012ec4:	4618      	mov	r0, r3
 8012ec6:	3728      	adds	r7, #40	@ 0x28
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	bd80      	pop	{r7, pc}
 8012ecc:	20013a30 	.word	0x20013a30

08012ed0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012ed0:	b580      	push	{r7, lr}
 8012ed2:	b08c      	sub	sp, #48	@ 0x30
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	4603      	mov	r3, r0
 8012ed8:	603a      	str	r2, [r7, #0]
 8012eda:	71fb      	strb	r3, [r7, #7]
 8012edc:	460b      	mov	r3, r1
 8012ede:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012ee0:	2301      	movs	r3, #1
 8012ee2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012ee6:	4b25      	ldr	r3, [pc, #148]	@ (8012f7c <SD_ioctl+0xac>)
 8012ee8:	781b      	ldrb	r3, [r3, #0]
 8012eea:	b2db      	uxtb	r3, r3
 8012eec:	f003 0301 	and.w	r3, r3, #1
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d001      	beq.n	8012ef8 <SD_ioctl+0x28>
 8012ef4:	2303      	movs	r3, #3
 8012ef6:	e03c      	b.n	8012f72 <SD_ioctl+0xa2>

  switch (cmd)
 8012ef8:	79bb      	ldrb	r3, [r7, #6]
 8012efa:	2b03      	cmp	r3, #3
 8012efc:	d834      	bhi.n	8012f68 <SD_ioctl+0x98>
 8012efe:	a201      	add	r2, pc, #4	@ (adr r2, 8012f04 <SD_ioctl+0x34>)
 8012f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f04:	08012f15 	.word	0x08012f15
 8012f08:	08012f1d 	.word	0x08012f1d
 8012f0c:	08012f35 	.word	0x08012f35
 8012f10:	08012f4f 	.word	0x08012f4f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012f14:	2300      	movs	r3, #0
 8012f16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012f1a:	e028      	b.n	8012f6e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012f1c:	f107 030c 	add.w	r3, r7, #12
 8012f20:	4618      	mov	r0, r3
 8012f22:	f7ff fe67 	bl	8012bf4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012f28:	683b      	ldr	r3, [r7, #0]
 8012f2a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012f32:	e01c      	b.n	8012f6e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012f34:	f107 030c 	add.w	r3, r7, #12
 8012f38:	4618      	mov	r0, r3
 8012f3a:	f7ff fe5b 	bl	8012bf4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f40:	b29a      	uxth	r2, r3
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012f46:	2300      	movs	r3, #0
 8012f48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012f4c:	e00f      	b.n	8012f6e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012f4e:	f107 030c 	add.w	r3, r7, #12
 8012f52:	4618      	mov	r0, r3
 8012f54:	f7ff fe4e 	bl	8012bf4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f5a:	0a5a      	lsrs	r2, r3, #9
 8012f5c:	683b      	ldr	r3, [r7, #0]
 8012f5e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012f60:	2300      	movs	r3, #0
 8012f62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012f66:	e002      	b.n	8012f6e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012f68:	2304      	movs	r3, #4
 8012f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012f6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012f72:	4618      	mov	r0, r3
 8012f74:	3730      	adds	r7, #48	@ 0x30
 8012f76:	46bd      	mov	sp, r7
 8012f78:	bd80      	pop	{r7, pc}
 8012f7a:	bf00      	nop
 8012f7c:	2001203d 	.word	0x2001203d

08012f80 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012f84:	4b04      	ldr	r3, [pc, #16]	@ (8012f98 <BSP_SD_ReadCpltCallback+0x18>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	2200      	movs	r2, #0
 8012f8a:	2101      	movs	r1, #1
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	f002 fb03 	bl	8015598 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012f92:	bf00      	nop
 8012f94:	bd80      	pop	{r7, pc}
 8012f96:	bf00      	nop
 8012f98:	20013a30 	.word	0x20013a30

08012f9c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012f9c:	b590      	push	{r4, r7, lr}
 8012f9e:	b089      	sub	sp, #36	@ 0x24
 8012fa0:	af04      	add	r7, sp, #16
 8012fa2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8012fa4:	2301      	movs	r3, #1
 8012fa6:	2202      	movs	r2, #2
 8012fa8:	2102      	movs	r1, #2
 8012faa:	6878      	ldr	r0, [r7, #4]
 8012fac:	f000 fcbd 	bl	801392a <USBH_FindInterface>
 8012fb0:	4603      	mov	r3, r0
 8012fb2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012fb4:	7bfb      	ldrb	r3, [r7, #15]
 8012fb6:	2bff      	cmp	r3, #255	@ 0xff
 8012fb8:	d002      	beq.n	8012fc0 <USBH_CDC_InterfaceInit+0x24>
 8012fba:	7bfb      	ldrb	r3, [r7, #15]
 8012fbc:	2b01      	cmp	r3, #1
 8012fbe:	d901      	bls.n	8012fc4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012fc0:	2302      	movs	r3, #2
 8012fc2:	e13d      	b.n	8013240 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8012fc4:	7bfb      	ldrb	r3, [r7, #15]
 8012fc6:	4619      	mov	r1, r3
 8012fc8:	6878      	ldr	r0, [r7, #4]
 8012fca:	f000 fc92 	bl	80138f2 <USBH_SelectInterface>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8012fd2:	7bbb      	ldrb	r3, [r7, #14]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d001      	beq.n	8012fdc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8012fd8:	2302      	movs	r3, #2
 8012fda:	e131      	b.n	8013240 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8012fe2:	2050      	movs	r0, #80	@ 0x50
 8012fe4:	f005 f884 	bl	80180f0 <malloc>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012ff2:	69db      	ldr	r3, [r3, #28]
 8012ff4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8012ff6:	68bb      	ldr	r3, [r7, #8]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d101      	bne.n	8013000 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8012ffc:	2302      	movs	r3, #2
 8012ffe:	e11f      	b.n	8013240 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8013000:	2250      	movs	r2, #80	@ 0x50
 8013002:	2100      	movs	r1, #0
 8013004:	68b8      	ldr	r0, [r7, #8]
 8013006:	f005 f931 	bl	801826c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 801300a:	7bfb      	ldrb	r3, [r7, #15]
 801300c:	687a      	ldr	r2, [r7, #4]
 801300e:	211a      	movs	r1, #26
 8013010:	fb01 f303 	mul.w	r3, r1, r3
 8013014:	4413      	add	r3, r2
 8013016:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 801301a:	781b      	ldrb	r3, [r3, #0]
 801301c:	b25b      	sxtb	r3, r3
 801301e:	2b00      	cmp	r3, #0
 8013020:	da15      	bge.n	801304e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013022:	7bfb      	ldrb	r3, [r7, #15]
 8013024:	687a      	ldr	r2, [r7, #4]
 8013026:	211a      	movs	r1, #26
 8013028:	fb01 f303 	mul.w	r3, r1, r3
 801302c:	4413      	add	r3, r2
 801302e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8013032:	781a      	ldrb	r2, [r3, #0]
 8013034:	68bb      	ldr	r3, [r7, #8]
 8013036:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8013038:	7bfb      	ldrb	r3, [r7, #15]
 801303a:	687a      	ldr	r2, [r7, #4]
 801303c:	211a      	movs	r1, #26
 801303e:	fb01 f303 	mul.w	r3, r1, r3
 8013042:	4413      	add	r3, r2
 8013044:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8013048:	881a      	ldrh	r2, [r3, #0]
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 801304e:	68bb      	ldr	r3, [r7, #8]
 8013050:	785b      	ldrb	r3, [r3, #1]
 8013052:	4619      	mov	r1, r3
 8013054:	6878      	ldr	r0, [r7, #4]
 8013056:	f002 f90c 	bl	8015272 <USBH_AllocPipe>
 801305a:	4603      	mov	r3, r0
 801305c:	461a      	mov	r2, r3
 801305e:	68bb      	ldr	r3, [r7, #8]
 8013060:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8013062:	68bb      	ldr	r3, [r7, #8]
 8013064:	7819      	ldrb	r1, [r3, #0]
 8013066:	68bb      	ldr	r3, [r7, #8]
 8013068:	7858      	ldrb	r0, [r3, #1]
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013076:	68ba      	ldr	r2, [r7, #8]
 8013078:	8952      	ldrh	r2, [r2, #10]
 801307a:	9202      	str	r2, [sp, #8]
 801307c:	2203      	movs	r2, #3
 801307e:	9201      	str	r2, [sp, #4]
 8013080:	9300      	str	r3, [sp, #0]
 8013082:	4623      	mov	r3, r4
 8013084:	4602      	mov	r2, r0
 8013086:	6878      	ldr	r0, [r7, #4]
 8013088:	f002 f8c4 	bl	8015214 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 801308c:	68bb      	ldr	r3, [r7, #8]
 801308e:	781b      	ldrb	r3, [r3, #0]
 8013090:	2200      	movs	r2, #0
 8013092:	4619      	mov	r1, r3
 8013094:	6878      	ldr	r0, [r7, #4]
 8013096:	f004 ffa5 	bl	8017fe4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 801309a:	2300      	movs	r3, #0
 801309c:	2200      	movs	r2, #0
 801309e:	210a      	movs	r1, #10
 80130a0:	6878      	ldr	r0, [r7, #4]
 80130a2:	f000 fc42 	bl	801392a <USBH_FindInterface>
 80130a6:	4603      	mov	r3, r0
 80130a8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80130aa:	7bfb      	ldrb	r3, [r7, #15]
 80130ac:	2bff      	cmp	r3, #255	@ 0xff
 80130ae:	d002      	beq.n	80130b6 <USBH_CDC_InterfaceInit+0x11a>
 80130b0:	7bfb      	ldrb	r3, [r7, #15]
 80130b2:	2b01      	cmp	r3, #1
 80130b4:	d901      	bls.n	80130ba <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80130b6:	2302      	movs	r3, #2
 80130b8:	e0c2      	b.n	8013240 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80130ba:	7bfb      	ldrb	r3, [r7, #15]
 80130bc:	687a      	ldr	r2, [r7, #4]
 80130be:	211a      	movs	r1, #26
 80130c0:	fb01 f303 	mul.w	r3, r1, r3
 80130c4:	4413      	add	r3, r2
 80130c6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80130ca:	781b      	ldrb	r3, [r3, #0]
 80130cc:	b25b      	sxtb	r3, r3
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	da16      	bge.n	8013100 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80130d2:	7bfb      	ldrb	r3, [r7, #15]
 80130d4:	687a      	ldr	r2, [r7, #4]
 80130d6:	211a      	movs	r1, #26
 80130d8:	fb01 f303 	mul.w	r3, r1, r3
 80130dc:	4413      	add	r3, r2
 80130de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80130e2:	781a      	ldrb	r2, [r3, #0]
 80130e4:	68bb      	ldr	r3, [r7, #8]
 80130e6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80130e8:	7bfb      	ldrb	r3, [r7, #15]
 80130ea:	687a      	ldr	r2, [r7, #4]
 80130ec:	211a      	movs	r1, #26
 80130ee:	fb01 f303 	mul.w	r3, r1, r3
 80130f2:	4413      	add	r3, r2
 80130f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80130f8:	881a      	ldrh	r2, [r3, #0]
 80130fa:	68bb      	ldr	r3, [r7, #8]
 80130fc:	835a      	strh	r2, [r3, #26]
 80130fe:	e015      	b.n	801312c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013100:	7bfb      	ldrb	r3, [r7, #15]
 8013102:	687a      	ldr	r2, [r7, #4]
 8013104:	211a      	movs	r1, #26
 8013106:	fb01 f303 	mul.w	r3, r1, r3
 801310a:	4413      	add	r3, r2
 801310c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8013110:	781a      	ldrb	r2, [r3, #0]
 8013112:	68bb      	ldr	r3, [r7, #8]
 8013114:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8013116:	7bfb      	ldrb	r3, [r7, #15]
 8013118:	687a      	ldr	r2, [r7, #4]
 801311a:	211a      	movs	r1, #26
 801311c:	fb01 f303 	mul.w	r3, r1, r3
 8013120:	4413      	add	r3, r2
 8013122:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8013126:	881a      	ldrh	r2, [r3, #0]
 8013128:	68bb      	ldr	r3, [r7, #8]
 801312a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 801312c:	7bfb      	ldrb	r3, [r7, #15]
 801312e:	687a      	ldr	r2, [r7, #4]
 8013130:	211a      	movs	r1, #26
 8013132:	fb01 f303 	mul.w	r3, r1, r3
 8013136:	4413      	add	r3, r2
 8013138:	f203 3356 	addw	r3, r3, #854	@ 0x356
 801313c:	781b      	ldrb	r3, [r3, #0]
 801313e:	b25b      	sxtb	r3, r3
 8013140:	2b00      	cmp	r3, #0
 8013142:	da16      	bge.n	8013172 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013144:	7bfb      	ldrb	r3, [r7, #15]
 8013146:	687a      	ldr	r2, [r7, #4]
 8013148:	211a      	movs	r1, #26
 801314a:	fb01 f303 	mul.w	r3, r1, r3
 801314e:	4413      	add	r3, r2
 8013150:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013154:	781a      	ldrb	r2, [r3, #0]
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 801315a:	7bfb      	ldrb	r3, [r7, #15]
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	211a      	movs	r1, #26
 8013160:	fb01 f303 	mul.w	r3, r1, r3
 8013164:	4413      	add	r3, r2
 8013166:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 801316a:	881a      	ldrh	r2, [r3, #0]
 801316c:	68bb      	ldr	r3, [r7, #8]
 801316e:	835a      	strh	r2, [r3, #26]
 8013170:	e015      	b.n	801319e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013172:	7bfb      	ldrb	r3, [r7, #15]
 8013174:	687a      	ldr	r2, [r7, #4]
 8013176:	211a      	movs	r1, #26
 8013178:	fb01 f303 	mul.w	r3, r1, r3
 801317c:	4413      	add	r3, r2
 801317e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013182:	781a      	ldrb	r2, [r3, #0]
 8013184:	68bb      	ldr	r3, [r7, #8]
 8013186:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8013188:	7bfb      	ldrb	r3, [r7, #15]
 801318a:	687a      	ldr	r2, [r7, #4]
 801318c:	211a      	movs	r1, #26
 801318e:	fb01 f303 	mul.w	r3, r1, r3
 8013192:	4413      	add	r3, r2
 8013194:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8013198:	881a      	ldrh	r2, [r3, #0]
 801319a:	68bb      	ldr	r3, [r7, #8]
 801319c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 801319e:	68bb      	ldr	r3, [r7, #8]
 80131a0:	7b9b      	ldrb	r3, [r3, #14]
 80131a2:	4619      	mov	r1, r3
 80131a4:	6878      	ldr	r0, [r7, #4]
 80131a6:	f002 f864 	bl	8015272 <USBH_AllocPipe>
 80131aa:	4603      	mov	r3, r0
 80131ac:	461a      	mov	r2, r3
 80131ae:	68bb      	ldr	r3, [r7, #8]
 80131b0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80131b2:	68bb      	ldr	r3, [r7, #8]
 80131b4:	7bdb      	ldrb	r3, [r3, #15]
 80131b6:	4619      	mov	r1, r3
 80131b8:	6878      	ldr	r0, [r7, #4]
 80131ba:	f002 f85a 	bl	8015272 <USBH_AllocPipe>
 80131be:	4603      	mov	r3, r0
 80131c0:	461a      	mov	r2, r3
 80131c2:	68bb      	ldr	r3, [r7, #8]
 80131c4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80131c6:	68bb      	ldr	r3, [r7, #8]
 80131c8:	7b59      	ldrb	r1, [r3, #13]
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	7b98      	ldrb	r0, [r3, #14]
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80131da:	68ba      	ldr	r2, [r7, #8]
 80131dc:	8b12      	ldrh	r2, [r2, #24]
 80131de:	9202      	str	r2, [sp, #8]
 80131e0:	2202      	movs	r2, #2
 80131e2:	9201      	str	r2, [sp, #4]
 80131e4:	9300      	str	r3, [sp, #0]
 80131e6:	4623      	mov	r3, r4
 80131e8:	4602      	mov	r2, r0
 80131ea:	6878      	ldr	r0, [r7, #4]
 80131ec:	f002 f812 	bl	8015214 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80131f0:	68bb      	ldr	r3, [r7, #8]
 80131f2:	7b19      	ldrb	r1, [r3, #12]
 80131f4:	68bb      	ldr	r3, [r7, #8]
 80131f6:	7bd8      	ldrb	r0, [r3, #15]
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013204:	68ba      	ldr	r2, [r7, #8]
 8013206:	8b52      	ldrh	r2, [r2, #26]
 8013208:	9202      	str	r2, [sp, #8]
 801320a:	2202      	movs	r2, #2
 801320c:	9201      	str	r2, [sp, #4]
 801320e:	9300      	str	r3, [sp, #0]
 8013210:	4623      	mov	r3, r4
 8013212:	4602      	mov	r2, r0
 8013214:	6878      	ldr	r0, [r7, #4]
 8013216:	f001 fffd 	bl	8015214 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 801321a:	68bb      	ldr	r3, [r7, #8]
 801321c:	2200      	movs	r2, #0
 801321e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8013222:	68bb      	ldr	r3, [r7, #8]
 8013224:	7b5b      	ldrb	r3, [r3, #13]
 8013226:	2200      	movs	r2, #0
 8013228:	4619      	mov	r1, r3
 801322a:	6878      	ldr	r0, [r7, #4]
 801322c:	f004 feda 	bl	8017fe4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8013230:	68bb      	ldr	r3, [r7, #8]
 8013232:	7b1b      	ldrb	r3, [r3, #12]
 8013234:	2200      	movs	r2, #0
 8013236:	4619      	mov	r1, r3
 8013238:	6878      	ldr	r0, [r7, #4]
 801323a:	f004 fed3 	bl	8017fe4 <USBH_LL_SetToggle>

  return USBH_OK;
 801323e:	2300      	movs	r3, #0
}
 8013240:	4618      	mov	r0, r3
 8013242:	3714      	adds	r7, #20
 8013244:	46bd      	mov	sp, r7
 8013246:	bd90      	pop	{r4, r7, pc}

08013248 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8013248:	b580      	push	{r7, lr}
 801324a:	b084      	sub	sp, #16
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013256:	69db      	ldr	r3, [r3, #28]
 8013258:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	781b      	ldrb	r3, [r3, #0]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d00e      	beq.n	8013280 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	781b      	ldrb	r3, [r3, #0]
 8013266:	4619      	mov	r1, r3
 8013268:	6878      	ldr	r0, [r7, #4]
 801326a:	f001 fff2 	bl	8015252 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	781b      	ldrb	r3, [r3, #0]
 8013272:	4619      	mov	r1, r3
 8013274:	6878      	ldr	r0, [r7, #4]
 8013276:	f002 f81d 	bl	80152b4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	2200      	movs	r2, #0
 801327e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	7b1b      	ldrb	r3, [r3, #12]
 8013284:	2b00      	cmp	r3, #0
 8013286:	d00e      	beq.n	80132a6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8013288:	68fb      	ldr	r3, [r7, #12]
 801328a:	7b1b      	ldrb	r3, [r3, #12]
 801328c:	4619      	mov	r1, r3
 801328e:	6878      	ldr	r0, [r7, #4]
 8013290:	f001 ffdf 	bl	8015252 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	7b1b      	ldrb	r3, [r3, #12]
 8013298:	4619      	mov	r1, r3
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f002 f80a 	bl	80152b4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	2200      	movs	r2, #0
 80132a4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80132a6:	68fb      	ldr	r3, [r7, #12]
 80132a8:	7b5b      	ldrb	r3, [r3, #13]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d00e      	beq.n	80132cc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	7b5b      	ldrb	r3, [r3, #13]
 80132b2:	4619      	mov	r1, r3
 80132b4:	6878      	ldr	r0, [r7, #4]
 80132b6:	f001 ffcc 	bl	8015252 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	7b5b      	ldrb	r3, [r3, #13]
 80132be:	4619      	mov	r1, r3
 80132c0:	6878      	ldr	r0, [r7, #4]
 80132c2:	f001 fff7 	bl	80152b4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	2200      	movs	r2, #0
 80132ca:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80132d2:	69db      	ldr	r3, [r3, #28]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d00b      	beq.n	80132f0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80132de:	69db      	ldr	r3, [r3, #28]
 80132e0:	4618      	mov	r0, r3
 80132e2:	f004 ff0d 	bl	8018100 <free>
    phost->pActiveClass->pData = 0U;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80132ec:	2200      	movs	r2, #0
 80132ee:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80132f0:	2300      	movs	r3, #0
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	3710      	adds	r7, #16
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}

080132fa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80132fa:	b580      	push	{r7, lr}
 80132fc:	b084      	sub	sp, #16
 80132fe:	af00      	add	r7, sp, #0
 8013300:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013308:	69db      	ldr	r3, [r3, #28]
 801330a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	3340      	adds	r3, #64	@ 0x40
 8013310:	4619      	mov	r1, r3
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 f8b1 	bl	801347a <GetLineCoding>
 8013318:	4603      	mov	r3, r0
 801331a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 801331c:	7afb      	ldrb	r3, [r7, #11]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d105      	bne.n	801332e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013328:	2102      	movs	r1, #2
 801332a:	6878      	ldr	r0, [r7, #4]
 801332c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 801332e:	7afb      	ldrb	r3, [r7, #11]
}
 8013330:	4618      	mov	r0, r3
 8013332:	3710      	adds	r7, #16
 8013334:	46bd      	mov	sp, r7
 8013336:	bd80      	pop	{r7, pc}

08013338 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b084      	sub	sp, #16
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8013340:	2301      	movs	r3, #1
 8013342:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8013344:	2300      	movs	r3, #0
 8013346:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801334e:	69db      	ldr	r3, [r3, #28]
 8013350:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8013352:	68bb      	ldr	r3, [r7, #8]
 8013354:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8013358:	2b04      	cmp	r3, #4
 801335a:	d877      	bhi.n	801344c <USBH_CDC_Process+0x114>
 801335c:	a201      	add	r2, pc, #4	@ (adr r2, 8013364 <USBH_CDC_Process+0x2c>)
 801335e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013362:	bf00      	nop
 8013364:	08013379 	.word	0x08013379
 8013368:	0801337f 	.word	0x0801337f
 801336c:	080133af 	.word	0x080133af
 8013370:	08013423 	.word	0x08013423
 8013374:	08013431 	.word	0x08013431
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8013378:	2300      	movs	r3, #0
 801337a:	73fb      	strb	r3, [r7, #15]
      break;
 801337c:	e06d      	b.n	801345a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 801337e:	68bb      	ldr	r3, [r7, #8]
 8013380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013382:	4619      	mov	r1, r3
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f000 f897 	bl	80134b8 <SetLineCoding>
 801338a:	4603      	mov	r3, r0
 801338c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801338e:	7bbb      	ldrb	r3, [r7, #14]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d104      	bne.n	801339e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	2202      	movs	r2, #2
 8013398:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 801339c:	e058      	b.n	8013450 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 801339e:	7bbb      	ldrb	r3, [r7, #14]
 80133a0:	2b01      	cmp	r3, #1
 80133a2:	d055      	beq.n	8013450 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80133a4:	68bb      	ldr	r3, [r7, #8]
 80133a6:	2204      	movs	r2, #4
 80133a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80133ac:	e050      	b.n	8013450 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80133ae:	68bb      	ldr	r3, [r7, #8]
 80133b0:	3340      	adds	r3, #64	@ 0x40
 80133b2:	4619      	mov	r1, r3
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f000 f860 	bl	801347a <GetLineCoding>
 80133ba:	4603      	mov	r3, r0
 80133bc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80133be:	7bbb      	ldrb	r3, [r7, #14]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d126      	bne.n	8013412 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	2200      	movs	r2, #0
 80133c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80133cc:	68bb      	ldr	r3, [r7, #8]
 80133ce:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80133d2:	68bb      	ldr	r3, [r7, #8]
 80133d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133d6:	791b      	ldrb	r3, [r3, #4]
 80133d8:	429a      	cmp	r2, r3
 80133da:	d13b      	bne.n	8013454 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80133dc:	68bb      	ldr	r3, [r7, #8]
 80133de:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80133e2:	68bb      	ldr	r3, [r7, #8]
 80133e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133e6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80133e8:	429a      	cmp	r2, r3
 80133ea:	d133      	bne.n	8013454 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80133ec:	68bb      	ldr	r3, [r7, #8]
 80133ee:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80133f2:	68bb      	ldr	r3, [r7, #8]
 80133f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133f6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80133f8:	429a      	cmp	r2, r3
 80133fa:	d12b      	bne.n	8013454 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80133fc:	68bb      	ldr	r3, [r7, #8]
 80133fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013400:	68bb      	ldr	r3, [r7, #8]
 8013402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013404:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8013406:	429a      	cmp	r2, r3
 8013408:	d124      	bne.n	8013454 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 801340a:	6878      	ldr	r0, [r7, #4]
 801340c:	f000 f96a 	bl	80136e4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8013410:	e020      	b.n	8013454 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8013412:	7bbb      	ldrb	r3, [r7, #14]
 8013414:	2b01      	cmp	r3, #1
 8013416:	d01d      	beq.n	8013454 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8013418:	68bb      	ldr	r3, [r7, #8]
 801341a:	2204      	movs	r2, #4
 801341c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8013420:	e018      	b.n	8013454 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8013422:	6878      	ldr	r0, [r7, #4]
 8013424:	f000 f867 	bl	80134f6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f000 f8e6 	bl	80135fa <CDC_ProcessReception>
      break;
 801342e:	e014      	b.n	801345a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8013430:	2100      	movs	r1, #0
 8013432:	6878      	ldr	r0, [r7, #4]
 8013434:	f001 f8ff 	bl	8014636 <USBH_ClrFeature>
 8013438:	4603      	mov	r3, r0
 801343a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801343c:	7bbb      	ldrb	r3, [r7, #14]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d10a      	bne.n	8013458 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8013442:	68bb      	ldr	r3, [r7, #8]
 8013444:	2200      	movs	r2, #0
 8013446:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 801344a:	e005      	b.n	8013458 <USBH_CDC_Process+0x120>

    default:
      break;
 801344c:	bf00      	nop
 801344e:	e004      	b.n	801345a <USBH_CDC_Process+0x122>
      break;
 8013450:	bf00      	nop
 8013452:	e002      	b.n	801345a <USBH_CDC_Process+0x122>
      break;
 8013454:	bf00      	nop
 8013456:	e000      	b.n	801345a <USBH_CDC_Process+0x122>
      break;
 8013458:	bf00      	nop

  }

  return status;
 801345a:	7bfb      	ldrb	r3, [r7, #15]
}
 801345c:	4618      	mov	r0, r3
 801345e:	3710      	adds	r7, #16
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}

08013464 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8013464:	b480      	push	{r7}
 8013466:	b083      	sub	sp, #12
 8013468:	af00      	add	r7, sp, #0
 801346a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 801346c:	2300      	movs	r3, #0
}
 801346e:	4618      	mov	r0, r3
 8013470:	370c      	adds	r7, #12
 8013472:	46bd      	mov	sp, r7
 8013474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013478:	4770      	bx	lr

0801347a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 801347a:	b580      	push	{r7, lr}
 801347c:	b082      	sub	sp, #8
 801347e:	af00      	add	r7, sp, #0
 8013480:	6078      	str	r0, [r7, #4]
 8013482:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	22a1      	movs	r2, #161	@ 0xa1
 8013488:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2221      	movs	r2, #33	@ 0x21
 801348e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	2200      	movs	r2, #0
 8013494:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	2200      	movs	r2, #0
 801349a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	2207      	movs	r2, #7
 80134a0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80134a2:	683b      	ldr	r3, [r7, #0]
 80134a4:	2207      	movs	r2, #7
 80134a6:	4619      	mov	r1, r3
 80134a8:	6878      	ldr	r0, [r7, #4]
 80134aa:	f001 fbf9 	bl	8014ca0 <USBH_CtlReq>
 80134ae:	4603      	mov	r3, r0
}
 80134b0:	4618      	mov	r0, r3
 80134b2:	3708      	adds	r7, #8
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}

080134b8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b082      	sub	sp, #8
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
 80134c0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	2221      	movs	r2, #33	@ 0x21
 80134c6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	2220      	movs	r2, #32
 80134cc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	2200      	movs	r2, #0
 80134d2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	2200      	movs	r2, #0
 80134d8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	2207      	movs	r2, #7
 80134de:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	2207      	movs	r2, #7
 80134e4:	4619      	mov	r1, r3
 80134e6:	6878      	ldr	r0, [r7, #4]
 80134e8:	f001 fbda 	bl	8014ca0 <USBH_CtlReq>
 80134ec:	4603      	mov	r3, r0
}
 80134ee:	4618      	mov	r0, r3
 80134f0:	3708      	adds	r7, #8
 80134f2:	46bd      	mov	sp, r7
 80134f4:	bd80      	pop	{r7, pc}

080134f6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80134f6:	b580      	push	{r7, lr}
 80134f8:	b086      	sub	sp, #24
 80134fa:	af02      	add	r7, sp, #8
 80134fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013504:	69db      	ldr	r3, [r3, #28]
 8013506:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8013508:	2300      	movs	r3, #0
 801350a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8013512:	2b01      	cmp	r3, #1
 8013514:	d002      	beq.n	801351c <CDC_ProcessTransmission+0x26>
 8013516:	2b02      	cmp	r3, #2
 8013518:	d023      	beq.n	8013562 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 801351a:	e06a      	b.n	80135f2 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013520:	68fa      	ldr	r2, [r7, #12]
 8013522:	8b12      	ldrh	r2, [r2, #24]
 8013524:	4293      	cmp	r3, r2
 8013526:	d90b      	bls.n	8013540 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	69d9      	ldr	r1, [r3, #28]
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	8b1a      	ldrh	r2, [r3, #24]
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	7b5b      	ldrb	r3, [r3, #13]
 8013534:	2001      	movs	r0, #1
 8013536:	9000      	str	r0, [sp, #0]
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f001 fe28 	bl	801518e <USBH_BulkSendData>
 801353e:	e00b      	b.n	8013558 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8013548:	b29a      	uxth	r2, r3
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	7b5b      	ldrb	r3, [r3, #13]
 801354e:	2001      	movs	r0, #1
 8013550:	9000      	str	r0, [sp, #0]
 8013552:	6878      	ldr	r0, [r7, #4]
 8013554:	f001 fe1b 	bl	801518e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	2202      	movs	r2, #2
 801355c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8013560:	e047      	b.n	80135f2 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	7b5b      	ldrb	r3, [r3, #13]
 8013566:	4619      	mov	r1, r3
 8013568:	6878      	ldr	r0, [r7, #4]
 801356a:	f004 fd11 	bl	8017f90 <USBH_LL_GetURBState>
 801356e:	4603      	mov	r3, r0
 8013570:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8013572:	7afb      	ldrb	r3, [r7, #11]
 8013574:	2b01      	cmp	r3, #1
 8013576:	d12e      	bne.n	80135d6 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801357c:	68fa      	ldr	r2, [r7, #12]
 801357e:	8b12      	ldrh	r2, [r2, #24]
 8013580:	4293      	cmp	r3, r2
 8013582:	d90e      	bls.n	80135a2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013588:	68fa      	ldr	r2, [r7, #12]
 801358a:	8b12      	ldrh	r2, [r2, #24]
 801358c:	1a9a      	subs	r2, r3, r2
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	69db      	ldr	r3, [r3, #28]
 8013596:	68fa      	ldr	r2, [r7, #12]
 8013598:	8b12      	ldrh	r2, [r2, #24]
 801359a:	441a      	add	r2, r3
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	61da      	str	r2, [r3, #28]
 80135a0:	e002      	b.n	80135a8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	2200      	movs	r2, #0
 80135a6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d004      	beq.n	80135ba <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	2201      	movs	r2, #1
 80135b4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80135b8:	e006      	b.n	80135c8 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	2200      	movs	r2, #0
 80135be:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80135c2:	6878      	ldr	r0, [r7, #4]
 80135c4:	f000 f87a 	bl	80136bc <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80135c8:	2300      	movs	r3, #0
 80135ca:	2200      	movs	r2, #0
 80135cc:	2104      	movs	r1, #4
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f000 febc 	bl	801434c <USBH_OS_PutMessage>
      break;
 80135d4:	e00c      	b.n	80135f0 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 80135d6:	7afb      	ldrb	r3, [r7, #11]
 80135d8:	2b02      	cmp	r3, #2
 80135da:	d109      	bne.n	80135f0 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	2201      	movs	r2, #1
 80135e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80135e4:	2300      	movs	r3, #0
 80135e6:	2200      	movs	r2, #0
 80135e8:	2104      	movs	r1, #4
 80135ea:	6878      	ldr	r0, [r7, #4]
 80135ec:	f000 feae 	bl	801434c <USBH_OS_PutMessage>
      break;
 80135f0:	bf00      	nop
  }
}
 80135f2:	bf00      	nop
 80135f4:	3710      	adds	r7, #16
 80135f6:	46bd      	mov	sp, r7
 80135f8:	bd80      	pop	{r7, pc}

080135fa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80135fa:	b580      	push	{r7, lr}
 80135fc:	b086      	sub	sp, #24
 80135fe:	af00      	add	r7, sp, #0
 8013600:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013608:	69db      	ldr	r3, [r3, #28]
 801360a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 801360c:	2300      	movs	r3, #0
 801360e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8013610:	697b      	ldr	r3, [r7, #20]
 8013612:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8013616:	2b03      	cmp	r3, #3
 8013618:	d002      	beq.n	8013620 <CDC_ProcessReception+0x26>
 801361a:	2b04      	cmp	r3, #4
 801361c:	d00e      	beq.n	801363c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 801361e:	e049      	b.n	80136b4 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8013620:	697b      	ldr	r3, [r7, #20]
 8013622:	6a19      	ldr	r1, [r3, #32]
 8013624:	697b      	ldr	r3, [r7, #20]
 8013626:	8b5a      	ldrh	r2, [r3, #26]
 8013628:	697b      	ldr	r3, [r7, #20]
 801362a:	7b1b      	ldrb	r3, [r3, #12]
 801362c:	6878      	ldr	r0, [r7, #4]
 801362e:	f001 fdd3 	bl	80151d8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8013632:	697b      	ldr	r3, [r7, #20]
 8013634:	2204      	movs	r2, #4
 8013636:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 801363a:	e03b      	b.n	80136b4 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 801363c:	697b      	ldr	r3, [r7, #20]
 801363e:	7b1b      	ldrb	r3, [r3, #12]
 8013640:	4619      	mov	r1, r3
 8013642:	6878      	ldr	r0, [r7, #4]
 8013644:	f004 fca4 	bl	8017f90 <USBH_LL_GetURBState>
 8013648:	4603      	mov	r3, r0
 801364a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 801364c:	7cfb      	ldrb	r3, [r7, #19]
 801364e:	2b01      	cmp	r3, #1
 8013650:	d12f      	bne.n	80136b2 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8013652:	697b      	ldr	r3, [r7, #20]
 8013654:	7b1b      	ldrb	r3, [r3, #12]
 8013656:	4619      	mov	r1, r3
 8013658:	6878      	ldr	r0, [r7, #4]
 801365a:	f004 fc19 	bl	8017e90 <USBH_LL_GetLastXferSize>
 801365e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8013660:	697b      	ldr	r3, [r7, #20]
 8013662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013664:	68fa      	ldr	r2, [r7, #12]
 8013666:	429a      	cmp	r2, r3
 8013668:	d016      	beq.n	8013698 <CDC_ProcessReception+0x9e>
 801366a:	697b      	ldr	r3, [r7, #20]
 801366c:	8b5b      	ldrh	r3, [r3, #26]
 801366e:	461a      	mov	r2, r3
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	4293      	cmp	r3, r2
 8013674:	d110      	bne.n	8013698 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8013676:	697b      	ldr	r3, [r7, #20]
 8013678:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	1ad2      	subs	r2, r2, r3
 801367e:	697b      	ldr	r3, [r7, #20]
 8013680:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8013682:	697b      	ldr	r3, [r7, #20]
 8013684:	6a1a      	ldr	r2, [r3, #32]
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	441a      	add	r2, r3
 801368a:	697b      	ldr	r3, [r7, #20]
 801368c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 801368e:	697b      	ldr	r3, [r7, #20]
 8013690:	2203      	movs	r2, #3
 8013692:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8013696:	e006      	b.n	80136a6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8013698:	697b      	ldr	r3, [r7, #20]
 801369a:	2200      	movs	r2, #0
 801369c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80136a0:	6878      	ldr	r0, [r7, #4]
 80136a2:	f000 f815 	bl	80136d0 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80136a6:	2300      	movs	r3, #0
 80136a8:	2200      	movs	r2, #0
 80136aa:	2104      	movs	r1, #4
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f000 fe4d 	bl	801434c <USBH_OS_PutMessage>
      break;
 80136b2:	bf00      	nop
  }
}
 80136b4:	bf00      	nop
 80136b6:	3718      	adds	r7, #24
 80136b8:	46bd      	mov	sp, r7
 80136ba:	bd80      	pop	{r7, pc}

080136bc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80136bc:	b480      	push	{r7}
 80136be:	b083      	sub	sp, #12
 80136c0:	af00      	add	r7, sp, #0
 80136c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80136c4:	bf00      	nop
 80136c6:	370c      	adds	r7, #12
 80136c8:	46bd      	mov	sp, r7
 80136ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ce:	4770      	bx	lr

080136d0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80136d0:	b480      	push	{r7}
 80136d2:	b083      	sub	sp, #12
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80136d8:	bf00      	nop
 80136da:	370c      	adds	r7, #12
 80136dc:	46bd      	mov	sp, r7
 80136de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136e2:	4770      	bx	lr

080136e4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80136e4:	b480      	push	{r7}
 80136e6:	b083      	sub	sp, #12
 80136e8:	af00      	add	r7, sp, #0
 80136ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80136ec:	bf00      	nop
 80136ee:	370c      	adds	r7, #12
 80136f0:	46bd      	mov	sp, r7
 80136f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f6:	4770      	bx	lr

080136f8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80136f8:	b5b0      	push	{r4, r5, r7, lr}
 80136fa:	b090      	sub	sp, #64	@ 0x40
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	60f8      	str	r0, [r7, #12]
 8013700:	60b9      	str	r1, [r7, #8]
 8013702:	4613      	mov	r3, r2
 8013704:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	2b00      	cmp	r3, #0
 801370a:	d101      	bne.n	8013710 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 801370c:	2302      	movs	r3, #2
 801370e:	e04d      	b.n	80137ac <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	79fa      	ldrb	r2, [r7, #7]
 8013714:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	2200      	movs	r2, #0
 801371c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	2200      	movs	r2, #0
 8013724:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8013728:	68f8      	ldr	r0, [r7, #12]
 801372a:	f000 f847 	bl	80137bc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	2200      	movs	r2, #0
 8013732:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	2200      	movs	r2, #0
 801373a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	2200      	movs	r2, #0
 8013742:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	2200      	movs	r2, #0
 801374a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 801374e:	68bb      	ldr	r3, [r7, #8]
 8013750:	2b00      	cmp	r3, #0
 8013752:	d003      	beq.n	801375c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	68ba      	ldr	r2, [r7, #8]
 8013758:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 801375c:	4b15      	ldr	r3, [pc, #84]	@ (80137b4 <USBH_Init+0xbc>)
 801375e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8013762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013764:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8013768:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801376c:	2100      	movs	r1, #0
 801376e:	4618      	mov	r0, r3
 8013770:	f001 feea 	bl	8015548 <osMessageCreate>
 8013774:	4602      	mov	r2, r0
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 801377c:	4b0e      	ldr	r3, [pc, #56]	@ (80137b8 <USBH_Init+0xc0>)
 801377e:	f107 0414 	add.w	r4, r7, #20
 8013782:	461d      	mov	r5, r3
 8013784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013788:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801378c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8013790:	f107 0314 	add.w	r3, r7, #20
 8013794:	68f9      	ldr	r1, [r7, #12]
 8013796:	4618      	mov	r0, r3
 8013798:	f001 fe76 	bl	8015488 <osThreadCreate>
 801379c:	4602      	mov	r2, r0
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80137a4:	68f8      	ldr	r0, [r7, #12]
 80137a6:	f004 fabf 	bl	8017d28 <USBH_LL_Init>

  return USBH_OK;
 80137aa:	2300      	movs	r3, #0
}
 80137ac:	4618      	mov	r0, r3
 80137ae:	3740      	adds	r7, #64	@ 0x40
 80137b0:	46bd      	mov	sp, r7
 80137b2:	bdb0      	pop	{r4, r5, r7, pc}
 80137b4:	080183f8 	.word	0x080183f8
 80137b8:	08018414 	.word	0x08018414

080137bc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b084      	sub	sp, #16
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80137c4:	2300      	movs	r3, #0
 80137c6:	60fb      	str	r3, [r7, #12]
 80137c8:	e009      	b.n	80137de <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80137ca:	687a      	ldr	r2, [r7, #4]
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	33e0      	adds	r3, #224	@ 0xe0
 80137d0:	009b      	lsls	r3, r3, #2
 80137d2:	4413      	add	r3, r2
 80137d4:	2200      	movs	r2, #0
 80137d6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	3301      	adds	r3, #1
 80137dc:	60fb      	str	r3, [r7, #12]
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	2b0f      	cmp	r3, #15
 80137e2:	d9f2      	bls.n	80137ca <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80137e4:	2300      	movs	r3, #0
 80137e6:	60fb      	str	r3, [r7, #12]
 80137e8:	e009      	b.n	80137fe <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80137ea:	687a      	ldr	r2, [r7, #4]
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	4413      	add	r3, r2
 80137f0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80137f4:	2200      	movs	r2, #0
 80137f6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	3301      	adds	r3, #1
 80137fc:	60fb      	str	r3, [r7, #12]
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013804:	d3f1      	bcc.n	80137ea <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	2200      	movs	r2, #0
 801380a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	2200      	movs	r2, #0
 8013810:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	2201      	movs	r2, #1
 8013816:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	2200      	movs	r2, #0
 801381c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2201      	movs	r2, #1
 8013824:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	2240      	movs	r2, #64	@ 0x40
 801382a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	2200      	movs	r2, #0
 8013830:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	2200      	movs	r2, #0
 8013836:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	2201      	movs	r2, #1
 801383e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	2200      	movs	r2, #0
 8013846:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	2200      	movs	r2, #0
 801384e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	331c      	adds	r3, #28
 8013856:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801385a:	2100      	movs	r1, #0
 801385c:	4618      	mov	r0, r3
 801385e:	f004 fd05 	bl	801826c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013868:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801386c:	2100      	movs	r1, #0
 801386e:	4618      	mov	r0, r3
 8013870:	f004 fcfc 	bl	801826c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f203 3326 	addw	r3, r3, #806	@ 0x326
 801387a:	2212      	movs	r2, #18
 801387c:	2100      	movs	r1, #0
 801387e:	4618      	mov	r0, r3
 8013880:	f004 fcf4 	bl	801826c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801388a:	223e      	movs	r2, #62	@ 0x3e
 801388c:	2100      	movs	r1, #0
 801388e:	4618      	mov	r0, r3
 8013890:	f004 fcec 	bl	801826c <memset>

  return USBH_OK;
 8013894:	2300      	movs	r3, #0
}
 8013896:	4618      	mov	r0, r3
 8013898:	3710      	adds	r7, #16
 801389a:	46bd      	mov	sp, r7
 801389c:	bd80      	pop	{r7, pc}

0801389e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 801389e:	b480      	push	{r7}
 80138a0:	b085      	sub	sp, #20
 80138a2:	af00      	add	r7, sp, #0
 80138a4:	6078      	str	r0, [r7, #4]
 80138a6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80138a8:	2300      	movs	r3, #0
 80138aa:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80138ac:	683b      	ldr	r3, [r7, #0]
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d016      	beq.n	80138e0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d10e      	bne.n	80138da <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80138c2:	1c59      	adds	r1, r3, #1
 80138c4:	687a      	ldr	r2, [r7, #4]
 80138c6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80138ca:	687a      	ldr	r2, [r7, #4]
 80138cc:	33de      	adds	r3, #222	@ 0xde
 80138ce:	6839      	ldr	r1, [r7, #0]
 80138d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80138d4:	2300      	movs	r3, #0
 80138d6:	73fb      	strb	r3, [r7, #15]
 80138d8:	e004      	b.n	80138e4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80138da:	2302      	movs	r3, #2
 80138dc:	73fb      	strb	r3, [r7, #15]
 80138de:	e001      	b.n	80138e4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80138e0:	2302      	movs	r3, #2
 80138e2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80138e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80138e6:	4618      	mov	r0, r3
 80138e8:	3714      	adds	r7, #20
 80138ea:	46bd      	mov	sp, r7
 80138ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f0:	4770      	bx	lr

080138f2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80138f2:	b480      	push	{r7}
 80138f4:	b085      	sub	sp, #20
 80138f6:	af00      	add	r7, sp, #0
 80138f8:	6078      	str	r0, [r7, #4]
 80138fa:	460b      	mov	r3, r1
 80138fc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80138fe:	2300      	movs	r3, #0
 8013900:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8013908:	78fa      	ldrb	r2, [r7, #3]
 801390a:	429a      	cmp	r2, r3
 801390c:	d204      	bcs.n	8013918 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	78fa      	ldrb	r2, [r7, #3]
 8013912:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8013916:	e001      	b.n	801391c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8013918:	2302      	movs	r3, #2
 801391a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801391c:	7bfb      	ldrb	r3, [r7, #15]
}
 801391e:	4618      	mov	r0, r3
 8013920:	3714      	adds	r7, #20
 8013922:	46bd      	mov	sp, r7
 8013924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013928:	4770      	bx	lr

0801392a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 801392a:	b480      	push	{r7}
 801392c:	b087      	sub	sp, #28
 801392e:	af00      	add	r7, sp, #0
 8013930:	6078      	str	r0, [r7, #4]
 8013932:	4608      	mov	r0, r1
 8013934:	4611      	mov	r1, r2
 8013936:	461a      	mov	r2, r3
 8013938:	4603      	mov	r3, r0
 801393a:	70fb      	strb	r3, [r7, #3]
 801393c:	460b      	mov	r3, r1
 801393e:	70bb      	strb	r3, [r7, #2]
 8013940:	4613      	mov	r3, r2
 8013942:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8013944:	2300      	movs	r3, #0
 8013946:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8013948:	2300      	movs	r3, #0
 801394a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013952:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013954:	e025      	b.n	80139a2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8013956:	7dfb      	ldrb	r3, [r7, #23]
 8013958:	221a      	movs	r2, #26
 801395a:	fb02 f303 	mul.w	r3, r2, r3
 801395e:	3308      	adds	r3, #8
 8013960:	68fa      	ldr	r2, [r7, #12]
 8013962:	4413      	add	r3, r2
 8013964:	3302      	adds	r3, #2
 8013966:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013968:	693b      	ldr	r3, [r7, #16]
 801396a:	795b      	ldrb	r3, [r3, #5]
 801396c:	78fa      	ldrb	r2, [r7, #3]
 801396e:	429a      	cmp	r2, r3
 8013970:	d002      	beq.n	8013978 <USBH_FindInterface+0x4e>
 8013972:	78fb      	ldrb	r3, [r7, #3]
 8013974:	2bff      	cmp	r3, #255	@ 0xff
 8013976:	d111      	bne.n	801399c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013978:	693b      	ldr	r3, [r7, #16]
 801397a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801397c:	78ba      	ldrb	r2, [r7, #2]
 801397e:	429a      	cmp	r2, r3
 8013980:	d002      	beq.n	8013988 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013982:	78bb      	ldrb	r3, [r7, #2]
 8013984:	2bff      	cmp	r3, #255	@ 0xff
 8013986:	d109      	bne.n	801399c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013988:	693b      	ldr	r3, [r7, #16]
 801398a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801398c:	787a      	ldrb	r2, [r7, #1]
 801398e:	429a      	cmp	r2, r3
 8013990:	d002      	beq.n	8013998 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013992:	787b      	ldrb	r3, [r7, #1]
 8013994:	2bff      	cmp	r3, #255	@ 0xff
 8013996:	d101      	bne.n	801399c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8013998:	7dfb      	ldrb	r3, [r7, #23]
 801399a:	e006      	b.n	80139aa <USBH_FindInterface+0x80>
    }
    if_ix++;
 801399c:	7dfb      	ldrb	r3, [r7, #23]
 801399e:	3301      	adds	r3, #1
 80139a0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80139a2:	7dfb      	ldrb	r3, [r7, #23]
 80139a4:	2b01      	cmp	r3, #1
 80139a6:	d9d6      	bls.n	8013956 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80139a8:	23ff      	movs	r3, #255	@ 0xff
}
 80139aa:	4618      	mov	r0, r3
 80139ac:	371c      	adds	r7, #28
 80139ae:	46bd      	mov	sp, r7
 80139b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b4:	4770      	bx	lr

080139b6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80139b6:	b580      	push	{r7, lr}
 80139b8:	b082      	sub	sp, #8
 80139ba:	af00      	add	r7, sp, #0
 80139bc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f004 f9ee 	bl	8017da0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80139c4:	2101      	movs	r1, #1
 80139c6:	6878      	ldr	r0, [r7, #4]
 80139c8:	f004 faf5 	bl	8017fb6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80139cc:	2300      	movs	r3, #0
}
 80139ce:	4618      	mov	r0, r3
 80139d0:	3708      	adds	r7, #8
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}
	...

080139d8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80139d8:	b580      	push	{r7, lr}
 80139da:	b088      	sub	sp, #32
 80139dc:	af04      	add	r7, sp, #16
 80139de:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80139e0:	2302      	movs	r3, #2
 80139e2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80139e4:	2300      	movs	r3, #0
 80139e6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80139ee:	b2db      	uxtb	r3, r3
 80139f0:	2b01      	cmp	r3, #1
 80139f2:	d102      	bne.n	80139fa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	2203      	movs	r2, #3
 80139f8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	781b      	ldrb	r3, [r3, #0]
 80139fe:	b2db      	uxtb	r3, r3
 8013a00:	2b0b      	cmp	r3, #11
 8013a02:	f200 81f5 	bhi.w	8013df0 <USBH_Process+0x418>
 8013a06:	a201      	add	r2, pc, #4	@ (adr r2, 8013a0c <USBH_Process+0x34>)
 8013a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a0c:	08013a3d 	.word	0x08013a3d
 8013a10:	08013a7b 	.word	0x08013a7b
 8013a14:	08013af1 	.word	0x08013af1
 8013a18:	08013d7f 	.word	0x08013d7f
 8013a1c:	08013df1 	.word	0x08013df1
 8013a20:	08013b9d 	.word	0x08013b9d
 8013a24:	08013d19 	.word	0x08013d19
 8013a28:	08013bdf 	.word	0x08013bdf
 8013a2c:	08013c0b 	.word	0x08013c0b
 8013a30:	08013c33 	.word	0x08013c33
 8013a34:	08013c81 	.word	0x08013c81
 8013a38:	08013d67 	.word	0x08013d67
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8013a42:	b2db      	uxtb	r3, r3
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	f000 81d5 	beq.w	8013df4 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	2201      	movs	r2, #1
 8013a4e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8013a50:	20c8      	movs	r0, #200	@ 0xc8
 8013a52:	f004 fafa 	bl	801804a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	f004 f9ff 	bl	8017e5a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	2200      	movs	r2, #0
 8013a60:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	2200      	movs	r2, #0
 8013a68:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	2200      	movs	r2, #0
 8013a70:	2101      	movs	r1, #1
 8013a72:	6878      	ldr	r0, [r7, #4]
 8013a74:	f000 fc6a 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013a78:	e1bc      	b.n	8013df4 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8013a80:	b2db      	uxtb	r3, r3
 8013a82:	2b01      	cmp	r3, #1
 8013a84:	d107      	bne.n	8013a96 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2200      	movs	r2, #0
 8013a8a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	2202      	movs	r2, #2
 8013a92:	701a      	strb	r2, [r3, #0]
 8013a94:	e025      	b.n	8013ae2 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013a9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013aa0:	d914      	bls.n	8013acc <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013aa8:	3301      	adds	r3, #1
 8013aaa:	b2da      	uxtb	r2, r3
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013ab8:	2b03      	cmp	r3, #3
 8013aba:	d903      	bls.n	8013ac4 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	220d      	movs	r2, #13
 8013ac0:	701a      	strb	r2, [r3, #0]
 8013ac2:	e00e      	b.n	8013ae2 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	2200      	movs	r2, #0
 8013ac8:	701a      	strb	r2, [r3, #0]
 8013aca:	e00a      	b.n	8013ae2 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013ad2:	f103 020a 	add.w	r2, r3, #10
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013adc:	200a      	movs	r0, #10
 8013ade:	f004 fab4 	bl	801804a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013ae2:	2300      	movs	r3, #0
 8013ae4:	2200      	movs	r2, #0
 8013ae6:	2101      	movs	r1, #1
 8013ae8:	6878      	ldr	r0, [r7, #4]
 8013aea:	f000 fc2f 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013aee:	e188      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d005      	beq.n	8013b06 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013b00:	2104      	movs	r1, #4
 8013b02:	6878      	ldr	r0, [r7, #4]
 8013b04:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8013b06:	2064      	movs	r0, #100	@ 0x64
 8013b08:	f004 fa9f 	bl	801804a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8013b0c:	6878      	ldr	r0, [r7, #4]
 8013b0e:	f004 f97d 	bl	8017e0c <USBH_LL_GetSpeed>
 8013b12:	4603      	mov	r3, r0
 8013b14:	461a      	mov	r2, r3
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	2205      	movs	r2, #5
 8013b20:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8013b22:	2100      	movs	r1, #0
 8013b24:	6878      	ldr	r0, [r7, #4]
 8013b26:	f001 fba4 	bl	8015272 <USBH_AllocPipe>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	461a      	mov	r2, r3
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8013b32:	2180      	movs	r1, #128	@ 0x80
 8013b34:	6878      	ldr	r0, [r7, #4]
 8013b36:	f001 fb9c 	bl	8015272 <USBH_AllocPipe>
 8013b3a:	4603      	mov	r3, r0
 8013b3c:	461a      	mov	r2, r3
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	7919      	ldrb	r1, [r3, #4]
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013b52:	687a      	ldr	r2, [r7, #4]
 8013b54:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8013b56:	9202      	str	r2, [sp, #8]
 8013b58:	2200      	movs	r2, #0
 8013b5a:	9201      	str	r2, [sp, #4]
 8013b5c:	9300      	str	r3, [sp, #0]
 8013b5e:	4603      	mov	r3, r0
 8013b60:	2280      	movs	r2, #128	@ 0x80
 8013b62:	6878      	ldr	r0, [r7, #4]
 8013b64:	f001 fb56 	bl	8015214 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	7959      	ldrb	r1, [r3, #5]
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013b78:	687a      	ldr	r2, [r7, #4]
 8013b7a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013b7c:	9202      	str	r2, [sp, #8]
 8013b7e:	2200      	movs	r2, #0
 8013b80:	9201      	str	r2, [sp, #4]
 8013b82:	9300      	str	r3, [sp, #0]
 8013b84:	4603      	mov	r3, r0
 8013b86:	2200      	movs	r2, #0
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f001 fb43 	bl	8015214 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013b8e:	2300      	movs	r3, #0
 8013b90:	2200      	movs	r2, #0
 8013b92:	2101      	movs	r1, #1
 8013b94:	6878      	ldr	r0, [r7, #4]
 8013b96:	f000 fbd9 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013b9a:	e132      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013b9c:	6878      	ldr	r0, [r7, #4]
 8013b9e:	f000 f935 	bl	8013e0c <USBH_HandleEnum>
 8013ba2:	4603      	mov	r3, r0
 8013ba4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8013ba6:	7bbb      	ldrb	r3, [r7, #14]
 8013ba8:	b2db      	uxtb	r3, r3
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	f040 8124 	bne.w	8013df8 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	2200      	movs	r2, #0
 8013bb4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8013bbe:	2b01      	cmp	r3, #1
 8013bc0:	d103      	bne.n	8013bca <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	2208      	movs	r2, #8
 8013bc6:	701a      	strb	r2, [r3, #0]
 8013bc8:	e002      	b.n	8013bd0 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	2207      	movs	r2, #7
 8013bce:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	2200      	movs	r2, #0
 8013bd4:	2105      	movs	r1, #5
 8013bd6:	6878      	ldr	r0, [r7, #4]
 8013bd8:	f000 fbb8 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013bdc:	e10c      	b.n	8013df8 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	f000 8109 	beq.w	8013dfc <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013bf0:	2101      	movs	r1, #1
 8013bf2:	6878      	ldr	r0, [r7, #4]
 8013bf4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	2208      	movs	r2, #8
 8013bfa:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	2200      	movs	r2, #0
 8013c00:	2105      	movs	r1, #5
 8013c02:	6878      	ldr	r0, [r7, #4]
 8013c04:	f000 fba2 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8013c08:	e0f8      	b.n	8013dfc <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8013c10:	4619      	mov	r1, r3
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	f000 fcc8 	bl	80145a8 <USBH_SetCfg>
 8013c18:	4603      	mov	r3, r0
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d102      	bne.n	8013c24 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	2209      	movs	r2, #9
 8013c22:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013c24:	2300      	movs	r3, #0
 8013c26:	2200      	movs	r2, #0
 8013c28:	2101      	movs	r1, #1
 8013c2a:	6878      	ldr	r0, [r7, #4]
 8013c2c:	f000 fb8e 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013c30:	e0e7      	b.n	8013e02 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8013c38:	f003 0320 	and.w	r3, r3, #32
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d015      	beq.n	8013c6c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8013c40:	2101      	movs	r1, #1
 8013c42:	6878      	ldr	r0, [r7, #4]
 8013c44:	f000 fcd3 	bl	80145ee <USBH_SetFeature>
 8013c48:	4603      	mov	r3, r0
 8013c4a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013c4c:	7bbb      	ldrb	r3, [r7, #14]
 8013c4e:	b2db      	uxtb	r3, r3
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d103      	bne.n	8013c5c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	220a      	movs	r2, #10
 8013c58:	701a      	strb	r2, [r3, #0]
 8013c5a:	e00a      	b.n	8013c72 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8013c5c:	7bbb      	ldrb	r3, [r7, #14]
 8013c5e:	b2db      	uxtb	r3, r3
 8013c60:	2b03      	cmp	r3, #3
 8013c62:	d106      	bne.n	8013c72 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	220a      	movs	r2, #10
 8013c68:	701a      	strb	r2, [r3, #0]
 8013c6a:	e002      	b.n	8013c72 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	220a      	movs	r2, #10
 8013c70:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013c72:	2300      	movs	r3, #0
 8013c74:	2200      	movs	r2, #0
 8013c76:	2101      	movs	r1, #1
 8013c78:	6878      	ldr	r0, [r7, #4]
 8013c7a:	f000 fb67 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013c7e:	e0c0      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d03f      	beq.n	8013d0a <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	2200      	movs	r2, #0
 8013c8e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013c92:	2300      	movs	r3, #0
 8013c94:	73fb      	strb	r3, [r7, #15]
 8013c96:	e016      	b.n	8013cc6 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8013c98:	7bfa      	ldrb	r2, [r7, #15]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	32de      	adds	r2, #222	@ 0xde
 8013c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013ca2:	791a      	ldrb	r2, [r3, #4]
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d108      	bne.n	8013cc0 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8013cae:	7bfa      	ldrb	r2, [r7, #15]
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	32de      	adds	r2, #222	@ 0xde
 8013cb4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8013cbe:	e005      	b.n	8013ccc <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013cc0:	7bfb      	ldrb	r3, [r7, #15]
 8013cc2:	3301      	adds	r3, #1
 8013cc4:	73fb      	strb	r3, [r7, #15]
 8013cc6:	7bfb      	ldrb	r3, [r7, #15]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d0e5      	beq.n	8013c98 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d016      	beq.n	8013d04 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013cdc:	689b      	ldr	r3, [r3, #8]
 8013cde:	6878      	ldr	r0, [r7, #4]
 8013ce0:	4798      	blx	r3
 8013ce2:	4603      	mov	r3, r0
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	d109      	bne.n	8013cfc <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	2206      	movs	r2, #6
 8013cec:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013cf4:	2103      	movs	r1, #3
 8013cf6:	6878      	ldr	r0, [r7, #4]
 8013cf8:	4798      	blx	r3
 8013cfa:	e006      	b.n	8013d0a <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	220d      	movs	r2, #13
 8013d00:	701a      	strb	r2, [r3, #0]
 8013d02:	e002      	b.n	8013d0a <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	220d      	movs	r2, #13
 8013d08:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	2200      	movs	r2, #0
 8013d0e:	2105      	movs	r1, #5
 8013d10:	6878      	ldr	r0, [r7, #4]
 8013d12:	f000 fb1b 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013d16:	e074      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d017      	beq.n	8013d52 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d28:	691b      	ldr	r3, [r3, #16]
 8013d2a:	6878      	ldr	r0, [r7, #4]
 8013d2c:	4798      	blx	r3
 8013d2e:	4603      	mov	r3, r0
 8013d30:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013d32:	7bbb      	ldrb	r3, [r7, #14]
 8013d34:	b2db      	uxtb	r3, r3
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d103      	bne.n	8013d42 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	220b      	movs	r2, #11
 8013d3e:	701a      	strb	r2, [r3, #0]
 8013d40:	e00a      	b.n	8013d58 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8013d42:	7bbb      	ldrb	r3, [r7, #14]
 8013d44:	b2db      	uxtb	r3, r3
 8013d46:	2b02      	cmp	r3, #2
 8013d48:	d106      	bne.n	8013d58 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	220d      	movs	r2, #13
 8013d4e:	701a      	strb	r2, [r3, #0]
 8013d50:	e002      	b.n	8013d58 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	220d      	movs	r2, #13
 8013d56:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d58:	2300      	movs	r3, #0
 8013d5a:	2200      	movs	r2, #0
 8013d5c:	2105      	movs	r1, #5
 8013d5e:	6878      	ldr	r0, [r7, #4]
 8013d60:	f000 faf4 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013d64:	e04d      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d047      	beq.n	8013e00 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d76:	695b      	ldr	r3, [r3, #20]
 8013d78:	6878      	ldr	r0, [r7, #4]
 8013d7a:	4798      	blx	r3
      }
      break;
 8013d7c:	e040      	b.n	8013e00 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	2200      	movs	r2, #0
 8013d82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f7ff fd18 	bl	80137bc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d009      	beq.n	8013daa <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013d9c:	68db      	ldr	r3, [r3, #12]
 8013d9e:	6878      	ldr	r0, [r7, #4]
 8013da0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	2200      	movs	r2, #0
 8013da6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d005      	beq.n	8013dc0 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013dba:	2105      	movs	r1, #5
 8013dbc:	6878      	ldr	r0, [r7, #4]
 8013dbe:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8013dc6:	b2db      	uxtb	r3, r3
 8013dc8:	2b01      	cmp	r3, #1
 8013dca:	d107      	bne.n	8013ddc <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	2200      	movs	r2, #0
 8013dd0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013dd4:	6878      	ldr	r0, [r7, #4]
 8013dd6:	f7ff fdee 	bl	80139b6 <USBH_Start>
 8013dda:	e002      	b.n	8013de2 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8013ddc:	6878      	ldr	r0, [r7, #4]
 8013dde:	f003 ffdf 	bl	8017da0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013de2:	2300      	movs	r3, #0
 8013de4:	2200      	movs	r2, #0
 8013de6:	2101      	movs	r1, #1
 8013de8:	6878      	ldr	r0, [r7, #4]
 8013dea:	f000 faaf 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013dee:	e008      	b.n	8013e02 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8013df0:	bf00      	nop
 8013df2:	e006      	b.n	8013e02 <USBH_Process+0x42a>
      break;
 8013df4:	bf00      	nop
 8013df6:	e004      	b.n	8013e02 <USBH_Process+0x42a>
      break;
 8013df8:	bf00      	nop
 8013dfa:	e002      	b.n	8013e02 <USBH_Process+0x42a>
    break;
 8013dfc:	bf00      	nop
 8013dfe:	e000      	b.n	8013e02 <USBH_Process+0x42a>
      break;
 8013e00:	bf00      	nop
  }
  return USBH_OK;
 8013e02:	2300      	movs	r3, #0
}
 8013e04:	4618      	mov	r0, r3
 8013e06:	3710      	adds	r7, #16
 8013e08:	46bd      	mov	sp, r7
 8013e0a:	bd80      	pop	{r7, pc}

08013e0c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b088      	sub	sp, #32
 8013e10:	af04      	add	r7, sp, #16
 8013e12:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8013e14:	2301      	movs	r3, #1
 8013e16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8013e18:	2301      	movs	r3, #1
 8013e1a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	785b      	ldrb	r3, [r3, #1]
 8013e20:	2b07      	cmp	r3, #7
 8013e22:	f200 81db 	bhi.w	80141dc <USBH_HandleEnum+0x3d0>
 8013e26:	a201      	add	r2, pc, #4	@ (adr r2, 8013e2c <USBH_HandleEnum+0x20>)
 8013e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e2c:	08013e4d 	.word	0x08013e4d
 8013e30:	08013f07 	.word	0x08013f07
 8013e34:	08013f71 	.word	0x08013f71
 8013e38:	08013ffb 	.word	0x08013ffb
 8013e3c:	08014065 	.word	0x08014065
 8013e40:	080140d5 	.word	0x080140d5
 8013e44:	0801413f 	.word	0x0801413f
 8013e48:	0801419d 	.word	0x0801419d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8013e4c:	2108      	movs	r1, #8
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f000 fac7 	bl	80143e2 <USBH_Get_DevDesc>
 8013e54:	4603      	mov	r3, r0
 8013e56:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013e58:	7bbb      	ldrb	r3, [r7, #14]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d12e      	bne.n	8013ebc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	2201      	movs	r2, #1
 8013e6c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	7919      	ldrb	r1, [r3, #4]
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013e7e:	687a      	ldr	r2, [r7, #4]
 8013e80:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013e82:	9202      	str	r2, [sp, #8]
 8013e84:	2200      	movs	r2, #0
 8013e86:	9201      	str	r2, [sp, #4]
 8013e88:	9300      	str	r3, [sp, #0]
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	2280      	movs	r2, #128	@ 0x80
 8013e8e:	6878      	ldr	r0, [r7, #4]
 8013e90:	f001 f9c0 	bl	8015214 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	7959      	ldrb	r1, [r3, #5]
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013ea4:	687a      	ldr	r2, [r7, #4]
 8013ea6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013ea8:	9202      	str	r2, [sp, #8]
 8013eaa:	2200      	movs	r2, #0
 8013eac:	9201      	str	r2, [sp, #4]
 8013eae:	9300      	str	r3, [sp, #0]
 8013eb0:	4603      	mov	r3, r0
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	6878      	ldr	r0, [r7, #4]
 8013eb6:	f001 f9ad 	bl	8015214 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013eba:	e191      	b.n	80141e0 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013ebc:	7bbb      	ldrb	r3, [r7, #14]
 8013ebe:	2b03      	cmp	r3, #3
 8013ec0:	f040 818e 	bne.w	80141e0 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013eca:	3301      	adds	r3, #1
 8013ecc:	b2da      	uxtb	r2, r3
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013eda:	2b03      	cmp	r3, #3
 8013edc:	d903      	bls.n	8013ee6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	220d      	movs	r2, #13
 8013ee2:	701a      	strb	r2, [r3, #0]
      break;
 8013ee4:	e17c      	b.n	80141e0 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	795b      	ldrb	r3, [r3, #5]
 8013eea:	4619      	mov	r1, r3
 8013eec:	6878      	ldr	r0, [r7, #4]
 8013eee:	f001 f9e1 	bl	80152b4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	791b      	ldrb	r3, [r3, #4]
 8013ef6:	4619      	mov	r1, r3
 8013ef8:	6878      	ldr	r0, [r7, #4]
 8013efa:	f001 f9db 	bl	80152b4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	2200      	movs	r2, #0
 8013f02:	701a      	strb	r2, [r3, #0]
      break;
 8013f04:	e16c      	b.n	80141e0 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8013f06:	2112      	movs	r1, #18
 8013f08:	6878      	ldr	r0, [r7, #4]
 8013f0a:	f000 fa6a 	bl	80143e2 <USBH_Get_DevDesc>
 8013f0e:	4603      	mov	r3, r0
 8013f10:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013f12:	7bbb      	ldrb	r3, [r7, #14]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d103      	bne.n	8013f20 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	2202      	movs	r2, #2
 8013f1c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013f1e:	e161      	b.n	80141e4 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013f20:	7bbb      	ldrb	r3, [r7, #14]
 8013f22:	2b03      	cmp	r3, #3
 8013f24:	f040 815e 	bne.w	80141e4 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013f2e:	3301      	adds	r3, #1
 8013f30:	b2da      	uxtb	r2, r3
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013f3e:	2b03      	cmp	r3, #3
 8013f40:	d903      	bls.n	8013f4a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	220d      	movs	r2, #13
 8013f46:	701a      	strb	r2, [r3, #0]
      break;
 8013f48:	e14c      	b.n	80141e4 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	795b      	ldrb	r3, [r3, #5]
 8013f4e:	4619      	mov	r1, r3
 8013f50:	6878      	ldr	r0, [r7, #4]
 8013f52:	f001 f9af 	bl	80152b4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	791b      	ldrb	r3, [r3, #4]
 8013f5a:	4619      	mov	r1, r3
 8013f5c:	6878      	ldr	r0, [r7, #4]
 8013f5e:	f001 f9a9 	bl	80152b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	2200      	movs	r2, #0
 8013f66:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	701a      	strb	r2, [r3, #0]
      break;
 8013f6e:	e139      	b.n	80141e4 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013f70:	2101      	movs	r1, #1
 8013f72:	6878      	ldr	r0, [r7, #4]
 8013f74:	f000 faf4 	bl	8014560 <USBH_SetAddress>
 8013f78:	4603      	mov	r3, r0
 8013f7a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013f7c:	7bbb      	ldrb	r3, [r7, #14]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d130      	bne.n	8013fe4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8013f82:	2002      	movs	r0, #2
 8013f84:	f004 f861 	bl	801804a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	2201      	movs	r2, #1
 8013f8c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	2203      	movs	r2, #3
 8013f94:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	7919      	ldrb	r1, [r3, #4]
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013fa6:	687a      	ldr	r2, [r7, #4]
 8013fa8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013faa:	9202      	str	r2, [sp, #8]
 8013fac:	2200      	movs	r2, #0
 8013fae:	9201      	str	r2, [sp, #4]
 8013fb0:	9300      	str	r3, [sp, #0]
 8013fb2:	4603      	mov	r3, r0
 8013fb4:	2280      	movs	r2, #128	@ 0x80
 8013fb6:	6878      	ldr	r0, [r7, #4]
 8013fb8:	f001 f92c 	bl	8015214 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	7959      	ldrb	r1, [r3, #5]
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013fcc:	687a      	ldr	r2, [r7, #4]
 8013fce:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013fd0:	9202      	str	r2, [sp, #8]
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	9201      	str	r2, [sp, #4]
 8013fd6:	9300      	str	r3, [sp, #0]
 8013fd8:	4603      	mov	r3, r0
 8013fda:	2200      	movs	r2, #0
 8013fdc:	6878      	ldr	r0, [r7, #4]
 8013fde:	f001 f919 	bl	8015214 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013fe2:	e101      	b.n	80141e8 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013fe4:	7bbb      	ldrb	r3, [r7, #14]
 8013fe6:	2b03      	cmp	r3, #3
 8013fe8:	f040 80fe 	bne.w	80141e8 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	220d      	movs	r2, #13
 8013ff0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	2200      	movs	r2, #0
 8013ff6:	705a      	strb	r2, [r3, #1]
      break;
 8013ff8:	e0f6      	b.n	80141e8 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8013ffa:	2109      	movs	r1, #9
 8013ffc:	6878      	ldr	r0, [r7, #4]
 8013ffe:	f000 fa1c 	bl	801443a <USBH_Get_CfgDesc>
 8014002:	4603      	mov	r3, r0
 8014004:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014006:	7bbb      	ldrb	r3, [r7, #14]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d103      	bne.n	8014014 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	2204      	movs	r2, #4
 8014010:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014012:	e0eb      	b.n	80141ec <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014014:	7bbb      	ldrb	r3, [r7, #14]
 8014016:	2b03      	cmp	r3, #3
 8014018:	f040 80e8 	bne.w	80141ec <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014022:	3301      	adds	r3, #1
 8014024:	b2da      	uxtb	r2, r3
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014032:	2b03      	cmp	r3, #3
 8014034:	d903      	bls.n	801403e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	220d      	movs	r2, #13
 801403a:	701a      	strb	r2, [r3, #0]
      break;
 801403c:	e0d6      	b.n	80141ec <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	795b      	ldrb	r3, [r3, #5]
 8014042:	4619      	mov	r1, r3
 8014044:	6878      	ldr	r0, [r7, #4]
 8014046:	f001 f935 	bl	80152b4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	791b      	ldrb	r3, [r3, #4]
 801404e:	4619      	mov	r1, r3
 8014050:	6878      	ldr	r0, [r7, #4]
 8014052:	f001 f92f 	bl	80152b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	2200      	movs	r2, #0
 801405a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	2200      	movs	r2, #0
 8014060:	701a      	strb	r2, [r3, #0]
      break;
 8014062:	e0c3      	b.n	80141ec <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 801406a:	4619      	mov	r1, r3
 801406c:	6878      	ldr	r0, [r7, #4]
 801406e:	f000 f9e4 	bl	801443a <USBH_Get_CfgDesc>
 8014072:	4603      	mov	r3, r0
 8014074:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014076:	7bbb      	ldrb	r3, [r7, #14]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d103      	bne.n	8014084 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	2205      	movs	r2, #5
 8014080:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014082:	e0b5      	b.n	80141f0 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014084:	7bbb      	ldrb	r3, [r7, #14]
 8014086:	2b03      	cmp	r3, #3
 8014088:	f040 80b2 	bne.w	80141f0 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014092:	3301      	adds	r3, #1
 8014094:	b2da      	uxtb	r2, r3
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80140a2:	2b03      	cmp	r3, #3
 80140a4:	d903      	bls.n	80140ae <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	220d      	movs	r2, #13
 80140aa:	701a      	strb	r2, [r3, #0]
      break;
 80140ac:	e0a0      	b.n	80141f0 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	795b      	ldrb	r3, [r3, #5]
 80140b2:	4619      	mov	r1, r3
 80140b4:	6878      	ldr	r0, [r7, #4]
 80140b6:	f001 f8fd 	bl	80152b4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	791b      	ldrb	r3, [r3, #4]
 80140be:	4619      	mov	r1, r3
 80140c0:	6878      	ldr	r0, [r7, #4]
 80140c2:	f001 f8f7 	bl	80152b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	2200      	movs	r2, #0
 80140ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	2200      	movs	r2, #0
 80140d0:	701a      	strb	r2, [r3, #0]
      break;
 80140d2:	e08d      	b.n	80141f0 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d025      	beq.n	801412a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80140ea:	23ff      	movs	r3, #255	@ 0xff
 80140ec:	6878      	ldr	r0, [r7, #4]
 80140ee:	f000 f9ce 	bl	801448e <USBH_Get_StringDesc>
 80140f2:	4603      	mov	r3, r0
 80140f4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80140f6:	7bbb      	ldrb	r3, [r7, #14]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d109      	bne.n	8014110 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	2206      	movs	r2, #6
 8014100:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8014102:	2300      	movs	r3, #0
 8014104:	2200      	movs	r2, #0
 8014106:	2105      	movs	r1, #5
 8014108:	6878      	ldr	r0, [r7, #4]
 801410a:	f000 f91f 	bl	801434c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801410e:	e071      	b.n	80141f4 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014110:	7bbb      	ldrb	r3, [r7, #14]
 8014112:	2b03      	cmp	r3, #3
 8014114:	d16e      	bne.n	80141f4 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	2206      	movs	r2, #6
 801411a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801411c:	2300      	movs	r3, #0
 801411e:	2200      	movs	r2, #0
 8014120:	2105      	movs	r1, #5
 8014122:	6878      	ldr	r0, [r7, #4]
 8014124:	f000 f912 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014128:	e064      	b.n	80141f4 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	2206      	movs	r2, #6
 801412e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8014130:	2300      	movs	r3, #0
 8014132:	2200      	movs	r2, #0
 8014134:	2105      	movs	r1, #5
 8014136:	6878      	ldr	r0, [r7, #4]
 8014138:	f000 f908 	bl	801434c <USBH_OS_PutMessage>
      break;
 801413c:	e05a      	b.n	80141f4 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8014144:	2b00      	cmp	r3, #0
 8014146:	d01f      	beq.n	8014188 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014154:	23ff      	movs	r3, #255	@ 0xff
 8014156:	6878      	ldr	r0, [r7, #4]
 8014158:	f000 f999 	bl	801448e <USBH_Get_StringDesc>
 801415c:	4603      	mov	r3, r0
 801415e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8014160:	7bbb      	ldrb	r3, [r7, #14]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d103      	bne.n	801416e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	2207      	movs	r2, #7
 801416a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801416c:	e044      	b.n	80141f8 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801416e:	7bbb      	ldrb	r3, [r7, #14]
 8014170:	2b03      	cmp	r3, #3
 8014172:	d141      	bne.n	80141f8 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	2207      	movs	r2, #7
 8014178:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801417a:	2300      	movs	r3, #0
 801417c:	2200      	movs	r2, #0
 801417e:	2105      	movs	r1, #5
 8014180:	6878      	ldr	r0, [r7, #4]
 8014182:	f000 f8e3 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014186:	e037      	b.n	80141f8 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	2207      	movs	r2, #7
 801418c:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801418e:	2300      	movs	r3, #0
 8014190:	2200      	movs	r2, #0
 8014192:	2105      	movs	r1, #5
 8014194:	6878      	ldr	r0, [r7, #4]
 8014196:	f000 f8d9 	bl	801434c <USBH_OS_PutMessage>
      break;
 801419a:	e02d      	b.n	80141f8 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	d017      	beq.n	80141d6 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80141b2:	23ff      	movs	r3, #255	@ 0xff
 80141b4:	6878      	ldr	r0, [r7, #4]
 80141b6:	f000 f96a 	bl	801448e <USBH_Get_StringDesc>
 80141ba:	4603      	mov	r3, r0
 80141bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80141be:	7bbb      	ldrb	r3, [r7, #14]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d102      	bne.n	80141ca <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80141c4:	2300      	movs	r3, #0
 80141c6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80141c8:	e018      	b.n	80141fc <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80141ca:	7bbb      	ldrb	r3, [r7, #14]
 80141cc:	2b03      	cmp	r3, #3
 80141ce:	d115      	bne.n	80141fc <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80141d0:	2300      	movs	r3, #0
 80141d2:	73fb      	strb	r3, [r7, #15]
      break;
 80141d4:	e012      	b.n	80141fc <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80141d6:	2300      	movs	r3, #0
 80141d8:	73fb      	strb	r3, [r7, #15]
      break;
 80141da:	e00f      	b.n	80141fc <USBH_HandleEnum+0x3f0>

    default:
      break;
 80141dc:	bf00      	nop
 80141de:	e00e      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141e0:	bf00      	nop
 80141e2:	e00c      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141e4:	bf00      	nop
 80141e6:	e00a      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141e8:	bf00      	nop
 80141ea:	e008      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141ec:	bf00      	nop
 80141ee:	e006      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141f0:	bf00      	nop
 80141f2:	e004      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141f4:	bf00      	nop
 80141f6:	e002      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141f8:	bf00      	nop
 80141fa:	e000      	b.n	80141fe <USBH_HandleEnum+0x3f2>
      break;
 80141fc:	bf00      	nop
  }
  return Status;
 80141fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8014200:	4618      	mov	r0, r3
 8014202:	3710      	adds	r7, #16
 8014204:	46bd      	mov	sp, r7
 8014206:	bd80      	pop	{r7, pc}

08014208 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8014208:	b480      	push	{r7}
 801420a:	b083      	sub	sp, #12
 801420c:	af00      	add	r7, sp, #0
 801420e:	6078      	str	r0, [r7, #4]
 8014210:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	683a      	ldr	r2, [r7, #0]
 8014216:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 801421a:	bf00      	nop
 801421c:	370c      	adds	r7, #12
 801421e:	46bd      	mov	sp, r7
 8014220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014224:	4770      	bx	lr

08014226 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8014226:	b580      	push	{r7, lr}
 8014228:	b082      	sub	sp, #8
 801422a:	af00      	add	r7, sp, #0
 801422c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014234:	1c5a      	adds	r2, r3, #1
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 801423c:	6878      	ldr	r0, [r7, #4]
 801423e:	f000 f804 	bl	801424a <USBH_HandleSof>
}
 8014242:	bf00      	nop
 8014244:	3708      	adds	r7, #8
 8014246:	46bd      	mov	sp, r7
 8014248:	bd80      	pop	{r7, pc}

0801424a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801424a:	b580      	push	{r7, lr}
 801424c:	b082      	sub	sp, #8
 801424e:	af00      	add	r7, sp, #0
 8014250:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	781b      	ldrb	r3, [r3, #0]
 8014256:	b2db      	uxtb	r3, r3
 8014258:	2b0b      	cmp	r3, #11
 801425a:	d10a      	bne.n	8014272 <USBH_HandleSof+0x28>
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014262:	2b00      	cmp	r3, #0
 8014264:	d005      	beq.n	8014272 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801426c:	699b      	ldr	r3, [r3, #24]
 801426e:	6878      	ldr	r0, [r7, #4]
 8014270:	4798      	blx	r3
  }
}
 8014272:	bf00      	nop
 8014274:	3708      	adds	r7, #8
 8014276:	46bd      	mov	sp, r7
 8014278:	bd80      	pop	{r7, pc}

0801427a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801427a:	b580      	push	{r7, lr}
 801427c:	b082      	sub	sp, #8
 801427e:	af00      	add	r7, sp, #0
 8014280:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	2201      	movs	r2, #1
 8014286:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801428a:	2300      	movs	r3, #0
 801428c:	2200      	movs	r2, #0
 801428e:	2101      	movs	r1, #1
 8014290:	6878      	ldr	r0, [r7, #4]
 8014292:	f000 f85b 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8014296:	bf00      	nop
}
 8014298:	3708      	adds	r7, #8
 801429a:	46bd      	mov	sp, r7
 801429c:	bd80      	pop	{r7, pc}

0801429e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801429e:	b480      	push	{r7}
 80142a0:	b083      	sub	sp, #12
 80142a2:	af00      	add	r7, sp, #0
 80142a4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	2200      	movs	r2, #0
 80142aa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	2201      	movs	r2, #1
 80142b2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80142b6:	bf00      	nop
}
 80142b8:	370c      	adds	r7, #12
 80142ba:	46bd      	mov	sp, r7
 80142bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c0:	4770      	bx	lr

080142c2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80142c2:	b580      	push	{r7, lr}
 80142c4:	b082      	sub	sp, #8
 80142c6:	af00      	add	r7, sp, #0
 80142c8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	2201      	movs	r2, #1
 80142ce:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	2200      	movs	r2, #0
 80142d6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	2200      	movs	r2, #0
 80142de:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80142e2:	2300      	movs	r3, #0
 80142e4:	2200      	movs	r2, #0
 80142e6:	2101      	movs	r1, #1
 80142e8:	6878      	ldr	r0, [r7, #4]
 80142ea:	f000 f82f 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80142ee:	2300      	movs	r3, #0
}
 80142f0:	4618      	mov	r0, r3
 80142f2:	3708      	adds	r7, #8
 80142f4:	46bd      	mov	sp, r7
 80142f6:	bd80      	pop	{r7, pc}

080142f8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80142f8:	b580      	push	{r7, lr}
 80142fa:	b082      	sub	sp, #8
 80142fc:	af00      	add	r7, sp, #0
 80142fe:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2201      	movs	r2, #1
 8014304:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	2200      	movs	r2, #0
 801430c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	2200      	movs	r2, #0
 8014314:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8014318:	6878      	ldr	r0, [r7, #4]
 801431a:	f003 fd5c 	bl	8017dd6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	791b      	ldrb	r3, [r3, #4]
 8014322:	4619      	mov	r1, r3
 8014324:	6878      	ldr	r0, [r7, #4]
 8014326:	f000 ffc5 	bl	80152b4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	795b      	ldrb	r3, [r3, #5]
 801432e:	4619      	mov	r1, r3
 8014330:	6878      	ldr	r0, [r7, #4]
 8014332:	f000 ffbf 	bl	80152b4 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8014336:	2300      	movs	r3, #0
 8014338:	2200      	movs	r2, #0
 801433a:	2101      	movs	r1, #1
 801433c:	6878      	ldr	r0, [r7, #4]
 801433e:	f000 f805 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8014342:	2300      	movs	r3, #0
}
 8014344:	4618      	mov	r0, r3
 8014346:	3708      	adds	r7, #8
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}

0801434c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 801434c:	b580      	push	{r7, lr}
 801434e:	b086      	sub	sp, #24
 8014350:	af00      	add	r7, sp, #0
 8014352:	60f8      	str	r0, [r7, #12]
 8014354:	607a      	str	r2, [r7, #4]
 8014356:	603b      	str	r3, [r7, #0]
 8014358:	460b      	mov	r3, r1
 801435a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 801435c:	7afa      	ldrb	r2, [r7, #11]
 801435e:	68fb      	ldr	r3, [r7, #12]
 8014360:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 801436a:	4618      	mov	r0, r3
 801436c:	f001 f9c8 	bl	8015700 <osMessageWaiting>
 8014370:	4603      	mov	r3, r0
 8014372:	f1c3 0310 	rsb	r3, r3, #16
 8014376:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8014378:	697b      	ldr	r3, [r7, #20]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d009      	beq.n	8014392 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801438a:	687a      	ldr	r2, [r7, #4]
 801438c:	4619      	mov	r1, r3
 801438e:	f001 f903 	bl	8015598 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8014392:	bf00      	nop
 8014394:	3718      	adds	r7, #24
 8014396:	46bd      	mov	sp, r7
 8014398:	bd80      	pop	{r7, pc}

0801439a <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 801439a:	b580      	push	{r7, lr}
 801439c:	b086      	sub	sp, #24
 801439e:	af00      	add	r7, sp, #0
 80143a0:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 80143a8:	f107 030c 	add.w	r3, r7, #12
 80143ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80143b0:	4618      	mov	r0, r3
 80143b2:	f001 f931 	bl	8015618 <osMessageGet>
    if (event.status == osEventMessage)
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	2b10      	cmp	r3, #16
 80143ba:	d1f2      	bne.n	80143a2 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80143bc:	6878      	ldr	r0, [r7, #4]
 80143be:	f7ff fb0b 	bl	80139d8 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80143c2:	e7ee      	b.n	80143a2 <USBH_Process_OS+0x8>

080143c4 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b082      	sub	sp, #8
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80143cc:	2300      	movs	r3, #0
 80143ce:	2200      	movs	r2, #0
 80143d0:	2101      	movs	r1, #1
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f7ff ffba 	bl	801434c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80143d8:	2300      	movs	r3, #0
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3708      	adds	r7, #8
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}

080143e2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80143e2:	b580      	push	{r7, lr}
 80143e4:	b086      	sub	sp, #24
 80143e6:	af02      	add	r7, sp, #8
 80143e8:	6078      	str	r0, [r7, #4]
 80143ea:	460b      	mov	r3, r1
 80143ec:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80143ee:	887b      	ldrh	r3, [r7, #2]
 80143f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80143f4:	d901      	bls.n	80143fa <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80143f6:	2303      	movs	r3, #3
 80143f8:	e01b      	b.n	8014432 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8014400:	887b      	ldrh	r3, [r7, #2]
 8014402:	9300      	str	r3, [sp, #0]
 8014404:	4613      	mov	r3, r2
 8014406:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801440a:	2100      	movs	r1, #0
 801440c:	6878      	ldr	r0, [r7, #4]
 801440e:	f000 f872 	bl	80144f6 <USBH_GetDescriptor>
 8014412:	4603      	mov	r3, r0
 8014414:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8014416:	7bfb      	ldrb	r3, [r7, #15]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d109      	bne.n	8014430 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8014422:	887a      	ldrh	r2, [r7, #2]
 8014424:	4619      	mov	r1, r3
 8014426:	6878      	ldr	r0, [r7, #4]
 8014428:	f000 f92a 	bl	8014680 <USBH_ParseDevDesc>
 801442c:	4603      	mov	r3, r0
 801442e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014430:	7bfb      	ldrb	r3, [r7, #15]
}
 8014432:	4618      	mov	r0, r3
 8014434:	3710      	adds	r7, #16
 8014436:	46bd      	mov	sp, r7
 8014438:	bd80      	pop	{r7, pc}

0801443a <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801443a:	b580      	push	{r7, lr}
 801443c:	b086      	sub	sp, #24
 801443e:	af02      	add	r7, sp, #8
 8014440:	6078      	str	r0, [r7, #4]
 8014442:	460b      	mov	r3, r1
 8014444:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	331c      	adds	r3, #28
 801444a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 801444c:	887b      	ldrh	r3, [r7, #2]
 801444e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014452:	d901      	bls.n	8014458 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014454:	2303      	movs	r3, #3
 8014456:	e016      	b.n	8014486 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8014458:	887b      	ldrh	r3, [r7, #2]
 801445a:	9300      	str	r3, [sp, #0]
 801445c:	68bb      	ldr	r3, [r7, #8]
 801445e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014462:	2100      	movs	r1, #0
 8014464:	6878      	ldr	r0, [r7, #4]
 8014466:	f000 f846 	bl	80144f6 <USBH_GetDescriptor>
 801446a:	4603      	mov	r3, r0
 801446c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 801446e:	7bfb      	ldrb	r3, [r7, #15]
 8014470:	2b00      	cmp	r3, #0
 8014472:	d107      	bne.n	8014484 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8014474:	887b      	ldrh	r3, [r7, #2]
 8014476:	461a      	mov	r2, r3
 8014478:	68b9      	ldr	r1, [r7, #8]
 801447a:	6878      	ldr	r0, [r7, #4]
 801447c:	f000 f9b0 	bl	80147e0 <USBH_ParseCfgDesc>
 8014480:	4603      	mov	r3, r0
 8014482:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014484:	7bfb      	ldrb	r3, [r7, #15]
}
 8014486:	4618      	mov	r0, r3
 8014488:	3710      	adds	r7, #16
 801448a:	46bd      	mov	sp, r7
 801448c:	bd80      	pop	{r7, pc}

0801448e <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 801448e:	b580      	push	{r7, lr}
 8014490:	b088      	sub	sp, #32
 8014492:	af02      	add	r7, sp, #8
 8014494:	60f8      	str	r0, [r7, #12]
 8014496:	607a      	str	r2, [r7, #4]
 8014498:	461a      	mov	r2, r3
 801449a:	460b      	mov	r3, r1
 801449c:	72fb      	strb	r3, [r7, #11]
 801449e:	4613      	mov	r3, r2
 80144a0:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80144a2:	893b      	ldrh	r3, [r7, #8]
 80144a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80144a8:	d802      	bhi.n	80144b0 <USBH_Get_StringDesc+0x22>
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d101      	bne.n	80144b4 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80144b0:	2303      	movs	r3, #3
 80144b2:	e01c      	b.n	80144ee <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80144b4:	7afb      	ldrb	r3, [r7, #11]
 80144b6:	b29b      	uxth	r3, r3
 80144b8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80144bc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80144c4:	893b      	ldrh	r3, [r7, #8]
 80144c6:	9300      	str	r3, [sp, #0]
 80144c8:	460b      	mov	r3, r1
 80144ca:	2100      	movs	r1, #0
 80144cc:	68f8      	ldr	r0, [r7, #12]
 80144ce:	f000 f812 	bl	80144f6 <USBH_GetDescriptor>
 80144d2:	4603      	mov	r3, r0
 80144d4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80144d6:	7dfb      	ldrb	r3, [r7, #23]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d107      	bne.n	80144ec <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80144e2:	893a      	ldrh	r2, [r7, #8]
 80144e4:	6879      	ldr	r1, [r7, #4]
 80144e6:	4618      	mov	r0, r3
 80144e8:	f000 fb8d 	bl	8014c06 <USBH_ParseStringDesc>
  }

  return status;
 80144ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80144ee:	4618      	mov	r0, r3
 80144f0:	3718      	adds	r7, #24
 80144f2:	46bd      	mov	sp, r7
 80144f4:	bd80      	pop	{r7, pc}

080144f6 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80144f6:	b580      	push	{r7, lr}
 80144f8:	b084      	sub	sp, #16
 80144fa:	af00      	add	r7, sp, #0
 80144fc:	60f8      	str	r0, [r7, #12]
 80144fe:	607b      	str	r3, [r7, #4]
 8014500:	460b      	mov	r3, r1
 8014502:	72fb      	strb	r3, [r7, #11]
 8014504:	4613      	mov	r3, r2
 8014506:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	789b      	ldrb	r3, [r3, #2]
 801450c:	2b01      	cmp	r3, #1
 801450e:	d11c      	bne.n	801454a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8014510:	7afb      	ldrb	r3, [r7, #11]
 8014512:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8014516:	b2da      	uxtb	r2, r3
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2206      	movs	r2, #6
 8014520:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	893a      	ldrh	r2, [r7, #8]
 8014526:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8014528:	893b      	ldrh	r3, [r7, #8]
 801452a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801452e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014532:	d104      	bne.n	801453e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	f240 4209 	movw	r2, #1033	@ 0x409
 801453a:	829a      	strh	r2, [r3, #20]
 801453c:	e002      	b.n	8014544 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	2200      	movs	r2, #0
 8014542:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	8b3a      	ldrh	r2, [r7, #24]
 8014548:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 801454a:	8b3b      	ldrh	r3, [r7, #24]
 801454c:	461a      	mov	r2, r3
 801454e:	6879      	ldr	r1, [r7, #4]
 8014550:	68f8      	ldr	r0, [r7, #12]
 8014552:	f000 fba5 	bl	8014ca0 <USBH_CtlReq>
 8014556:	4603      	mov	r3, r0
}
 8014558:	4618      	mov	r0, r3
 801455a:	3710      	adds	r7, #16
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}

08014560 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b082      	sub	sp, #8
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
 8014568:	460b      	mov	r3, r1
 801456a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	789b      	ldrb	r3, [r3, #2]
 8014570:	2b01      	cmp	r3, #1
 8014572:	d10f      	bne.n	8014594 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	2200      	movs	r2, #0
 8014578:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	2205      	movs	r2, #5
 801457e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8014580:	78fb      	ldrb	r3, [r7, #3]
 8014582:	b29a      	uxth	r2, r3
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	2200      	movs	r2, #0
 801458c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	2200      	movs	r2, #0
 8014592:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014594:	2200      	movs	r2, #0
 8014596:	2100      	movs	r1, #0
 8014598:	6878      	ldr	r0, [r7, #4]
 801459a:	f000 fb81 	bl	8014ca0 <USBH_CtlReq>
 801459e:	4603      	mov	r3, r0
}
 80145a0:	4618      	mov	r0, r3
 80145a2:	3708      	adds	r7, #8
 80145a4:	46bd      	mov	sp, r7
 80145a6:	bd80      	pop	{r7, pc}

080145a8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80145a8:	b580      	push	{r7, lr}
 80145aa:	b082      	sub	sp, #8
 80145ac:	af00      	add	r7, sp, #0
 80145ae:	6078      	str	r0, [r7, #4]
 80145b0:	460b      	mov	r3, r1
 80145b2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	789b      	ldrb	r3, [r3, #2]
 80145b8:	2b01      	cmp	r3, #1
 80145ba:	d10e      	bne.n	80145da <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2200      	movs	r2, #0
 80145c0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	2209      	movs	r2, #9
 80145c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	887a      	ldrh	r2, [r7, #2]
 80145cc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	2200      	movs	r2, #0
 80145d2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	2200      	movs	r2, #0
 80145d8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80145da:	2200      	movs	r2, #0
 80145dc:	2100      	movs	r1, #0
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f000 fb5e 	bl	8014ca0 <USBH_CtlReq>
 80145e4:	4603      	mov	r3, r0
}
 80145e6:	4618      	mov	r0, r3
 80145e8:	3708      	adds	r7, #8
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}

080145ee <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80145ee:	b580      	push	{r7, lr}
 80145f0:	b082      	sub	sp, #8
 80145f2:	af00      	add	r7, sp, #0
 80145f4:	6078      	str	r0, [r7, #4]
 80145f6:	460b      	mov	r3, r1
 80145f8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	789b      	ldrb	r3, [r3, #2]
 80145fe:	2b01      	cmp	r3, #1
 8014600:	d10f      	bne.n	8014622 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	2200      	movs	r2, #0
 8014606:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2203      	movs	r2, #3
 801460c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801460e:	78fb      	ldrb	r3, [r7, #3]
 8014610:	b29a      	uxth	r2, r3
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	2200      	movs	r2, #0
 801461a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	2200      	movs	r2, #0
 8014620:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014622:	2200      	movs	r2, #0
 8014624:	2100      	movs	r1, #0
 8014626:	6878      	ldr	r0, [r7, #4]
 8014628:	f000 fb3a 	bl	8014ca0 <USBH_CtlReq>
 801462c:	4603      	mov	r3, r0
}
 801462e:	4618      	mov	r0, r3
 8014630:	3708      	adds	r7, #8
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}

08014636 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8014636:	b580      	push	{r7, lr}
 8014638:	b082      	sub	sp, #8
 801463a:	af00      	add	r7, sp, #0
 801463c:	6078      	str	r0, [r7, #4]
 801463e:	460b      	mov	r3, r1
 8014640:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	789b      	ldrb	r3, [r3, #2]
 8014646:	2b01      	cmp	r3, #1
 8014648:	d10f      	bne.n	801466a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	2202      	movs	r2, #2
 801464e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	2201      	movs	r2, #1
 8014654:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	2200      	movs	r2, #0
 801465a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 801465c:	78fb      	ldrb	r3, [r7, #3]
 801465e:	b29a      	uxth	r2, r3
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	2200      	movs	r2, #0
 8014668:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801466a:	2200      	movs	r2, #0
 801466c:	2100      	movs	r1, #0
 801466e:	6878      	ldr	r0, [r7, #4]
 8014670:	f000 fb16 	bl	8014ca0 <USBH_CtlReq>
 8014674:	4603      	mov	r3, r0
}
 8014676:	4618      	mov	r0, r3
 8014678:	3708      	adds	r7, #8
 801467a:	46bd      	mov	sp, r7
 801467c:	bd80      	pop	{r7, pc}
	...

08014680 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014680:	b480      	push	{r7}
 8014682:	b087      	sub	sp, #28
 8014684:	af00      	add	r7, sp, #0
 8014686:	60f8      	str	r0, [r7, #12]
 8014688:	60b9      	str	r1, [r7, #8]
 801468a:	4613      	mov	r3, r2
 801468c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014694:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8014696:	2300      	movs	r3, #0
 8014698:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 801469a:	68bb      	ldr	r3, [r7, #8]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d101      	bne.n	80146a4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80146a0:	2302      	movs	r3, #2
 80146a2:	e094      	b.n	80147ce <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80146a4:	68bb      	ldr	r3, [r7, #8]
 80146a6:	781a      	ldrb	r2, [r3, #0]
 80146a8:	693b      	ldr	r3, [r7, #16]
 80146aa:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80146ac:	68bb      	ldr	r3, [r7, #8]
 80146ae:	785a      	ldrb	r2, [r3, #1]
 80146b0:	693b      	ldr	r3, [r7, #16]
 80146b2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80146b4:	68bb      	ldr	r3, [r7, #8]
 80146b6:	3302      	adds	r3, #2
 80146b8:	781b      	ldrb	r3, [r3, #0]
 80146ba:	461a      	mov	r2, r3
 80146bc:	68bb      	ldr	r3, [r7, #8]
 80146be:	3303      	adds	r3, #3
 80146c0:	781b      	ldrb	r3, [r3, #0]
 80146c2:	021b      	lsls	r3, r3, #8
 80146c4:	b29b      	uxth	r3, r3
 80146c6:	4313      	orrs	r3, r2
 80146c8:	b29a      	uxth	r2, r3
 80146ca:	693b      	ldr	r3, [r7, #16]
 80146cc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	791a      	ldrb	r2, [r3, #4]
 80146d2:	693b      	ldr	r3, [r7, #16]
 80146d4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80146d6:	68bb      	ldr	r3, [r7, #8]
 80146d8:	795a      	ldrb	r2, [r3, #5]
 80146da:	693b      	ldr	r3, [r7, #16]
 80146dc:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	799a      	ldrb	r2, [r3, #6]
 80146e2:	693b      	ldr	r3, [r7, #16]
 80146e4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80146e6:	68bb      	ldr	r3, [r7, #8]
 80146e8:	79da      	ldrb	r2, [r3, #7]
 80146ea:	693b      	ldr	r3, [r7, #16]
 80146ec:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d004      	beq.n	8014702 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80146fe:	2b01      	cmp	r3, #1
 8014700:	d11b      	bne.n	801473a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8014702:	693b      	ldr	r3, [r7, #16]
 8014704:	79db      	ldrb	r3, [r3, #7]
 8014706:	2b20      	cmp	r3, #32
 8014708:	dc0f      	bgt.n	801472a <USBH_ParseDevDesc+0xaa>
 801470a:	2b08      	cmp	r3, #8
 801470c:	db0f      	blt.n	801472e <USBH_ParseDevDesc+0xae>
 801470e:	3b08      	subs	r3, #8
 8014710:	4a32      	ldr	r2, [pc, #200]	@ (80147dc <USBH_ParseDevDesc+0x15c>)
 8014712:	fa22 f303 	lsr.w	r3, r2, r3
 8014716:	f003 0301 	and.w	r3, r3, #1
 801471a:	2b00      	cmp	r3, #0
 801471c:	bf14      	ite	ne
 801471e:	2301      	movne	r3, #1
 8014720:	2300      	moveq	r3, #0
 8014722:	b2db      	uxtb	r3, r3
 8014724:	2b00      	cmp	r3, #0
 8014726:	d106      	bne.n	8014736 <USBH_ParseDevDesc+0xb6>
 8014728:	e001      	b.n	801472e <USBH_ParseDevDesc+0xae>
 801472a:	2b40      	cmp	r3, #64	@ 0x40
 801472c:	d003      	beq.n	8014736 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 801472e:	693b      	ldr	r3, [r7, #16]
 8014730:	2208      	movs	r2, #8
 8014732:	71da      	strb	r2, [r3, #7]
        break;
 8014734:	e000      	b.n	8014738 <USBH_ParseDevDesc+0xb8>
        break;
 8014736:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8014738:	e00e      	b.n	8014758 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014740:	2b02      	cmp	r3, #2
 8014742:	d107      	bne.n	8014754 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8014744:	693b      	ldr	r3, [r7, #16]
 8014746:	79db      	ldrb	r3, [r3, #7]
 8014748:	2b08      	cmp	r3, #8
 801474a:	d005      	beq.n	8014758 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 801474c:	693b      	ldr	r3, [r7, #16]
 801474e:	2208      	movs	r2, #8
 8014750:	71da      	strb	r2, [r3, #7]
 8014752:	e001      	b.n	8014758 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014754:	2303      	movs	r3, #3
 8014756:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8014758:	88fb      	ldrh	r3, [r7, #6]
 801475a:	2b08      	cmp	r3, #8
 801475c:	d936      	bls.n	80147cc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 801475e:	68bb      	ldr	r3, [r7, #8]
 8014760:	3308      	adds	r3, #8
 8014762:	781b      	ldrb	r3, [r3, #0]
 8014764:	461a      	mov	r2, r3
 8014766:	68bb      	ldr	r3, [r7, #8]
 8014768:	3309      	adds	r3, #9
 801476a:	781b      	ldrb	r3, [r3, #0]
 801476c:	021b      	lsls	r3, r3, #8
 801476e:	b29b      	uxth	r3, r3
 8014770:	4313      	orrs	r3, r2
 8014772:	b29a      	uxth	r2, r3
 8014774:	693b      	ldr	r3, [r7, #16]
 8014776:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8014778:	68bb      	ldr	r3, [r7, #8]
 801477a:	330a      	adds	r3, #10
 801477c:	781b      	ldrb	r3, [r3, #0]
 801477e:	461a      	mov	r2, r3
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	330b      	adds	r3, #11
 8014784:	781b      	ldrb	r3, [r3, #0]
 8014786:	021b      	lsls	r3, r3, #8
 8014788:	b29b      	uxth	r3, r3
 801478a:	4313      	orrs	r3, r2
 801478c:	b29a      	uxth	r2, r3
 801478e:	693b      	ldr	r3, [r7, #16]
 8014790:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8014792:	68bb      	ldr	r3, [r7, #8]
 8014794:	330c      	adds	r3, #12
 8014796:	781b      	ldrb	r3, [r3, #0]
 8014798:	461a      	mov	r2, r3
 801479a:	68bb      	ldr	r3, [r7, #8]
 801479c:	330d      	adds	r3, #13
 801479e:	781b      	ldrb	r3, [r3, #0]
 80147a0:	021b      	lsls	r3, r3, #8
 80147a2:	b29b      	uxth	r3, r3
 80147a4:	4313      	orrs	r3, r2
 80147a6:	b29a      	uxth	r2, r3
 80147a8:	693b      	ldr	r3, [r7, #16]
 80147aa:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80147ac:	68bb      	ldr	r3, [r7, #8]
 80147ae:	7b9a      	ldrb	r2, [r3, #14]
 80147b0:	693b      	ldr	r3, [r7, #16]
 80147b2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	7bda      	ldrb	r2, [r3, #15]
 80147b8:	693b      	ldr	r3, [r7, #16]
 80147ba:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80147bc:	68bb      	ldr	r3, [r7, #8]
 80147be:	7c1a      	ldrb	r2, [r3, #16]
 80147c0:	693b      	ldr	r3, [r7, #16]
 80147c2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80147c4:	68bb      	ldr	r3, [r7, #8]
 80147c6:	7c5a      	ldrb	r2, [r3, #17]
 80147c8:	693b      	ldr	r3, [r7, #16]
 80147ca:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80147cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80147ce:	4618      	mov	r0, r3
 80147d0:	371c      	adds	r7, #28
 80147d2:	46bd      	mov	sp, r7
 80147d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d8:	4770      	bx	lr
 80147da:	bf00      	nop
 80147dc:	01000101 	.word	0x01000101

080147e0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b08c      	sub	sp, #48	@ 0x30
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	60f8      	str	r0, [r7, #12]
 80147e8:	60b9      	str	r1, [r7, #8]
 80147ea:	4613      	mov	r3, r2
 80147ec:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80147f4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80147f6:	2300      	movs	r3, #0
 80147f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80147fc:	2300      	movs	r3, #0
 80147fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8014802:	2300      	movs	r3, #0
 8014804:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8014808:	68bb      	ldr	r3, [r7, #8]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d101      	bne.n	8014812 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 801480e:	2302      	movs	r3, #2
 8014810:	e0de      	b.n	80149d0 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8014812:	68bb      	ldr	r3, [r7, #8]
 8014814:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8014816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014818:	781b      	ldrb	r3, [r3, #0]
 801481a:	2b09      	cmp	r3, #9
 801481c:	d002      	beq.n	8014824 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 801481e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014820:	2209      	movs	r2, #9
 8014822:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8014824:	68bb      	ldr	r3, [r7, #8]
 8014826:	781a      	ldrb	r2, [r3, #0]
 8014828:	6a3b      	ldr	r3, [r7, #32]
 801482a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 801482c:	68bb      	ldr	r3, [r7, #8]
 801482e:	785a      	ldrb	r2, [r3, #1]
 8014830:	6a3b      	ldr	r3, [r7, #32]
 8014832:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8014834:	68bb      	ldr	r3, [r7, #8]
 8014836:	3302      	adds	r3, #2
 8014838:	781b      	ldrb	r3, [r3, #0]
 801483a:	461a      	mov	r2, r3
 801483c:	68bb      	ldr	r3, [r7, #8]
 801483e:	3303      	adds	r3, #3
 8014840:	781b      	ldrb	r3, [r3, #0]
 8014842:	021b      	lsls	r3, r3, #8
 8014844:	b29b      	uxth	r3, r3
 8014846:	4313      	orrs	r3, r2
 8014848:	b29b      	uxth	r3, r3
 801484a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801484e:	bf28      	it	cs
 8014850:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8014854:	b29a      	uxth	r2, r3
 8014856:	6a3b      	ldr	r3, [r7, #32]
 8014858:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	791a      	ldrb	r2, [r3, #4]
 801485e:	6a3b      	ldr	r3, [r7, #32]
 8014860:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8014862:	68bb      	ldr	r3, [r7, #8]
 8014864:	795a      	ldrb	r2, [r3, #5]
 8014866:	6a3b      	ldr	r3, [r7, #32]
 8014868:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801486a:	68bb      	ldr	r3, [r7, #8]
 801486c:	799a      	ldrb	r2, [r3, #6]
 801486e:	6a3b      	ldr	r3, [r7, #32]
 8014870:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8014872:	68bb      	ldr	r3, [r7, #8]
 8014874:	79da      	ldrb	r2, [r3, #7]
 8014876:	6a3b      	ldr	r3, [r7, #32]
 8014878:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 801487a:	68bb      	ldr	r3, [r7, #8]
 801487c:	7a1a      	ldrb	r2, [r3, #8]
 801487e:	6a3b      	ldr	r3, [r7, #32]
 8014880:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014882:	88fb      	ldrh	r3, [r7, #6]
 8014884:	2b09      	cmp	r3, #9
 8014886:	f240 80a1 	bls.w	80149cc <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 801488a:	2309      	movs	r3, #9
 801488c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 801488e:	2300      	movs	r3, #0
 8014890:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014892:	e085      	b.n	80149a0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014894:	f107 0316 	add.w	r3, r7, #22
 8014898:	4619      	mov	r1, r3
 801489a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801489c:	f000 f9e6 	bl	8014c6c <USBH_GetNextDesc>
 80148a0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80148a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148a4:	785b      	ldrb	r3, [r3, #1]
 80148a6:	2b04      	cmp	r3, #4
 80148a8:	d17a      	bne.n	80149a0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80148aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148ac:	781b      	ldrb	r3, [r3, #0]
 80148ae:	2b09      	cmp	r3, #9
 80148b0:	d002      	beq.n	80148b8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80148b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148b4:	2209      	movs	r2, #9
 80148b6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80148b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80148bc:	221a      	movs	r2, #26
 80148be:	fb02 f303 	mul.w	r3, r2, r3
 80148c2:	3308      	adds	r3, #8
 80148c4:	6a3a      	ldr	r2, [r7, #32]
 80148c6:	4413      	add	r3, r2
 80148c8:	3302      	adds	r3, #2
 80148ca:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80148cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80148ce:	69f8      	ldr	r0, [r7, #28]
 80148d0:	f000 f882 	bl	80149d8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80148d4:	2300      	movs	r3, #0
 80148d6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80148da:	2300      	movs	r3, #0
 80148dc:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80148de:	e043      	b.n	8014968 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80148e0:	f107 0316 	add.w	r3, r7, #22
 80148e4:	4619      	mov	r1, r3
 80148e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148e8:	f000 f9c0 	bl	8014c6c <USBH_GetNextDesc>
 80148ec:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80148ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148f0:	785b      	ldrb	r3, [r3, #1]
 80148f2:	2b05      	cmp	r3, #5
 80148f4:	d138      	bne.n	8014968 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80148f6:	69fb      	ldr	r3, [r7, #28]
 80148f8:	795b      	ldrb	r3, [r3, #5]
 80148fa:	2b01      	cmp	r3, #1
 80148fc:	d113      	bne.n	8014926 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80148fe:	69fb      	ldr	r3, [r7, #28]
 8014900:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8014902:	2b02      	cmp	r3, #2
 8014904:	d003      	beq.n	801490e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014906:	69fb      	ldr	r3, [r7, #28]
 8014908:	799b      	ldrb	r3, [r3, #6]
 801490a:	2b03      	cmp	r3, #3
 801490c:	d10b      	bne.n	8014926 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801490e:	69fb      	ldr	r3, [r7, #28]
 8014910:	79db      	ldrb	r3, [r3, #7]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d10b      	bne.n	801492e <USBH_ParseCfgDesc+0x14e>
 8014916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014918:	781b      	ldrb	r3, [r3, #0]
 801491a:	2b09      	cmp	r3, #9
 801491c:	d007      	beq.n	801492e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 801491e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014920:	2209      	movs	r2, #9
 8014922:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014924:	e003      	b.n	801492e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8014926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014928:	2207      	movs	r2, #7
 801492a:	701a      	strb	r2, [r3, #0]
 801492c:	e000      	b.n	8014930 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801492e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8014930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014934:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014938:	3201      	adds	r2, #1
 801493a:	00d2      	lsls	r2, r2, #3
 801493c:	211a      	movs	r1, #26
 801493e:	fb01 f303 	mul.w	r3, r1, r3
 8014942:	4413      	add	r3, r2
 8014944:	3308      	adds	r3, #8
 8014946:	6a3a      	ldr	r2, [r7, #32]
 8014948:	4413      	add	r3, r2
 801494a:	3304      	adds	r3, #4
 801494c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 801494e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014950:	69b9      	ldr	r1, [r7, #24]
 8014952:	68f8      	ldr	r0, [r7, #12]
 8014954:	f000 f86f 	bl	8014a36 <USBH_ParseEPDesc>
 8014958:	4603      	mov	r3, r0
 801495a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 801495e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014962:	3301      	adds	r3, #1
 8014964:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014968:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801496c:	2b01      	cmp	r3, #1
 801496e:	d80a      	bhi.n	8014986 <USBH_ParseCfgDesc+0x1a6>
 8014970:	69fb      	ldr	r3, [r7, #28]
 8014972:	791b      	ldrb	r3, [r3, #4]
 8014974:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014978:	429a      	cmp	r2, r3
 801497a:	d204      	bcs.n	8014986 <USBH_ParseCfgDesc+0x1a6>
 801497c:	6a3b      	ldr	r3, [r7, #32]
 801497e:	885a      	ldrh	r2, [r3, #2]
 8014980:	8afb      	ldrh	r3, [r7, #22]
 8014982:	429a      	cmp	r2, r3
 8014984:	d8ac      	bhi.n	80148e0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8014986:	69fb      	ldr	r3, [r7, #28]
 8014988:	791b      	ldrb	r3, [r3, #4]
 801498a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801498e:	429a      	cmp	r2, r3
 8014990:	d201      	bcs.n	8014996 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8014992:	2303      	movs	r3, #3
 8014994:	e01c      	b.n	80149d0 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8014996:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801499a:	3301      	adds	r3, #1
 801499c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80149a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80149a4:	2b01      	cmp	r3, #1
 80149a6:	d805      	bhi.n	80149b4 <USBH_ParseCfgDesc+0x1d4>
 80149a8:	6a3b      	ldr	r3, [r7, #32]
 80149aa:	885a      	ldrh	r2, [r3, #2]
 80149ac:	8afb      	ldrh	r3, [r7, #22]
 80149ae:	429a      	cmp	r2, r3
 80149b0:	f63f af70 	bhi.w	8014894 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80149b4:	6a3b      	ldr	r3, [r7, #32]
 80149b6:	791b      	ldrb	r3, [r3, #4]
 80149b8:	2b02      	cmp	r3, #2
 80149ba:	bf28      	it	cs
 80149bc:	2302      	movcs	r3, #2
 80149be:	b2db      	uxtb	r3, r3
 80149c0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d201      	bcs.n	80149cc <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80149c8:	2303      	movs	r3, #3
 80149ca:	e001      	b.n	80149d0 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80149cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80149d0:	4618      	mov	r0, r3
 80149d2:	3730      	adds	r7, #48	@ 0x30
 80149d4:	46bd      	mov	sp, r7
 80149d6:	bd80      	pop	{r7, pc}

080149d8 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80149d8:	b480      	push	{r7}
 80149da:	b083      	sub	sp, #12
 80149dc:	af00      	add	r7, sp, #0
 80149de:	6078      	str	r0, [r7, #4]
 80149e0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80149e2:	683b      	ldr	r3, [r7, #0]
 80149e4:	781a      	ldrb	r2, [r3, #0]
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	785a      	ldrb	r2, [r3, #1]
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	789a      	ldrb	r2, [r3, #2]
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	78da      	ldrb	r2, [r3, #3]
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8014a02:	683b      	ldr	r3, [r7, #0]
 8014a04:	791a      	ldrb	r2, [r3, #4]
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8014a0a:	683b      	ldr	r3, [r7, #0]
 8014a0c:	795a      	ldrb	r2, [r3, #5]
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8014a12:	683b      	ldr	r3, [r7, #0]
 8014a14:	799a      	ldrb	r2, [r3, #6]
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	79da      	ldrb	r2, [r3, #7]
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8014a22:	683b      	ldr	r3, [r7, #0]
 8014a24:	7a1a      	ldrb	r2, [r3, #8]
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	721a      	strb	r2, [r3, #8]
}
 8014a2a:	bf00      	nop
 8014a2c:	370c      	adds	r7, #12
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a34:	4770      	bx	lr

08014a36 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8014a36:	b480      	push	{r7}
 8014a38:	b087      	sub	sp, #28
 8014a3a:	af00      	add	r7, sp, #0
 8014a3c:	60f8      	str	r0, [r7, #12]
 8014a3e:	60b9      	str	r1, [r7, #8]
 8014a40:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8014a42:	2300      	movs	r3, #0
 8014a44:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	781a      	ldrb	r2, [r3, #0]
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	785a      	ldrb	r2, [r3, #1]
 8014a52:	68bb      	ldr	r3, [r7, #8]
 8014a54:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	789a      	ldrb	r2, [r3, #2]
 8014a5a:	68bb      	ldr	r3, [r7, #8]
 8014a5c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	78da      	ldrb	r2, [r3, #3]
 8014a62:	68bb      	ldr	r3, [r7, #8]
 8014a64:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	3304      	adds	r3, #4
 8014a6a:	781b      	ldrb	r3, [r3, #0]
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	3305      	adds	r3, #5
 8014a72:	781b      	ldrb	r3, [r3, #0]
 8014a74:	021b      	lsls	r3, r3, #8
 8014a76:	b29b      	uxth	r3, r3
 8014a78:	4313      	orrs	r3, r2
 8014a7a:	b29a      	uxth	r2, r3
 8014a7c:	68bb      	ldr	r3, [r7, #8]
 8014a7e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	799a      	ldrb	r2, [r3, #6]
 8014a84:	68bb      	ldr	r3, [r7, #8]
 8014a86:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014a88:	68bb      	ldr	r3, [r7, #8]
 8014a8a:	889b      	ldrh	r3, [r3, #4]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d009      	beq.n	8014aa4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014a94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014a98:	d804      	bhi.n	8014aa4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014a9a:	68bb      	ldr	r3, [r7, #8]
 8014a9c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014a9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014aa2:	d901      	bls.n	8014aa8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014aa4:	2303      	movs	r3, #3
 8014aa6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d136      	bne.n	8014b20 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8014ab2:	68bb      	ldr	r3, [r7, #8]
 8014ab4:	78db      	ldrb	r3, [r3, #3]
 8014ab6:	f003 0303 	and.w	r3, r3, #3
 8014aba:	2b02      	cmp	r3, #2
 8014abc:	d108      	bne.n	8014ad0 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8014abe:	68bb      	ldr	r3, [r7, #8]
 8014ac0:	889b      	ldrh	r3, [r3, #4]
 8014ac2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014ac6:	f240 8097 	bls.w	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014aca:	2303      	movs	r3, #3
 8014acc:	75fb      	strb	r3, [r7, #23]
 8014ace:	e093      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014ad0:	68bb      	ldr	r3, [r7, #8]
 8014ad2:	78db      	ldrb	r3, [r3, #3]
 8014ad4:	f003 0303 	and.w	r3, r3, #3
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d107      	bne.n	8014aec <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014adc:	68bb      	ldr	r3, [r7, #8]
 8014ade:	889b      	ldrh	r3, [r3, #4]
 8014ae0:	2b40      	cmp	r3, #64	@ 0x40
 8014ae2:	f240 8089 	bls.w	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014ae6:	2303      	movs	r3, #3
 8014ae8:	75fb      	strb	r3, [r7, #23]
 8014aea:	e085      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	78db      	ldrb	r3, [r3, #3]
 8014af0:	f003 0303 	and.w	r3, r3, #3
 8014af4:	2b01      	cmp	r3, #1
 8014af6:	d005      	beq.n	8014b04 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014af8:	68bb      	ldr	r3, [r7, #8]
 8014afa:	78db      	ldrb	r3, [r3, #3]
 8014afc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014b00:	2b03      	cmp	r3, #3
 8014b02:	d10a      	bne.n	8014b1a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	799b      	ldrb	r3, [r3, #6]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d003      	beq.n	8014b14 <USBH_ParseEPDesc+0xde>
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	799b      	ldrb	r3, [r3, #6]
 8014b10:	2b10      	cmp	r3, #16
 8014b12:	d970      	bls.n	8014bf6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8014b14:	2303      	movs	r3, #3
 8014b16:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014b18:	e06d      	b.n	8014bf6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014b1a:	2303      	movs	r3, #3
 8014b1c:	75fb      	strb	r3, [r7, #23]
 8014b1e:	e06b      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8014b20:	68fb      	ldr	r3, [r7, #12]
 8014b22:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014b26:	2b01      	cmp	r3, #1
 8014b28:	d13c      	bne.n	8014ba4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014b2a:	68bb      	ldr	r3, [r7, #8]
 8014b2c:	78db      	ldrb	r3, [r3, #3]
 8014b2e:	f003 0303 	and.w	r3, r3, #3
 8014b32:	2b02      	cmp	r3, #2
 8014b34:	d005      	beq.n	8014b42 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8014b36:	68bb      	ldr	r3, [r7, #8]
 8014b38:	78db      	ldrb	r3, [r3, #3]
 8014b3a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d106      	bne.n	8014b50 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014b42:	68bb      	ldr	r3, [r7, #8]
 8014b44:	889b      	ldrh	r3, [r3, #4]
 8014b46:	2b40      	cmp	r3, #64	@ 0x40
 8014b48:	d956      	bls.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014b4a:	2303      	movs	r3, #3
 8014b4c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014b4e:	e053      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8014b50:	68bb      	ldr	r3, [r7, #8]
 8014b52:	78db      	ldrb	r3, [r3, #3]
 8014b54:	f003 0303 	and.w	r3, r3, #3
 8014b58:	2b01      	cmp	r3, #1
 8014b5a:	d10e      	bne.n	8014b7a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8014b5c:	68bb      	ldr	r3, [r7, #8]
 8014b5e:	799b      	ldrb	r3, [r3, #6]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d007      	beq.n	8014b74 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8014b64:	68bb      	ldr	r3, [r7, #8]
 8014b66:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8014b68:	2b10      	cmp	r3, #16
 8014b6a:	d803      	bhi.n	8014b74 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8014b70:	2b40      	cmp	r3, #64	@ 0x40
 8014b72:	d941      	bls.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014b74:	2303      	movs	r3, #3
 8014b76:	75fb      	strb	r3, [r7, #23]
 8014b78:	e03e      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014b7a:	68bb      	ldr	r3, [r7, #8]
 8014b7c:	78db      	ldrb	r3, [r3, #3]
 8014b7e:	f003 0303 	and.w	r3, r3, #3
 8014b82:	2b03      	cmp	r3, #3
 8014b84:	d10b      	bne.n	8014b9e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8014b86:	68bb      	ldr	r3, [r7, #8]
 8014b88:	799b      	ldrb	r3, [r3, #6]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d004      	beq.n	8014b98 <USBH_ParseEPDesc+0x162>
 8014b8e:	68bb      	ldr	r3, [r7, #8]
 8014b90:	889b      	ldrh	r3, [r3, #4]
 8014b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014b96:	d32f      	bcc.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014b98:	2303      	movs	r3, #3
 8014b9a:	75fb      	strb	r3, [r7, #23]
 8014b9c:	e02c      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014b9e:	2303      	movs	r3, #3
 8014ba0:	75fb      	strb	r3, [r7, #23]
 8014ba2:	e029      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014ba4:	68fb      	ldr	r3, [r7, #12]
 8014ba6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014baa:	2b02      	cmp	r3, #2
 8014bac:	d120      	bne.n	8014bf0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014bae:	68bb      	ldr	r3, [r7, #8]
 8014bb0:	78db      	ldrb	r3, [r3, #3]
 8014bb2:	f003 0303 	and.w	r3, r3, #3
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d106      	bne.n	8014bc8 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	889b      	ldrh	r3, [r3, #4]
 8014bbe:	2b08      	cmp	r3, #8
 8014bc0:	d01a      	beq.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014bc2:	2303      	movs	r3, #3
 8014bc4:	75fb      	strb	r3, [r7, #23]
 8014bc6:	e017      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014bc8:	68bb      	ldr	r3, [r7, #8]
 8014bca:	78db      	ldrb	r3, [r3, #3]
 8014bcc:	f003 0303 	and.w	r3, r3, #3
 8014bd0:	2b03      	cmp	r3, #3
 8014bd2:	d10a      	bne.n	8014bea <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014bd4:	68bb      	ldr	r3, [r7, #8]
 8014bd6:	799b      	ldrb	r3, [r3, #6]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d003      	beq.n	8014be4 <USBH_ParseEPDesc+0x1ae>
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	889b      	ldrh	r3, [r3, #4]
 8014be0:	2b08      	cmp	r3, #8
 8014be2:	d909      	bls.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014be4:	2303      	movs	r3, #3
 8014be6:	75fb      	strb	r3, [r7, #23]
 8014be8:	e006      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014bea:	2303      	movs	r3, #3
 8014bec:	75fb      	strb	r3, [r7, #23]
 8014bee:	e003      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014bf0:	2303      	movs	r3, #3
 8014bf2:	75fb      	strb	r3, [r7, #23]
 8014bf4:	e000      	b.n	8014bf8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014bf6:	bf00      	nop
  }

  return status;
 8014bf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	371c      	adds	r7, #28
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c04:	4770      	bx	lr

08014c06 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8014c06:	b480      	push	{r7}
 8014c08:	b087      	sub	sp, #28
 8014c0a:	af00      	add	r7, sp, #0
 8014c0c:	60f8      	str	r0, [r7, #12]
 8014c0e:	60b9      	str	r1, [r7, #8]
 8014c10:	4613      	mov	r3, r2
 8014c12:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	3301      	adds	r3, #1
 8014c18:	781b      	ldrb	r3, [r3, #0]
 8014c1a:	2b03      	cmp	r3, #3
 8014c1c:	d120      	bne.n	8014c60 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	781b      	ldrb	r3, [r3, #0]
 8014c22:	1e9a      	subs	r2, r3, #2
 8014c24:	88fb      	ldrh	r3, [r7, #6]
 8014c26:	4293      	cmp	r3, r2
 8014c28:	bf28      	it	cs
 8014c2a:	4613      	movcs	r3, r2
 8014c2c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	3302      	adds	r3, #2
 8014c32:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8014c34:	2300      	movs	r3, #0
 8014c36:	82fb      	strh	r3, [r7, #22]
 8014c38:	e00b      	b.n	8014c52 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8014c3a:	8afb      	ldrh	r3, [r7, #22]
 8014c3c:	68fa      	ldr	r2, [r7, #12]
 8014c3e:	4413      	add	r3, r2
 8014c40:	781a      	ldrb	r2, [r3, #0]
 8014c42:	68bb      	ldr	r3, [r7, #8]
 8014c44:	701a      	strb	r2, [r3, #0]
      pdest++;
 8014c46:	68bb      	ldr	r3, [r7, #8]
 8014c48:	3301      	adds	r3, #1
 8014c4a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8014c4c:	8afb      	ldrh	r3, [r7, #22]
 8014c4e:	3302      	adds	r3, #2
 8014c50:	82fb      	strh	r3, [r7, #22]
 8014c52:	8afa      	ldrh	r2, [r7, #22]
 8014c54:	8abb      	ldrh	r3, [r7, #20]
 8014c56:	429a      	cmp	r2, r3
 8014c58:	d3ef      	bcc.n	8014c3a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8014c5a:	68bb      	ldr	r3, [r7, #8]
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	701a      	strb	r2, [r3, #0]
  }
}
 8014c60:	bf00      	nop
 8014c62:	371c      	adds	r7, #28
 8014c64:	46bd      	mov	sp, r7
 8014c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c6a:	4770      	bx	lr

08014c6c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014c6c:	b480      	push	{r7}
 8014c6e:	b085      	sub	sp, #20
 8014c70:	af00      	add	r7, sp, #0
 8014c72:	6078      	str	r0, [r7, #4]
 8014c74:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8014c76:	683b      	ldr	r3, [r7, #0]
 8014c78:	881b      	ldrh	r3, [r3, #0]
 8014c7a:	687a      	ldr	r2, [r7, #4]
 8014c7c:	7812      	ldrb	r2, [r2, #0]
 8014c7e:	4413      	add	r3, r2
 8014c80:	b29a      	uxth	r2, r3
 8014c82:	683b      	ldr	r3, [r7, #0]
 8014c84:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	781b      	ldrb	r3, [r3, #0]
 8014c8a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	4413      	add	r3, r2
 8014c90:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8014c92:	68fb      	ldr	r3, [r7, #12]
}
 8014c94:	4618      	mov	r0, r3
 8014c96:	3714      	adds	r7, #20
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c9e:	4770      	bx	lr

08014ca0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8014ca0:	b580      	push	{r7, lr}
 8014ca2:	b086      	sub	sp, #24
 8014ca4:	af00      	add	r7, sp, #0
 8014ca6:	60f8      	str	r0, [r7, #12]
 8014ca8:	60b9      	str	r1, [r7, #8]
 8014caa:	4613      	mov	r3, r2
 8014cac:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8014cae:	2301      	movs	r3, #1
 8014cb0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	789b      	ldrb	r3, [r3, #2]
 8014cb6:	2b01      	cmp	r3, #1
 8014cb8:	d002      	beq.n	8014cc0 <USBH_CtlReq+0x20>
 8014cba:	2b02      	cmp	r3, #2
 8014cbc:	d015      	beq.n	8014cea <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8014cbe:	e033      	b.n	8014d28 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	68ba      	ldr	r2, [r7, #8]
 8014cc4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	88fa      	ldrh	r2, [r7, #6]
 8014cca:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8014ccc:	68fb      	ldr	r3, [r7, #12]
 8014cce:	2201      	movs	r2, #1
 8014cd0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	2202      	movs	r2, #2
 8014cd6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8014cd8:	2301      	movs	r3, #1
 8014cda:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014cdc:	2300      	movs	r3, #0
 8014cde:	2200      	movs	r2, #0
 8014ce0:	2103      	movs	r1, #3
 8014ce2:	68f8      	ldr	r0, [r7, #12]
 8014ce4:	f7ff fb32 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014ce8:	e01e      	b.n	8014d28 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8014cea:	68f8      	ldr	r0, [r7, #12]
 8014cec:	f000 f822 	bl	8014d34 <USBH_HandleControl>
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014cf4:	7dfb      	ldrb	r3, [r7, #23]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d002      	beq.n	8014d00 <USBH_CtlReq+0x60>
 8014cfa:	7dfb      	ldrb	r3, [r7, #23]
 8014cfc:	2b03      	cmp	r3, #3
 8014cfe:	d106      	bne.n	8014d0e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	2201      	movs	r2, #1
 8014d04:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	2200      	movs	r2, #0
 8014d0a:	761a      	strb	r2, [r3, #24]
 8014d0c:	e005      	b.n	8014d1a <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8014d0e:	7dfb      	ldrb	r3, [r7, #23]
 8014d10:	2b02      	cmp	r3, #2
 8014d12:	d102      	bne.n	8014d1a <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	2201      	movs	r2, #1
 8014d18:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	2200      	movs	r2, #0
 8014d1e:	2103      	movs	r1, #3
 8014d20:	68f8      	ldr	r0, [r7, #12]
 8014d22:	f7ff fb13 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014d26:	bf00      	nop
  }
  return status;
 8014d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	3718      	adds	r7, #24
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	bd80      	pop	{r7, pc}
	...

08014d34 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8014d34:	b580      	push	{r7, lr}
 8014d36:	b086      	sub	sp, #24
 8014d38:	af02      	add	r7, sp, #8
 8014d3a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8014d3c:	2301      	movs	r3, #1
 8014d3e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8014d40:	2300      	movs	r3, #0
 8014d42:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	7e1b      	ldrb	r3, [r3, #24]
 8014d48:	3b01      	subs	r3, #1
 8014d4a:	2b0a      	cmp	r3, #10
 8014d4c:	f200 81b2 	bhi.w	80150b4 <USBH_HandleControl+0x380>
 8014d50:	a201      	add	r2, pc, #4	@ (adr r2, 8014d58 <USBH_HandleControl+0x24>)
 8014d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d56:	bf00      	nop
 8014d58:	08014d85 	.word	0x08014d85
 8014d5c:	08014d9f 	.word	0x08014d9f
 8014d60:	08014e21 	.word	0x08014e21
 8014d64:	08014e47 	.word	0x08014e47
 8014d68:	08014ea5 	.word	0x08014ea5
 8014d6c:	08014ecf 	.word	0x08014ecf
 8014d70:	08014f51 	.word	0x08014f51
 8014d74:	08014f73 	.word	0x08014f73
 8014d78:	08014fd5 	.word	0x08014fd5
 8014d7c:	08014ffb 	.word	0x08014ffb
 8014d80:	0801505d 	.word	0x0801505d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	f103 0110 	add.w	r1, r3, #16
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	795b      	ldrb	r3, [r3, #5]
 8014d8e:	461a      	mov	r2, r3
 8014d90:	6878      	ldr	r0, [r7, #4]
 8014d92:	f000 f99f 	bl	80150d4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	2202      	movs	r2, #2
 8014d9a:	761a      	strb	r2, [r3, #24]
      break;
 8014d9c:	e195      	b.n	80150ca <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	795b      	ldrb	r3, [r3, #5]
 8014da2:	4619      	mov	r1, r3
 8014da4:	6878      	ldr	r0, [r7, #4]
 8014da6:	f003 f8f3 	bl	8017f90 <USBH_LL_GetURBState>
 8014daa:	4603      	mov	r3, r0
 8014dac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8014dae:	7bbb      	ldrb	r3, [r7, #14]
 8014db0:	2b01      	cmp	r3, #1
 8014db2:	d124      	bne.n	8014dfe <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	7c1b      	ldrb	r3, [r3, #16]
 8014db8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014dbc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	8adb      	ldrh	r3, [r3, #22]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d00a      	beq.n	8014ddc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8014dc6:	7b7b      	ldrb	r3, [r7, #13]
 8014dc8:	2b80      	cmp	r3, #128	@ 0x80
 8014dca:	d103      	bne.n	8014dd4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	2203      	movs	r2, #3
 8014dd0:	761a      	strb	r2, [r3, #24]
 8014dd2:	e00d      	b.n	8014df0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	2205      	movs	r2, #5
 8014dd8:	761a      	strb	r2, [r3, #24]
 8014dda:	e009      	b.n	8014df0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8014ddc:	7b7b      	ldrb	r3, [r7, #13]
 8014dde:	2b80      	cmp	r3, #128	@ 0x80
 8014de0:	d103      	bne.n	8014dea <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	2209      	movs	r2, #9
 8014de6:	761a      	strb	r2, [r3, #24]
 8014de8:	e002      	b.n	8014df0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	2207      	movs	r2, #7
 8014dee:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014df0:	2300      	movs	r3, #0
 8014df2:	2200      	movs	r2, #0
 8014df4:	2103      	movs	r1, #3
 8014df6:	6878      	ldr	r0, [r7, #4]
 8014df8:	f7ff faa8 	bl	801434c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014dfc:	e15c      	b.n	80150b8 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8014dfe:	7bbb      	ldrb	r3, [r7, #14]
 8014e00:	2b04      	cmp	r3, #4
 8014e02:	d003      	beq.n	8014e0c <USBH_HandleControl+0xd8>
 8014e04:	7bbb      	ldrb	r3, [r7, #14]
 8014e06:	2b02      	cmp	r3, #2
 8014e08:	f040 8156 	bne.w	80150b8 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	220b      	movs	r2, #11
 8014e10:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014e12:	2300      	movs	r3, #0
 8014e14:	2200      	movs	r2, #0
 8014e16:	2103      	movs	r1, #3
 8014e18:	6878      	ldr	r0, [r7, #4]
 8014e1a:	f7ff fa97 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014e1e:	e14b      	b.n	80150b8 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014e26:	b29a      	uxth	r2, r3
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	6899      	ldr	r1, [r3, #8]
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	899a      	ldrh	r2, [r3, #12]
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	791b      	ldrb	r3, [r3, #4]
 8014e38:	6878      	ldr	r0, [r7, #4]
 8014e3a:	f000 f98a 	bl	8015152 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	2204      	movs	r2, #4
 8014e42:	761a      	strb	r2, [r3, #24]
      break;
 8014e44:	e141      	b.n	80150ca <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	791b      	ldrb	r3, [r3, #4]
 8014e4a:	4619      	mov	r1, r3
 8014e4c:	6878      	ldr	r0, [r7, #4]
 8014e4e:	f003 f89f 	bl	8017f90 <USBH_LL_GetURBState>
 8014e52:	4603      	mov	r3, r0
 8014e54:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8014e56:	7bbb      	ldrb	r3, [r7, #14]
 8014e58:	2b01      	cmp	r3, #1
 8014e5a:	d109      	bne.n	8014e70 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	2209      	movs	r2, #9
 8014e60:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014e62:	2300      	movs	r3, #0
 8014e64:	2200      	movs	r2, #0
 8014e66:	2103      	movs	r1, #3
 8014e68:	6878      	ldr	r0, [r7, #4]
 8014e6a:	f7ff fa6f 	bl	801434c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014e6e:	e125      	b.n	80150bc <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8014e70:	7bbb      	ldrb	r3, [r7, #14]
 8014e72:	2b05      	cmp	r3, #5
 8014e74:	d108      	bne.n	8014e88 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8014e76:	2303      	movs	r3, #3
 8014e78:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	2200      	movs	r2, #0
 8014e7e:	2103      	movs	r1, #3
 8014e80:	6878      	ldr	r0, [r7, #4]
 8014e82:	f7ff fa63 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014e86:	e119      	b.n	80150bc <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8014e88:	7bbb      	ldrb	r3, [r7, #14]
 8014e8a:	2b04      	cmp	r3, #4
 8014e8c:	f040 8116 	bne.w	80150bc <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	220b      	movs	r2, #11
 8014e94:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014e96:	2300      	movs	r3, #0
 8014e98:	2200      	movs	r2, #0
 8014e9a:	2103      	movs	r1, #3
 8014e9c:	6878      	ldr	r0, [r7, #4]
 8014e9e:	f7ff fa55 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014ea2:	e10b      	b.n	80150bc <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	6899      	ldr	r1, [r3, #8]
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	899a      	ldrh	r2, [r3, #12]
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	795b      	ldrb	r3, [r3, #5]
 8014eb0:	2001      	movs	r0, #1
 8014eb2:	9000      	str	r0, [sp, #0]
 8014eb4:	6878      	ldr	r0, [r7, #4]
 8014eb6:	f000 f927 	bl	8015108 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014ec0:	b29a      	uxth	r2, r3
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	2206      	movs	r2, #6
 8014eca:	761a      	strb	r2, [r3, #24]
      break;
 8014ecc:	e0fd      	b.n	80150ca <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	795b      	ldrb	r3, [r3, #5]
 8014ed2:	4619      	mov	r1, r3
 8014ed4:	6878      	ldr	r0, [r7, #4]
 8014ed6:	f003 f85b 	bl	8017f90 <USBH_LL_GetURBState>
 8014eda:	4603      	mov	r3, r0
 8014edc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014ede:	7bbb      	ldrb	r3, [r7, #14]
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	d109      	bne.n	8014ef8 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	2207      	movs	r2, #7
 8014ee8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014eea:	2300      	movs	r3, #0
 8014eec:	2200      	movs	r2, #0
 8014eee:	2103      	movs	r1, #3
 8014ef0:	6878      	ldr	r0, [r7, #4]
 8014ef2:	f7ff fa2b 	bl	801434c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014ef6:	e0e3      	b.n	80150c0 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8014ef8:	7bbb      	ldrb	r3, [r7, #14]
 8014efa:	2b05      	cmp	r3, #5
 8014efc:	d10b      	bne.n	8014f16 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	220c      	movs	r2, #12
 8014f02:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8014f04:	2303      	movs	r3, #3
 8014f06:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014f08:	2300      	movs	r3, #0
 8014f0a:	2200      	movs	r2, #0
 8014f0c:	2103      	movs	r1, #3
 8014f0e:	6878      	ldr	r0, [r7, #4]
 8014f10:	f7ff fa1c 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014f14:	e0d4      	b.n	80150c0 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014f16:	7bbb      	ldrb	r3, [r7, #14]
 8014f18:	2b02      	cmp	r3, #2
 8014f1a:	d109      	bne.n	8014f30 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	2205      	movs	r2, #5
 8014f20:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014f22:	2300      	movs	r3, #0
 8014f24:	2200      	movs	r2, #0
 8014f26:	2103      	movs	r1, #3
 8014f28:	6878      	ldr	r0, [r7, #4]
 8014f2a:	f7ff fa0f 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014f2e:	e0c7      	b.n	80150c0 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8014f30:	7bbb      	ldrb	r3, [r7, #14]
 8014f32:	2b04      	cmp	r3, #4
 8014f34:	f040 80c4 	bne.w	80150c0 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	220b      	movs	r2, #11
 8014f3c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8014f3e:	2302      	movs	r3, #2
 8014f40:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014f42:	2300      	movs	r3, #0
 8014f44:	2200      	movs	r2, #0
 8014f46:	2103      	movs	r1, #3
 8014f48:	6878      	ldr	r0, [r7, #4]
 8014f4a:	f7ff f9ff 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014f4e:	e0b7      	b.n	80150c0 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	791b      	ldrb	r3, [r3, #4]
 8014f54:	2200      	movs	r2, #0
 8014f56:	2100      	movs	r1, #0
 8014f58:	6878      	ldr	r0, [r7, #4]
 8014f5a:	f000 f8fa 	bl	8015152 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014f64:	b29a      	uxth	r2, r3
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	2208      	movs	r2, #8
 8014f6e:	761a      	strb	r2, [r3, #24]

      break;
 8014f70:	e0ab      	b.n	80150ca <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	791b      	ldrb	r3, [r3, #4]
 8014f76:	4619      	mov	r1, r3
 8014f78:	6878      	ldr	r0, [r7, #4]
 8014f7a:	f003 f809 	bl	8017f90 <USBH_LL_GetURBState>
 8014f7e:	4603      	mov	r3, r0
 8014f80:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014f82:	7bbb      	ldrb	r3, [r7, #14]
 8014f84:	2b01      	cmp	r3, #1
 8014f86:	d10b      	bne.n	8014fa0 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	220d      	movs	r2, #13
 8014f8c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014f8e:	2300      	movs	r3, #0
 8014f90:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014f92:	2300      	movs	r3, #0
 8014f94:	2200      	movs	r2, #0
 8014f96:	2103      	movs	r1, #3
 8014f98:	6878      	ldr	r0, [r7, #4]
 8014f9a:	f7ff f9d7 	bl	801434c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014f9e:	e091      	b.n	80150c4 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014fa0:	7bbb      	ldrb	r3, [r7, #14]
 8014fa2:	2b04      	cmp	r3, #4
 8014fa4:	d109      	bne.n	8014fba <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	220b      	movs	r2, #11
 8014faa:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014fac:	2300      	movs	r3, #0
 8014fae:	2200      	movs	r2, #0
 8014fb0:	2103      	movs	r1, #3
 8014fb2:	6878      	ldr	r0, [r7, #4]
 8014fb4:	f7ff f9ca 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014fb8:	e084      	b.n	80150c4 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8014fba:	7bbb      	ldrb	r3, [r7, #14]
 8014fbc:	2b05      	cmp	r3, #5
 8014fbe:	f040 8081 	bne.w	80150c4 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8014fc2:	2303      	movs	r3, #3
 8014fc4:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	2200      	movs	r2, #0
 8014fca:	2103      	movs	r1, #3
 8014fcc:	6878      	ldr	r0, [r7, #4]
 8014fce:	f7ff f9bd 	bl	801434c <USBH_OS_PutMessage>
      break;
 8014fd2:	e077      	b.n	80150c4 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	795b      	ldrb	r3, [r3, #5]
 8014fd8:	2201      	movs	r2, #1
 8014fda:	9200      	str	r2, [sp, #0]
 8014fdc:	2200      	movs	r2, #0
 8014fde:	2100      	movs	r1, #0
 8014fe0:	6878      	ldr	r0, [r7, #4]
 8014fe2:	f000 f891 	bl	8015108 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014fec:	b29a      	uxth	r2, r3
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	220a      	movs	r2, #10
 8014ff6:	761a      	strb	r2, [r3, #24]
      break;
 8014ff8:	e067      	b.n	80150ca <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	795b      	ldrb	r3, [r3, #5]
 8014ffe:	4619      	mov	r1, r3
 8015000:	6878      	ldr	r0, [r7, #4]
 8015002:	f002 ffc5 	bl	8017f90 <USBH_LL_GetURBState>
 8015006:	4603      	mov	r3, r0
 8015008:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 801500a:	7bbb      	ldrb	r3, [r7, #14]
 801500c:	2b01      	cmp	r3, #1
 801500e:	d10b      	bne.n	8015028 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8015010:	2300      	movs	r3, #0
 8015012:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	220d      	movs	r2, #13
 8015018:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801501a:	2300      	movs	r3, #0
 801501c:	2200      	movs	r2, #0
 801501e:	2103      	movs	r1, #3
 8015020:	6878      	ldr	r0, [r7, #4]
 8015022:	f7ff f993 	bl	801434c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8015026:	e04f      	b.n	80150c8 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8015028:	7bbb      	ldrb	r3, [r7, #14]
 801502a:	2b02      	cmp	r3, #2
 801502c:	d109      	bne.n	8015042 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	2209      	movs	r2, #9
 8015032:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015034:	2300      	movs	r3, #0
 8015036:	2200      	movs	r2, #0
 8015038:	2103      	movs	r1, #3
 801503a:	6878      	ldr	r0, [r7, #4]
 801503c:	f7ff f986 	bl	801434c <USBH_OS_PutMessage>
      break;
 8015040:	e042      	b.n	80150c8 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8015042:	7bbb      	ldrb	r3, [r7, #14]
 8015044:	2b04      	cmp	r3, #4
 8015046:	d13f      	bne.n	80150c8 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	220b      	movs	r2, #11
 801504c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801504e:	2300      	movs	r3, #0
 8015050:	2200      	movs	r2, #0
 8015052:	2103      	movs	r1, #3
 8015054:	6878      	ldr	r0, [r7, #4]
 8015056:	f7ff f979 	bl	801434c <USBH_OS_PutMessage>
      break;
 801505a:	e035      	b.n	80150c8 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	7e5b      	ldrb	r3, [r3, #25]
 8015060:	3301      	adds	r3, #1
 8015062:	b2da      	uxtb	r2, r3
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	765a      	strb	r2, [r3, #25]
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	7e5b      	ldrb	r3, [r3, #25]
 801506c:	2b02      	cmp	r3, #2
 801506e:	d806      	bhi.n	801507e <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	2201      	movs	r2, #1
 8015074:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	2201      	movs	r2, #1
 801507a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 801507c:	e025      	b.n	80150ca <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015084:	2106      	movs	r1, #6
 8015086:	6878      	ldr	r0, [r7, #4]
 8015088:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	2200      	movs	r2, #0
 801508e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	795b      	ldrb	r3, [r3, #5]
 8015094:	4619      	mov	r1, r3
 8015096:	6878      	ldr	r0, [r7, #4]
 8015098:	f000 f90c 	bl	80152b4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	791b      	ldrb	r3, [r3, #4]
 80150a0:	4619      	mov	r1, r3
 80150a2:	6878      	ldr	r0, [r7, #4]
 80150a4:	f000 f906 	bl	80152b4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	2200      	movs	r2, #0
 80150ac:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80150ae:	2302      	movs	r3, #2
 80150b0:	73fb      	strb	r3, [r7, #15]
      break;
 80150b2:	e00a      	b.n	80150ca <USBH_HandleControl+0x396>

    default:
      break;
 80150b4:	bf00      	nop
 80150b6:	e008      	b.n	80150ca <USBH_HandleControl+0x396>
      break;
 80150b8:	bf00      	nop
 80150ba:	e006      	b.n	80150ca <USBH_HandleControl+0x396>
      break;
 80150bc:	bf00      	nop
 80150be:	e004      	b.n	80150ca <USBH_HandleControl+0x396>
      break;
 80150c0:	bf00      	nop
 80150c2:	e002      	b.n	80150ca <USBH_HandleControl+0x396>
      break;
 80150c4:	bf00      	nop
 80150c6:	e000      	b.n	80150ca <USBH_HandleControl+0x396>
      break;
 80150c8:	bf00      	nop
  }

  return status;
 80150ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80150cc:	4618      	mov	r0, r3
 80150ce:	3710      	adds	r7, #16
 80150d0:	46bd      	mov	sp, r7
 80150d2:	bd80      	pop	{r7, pc}

080150d4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80150d4:	b580      	push	{r7, lr}
 80150d6:	b088      	sub	sp, #32
 80150d8:	af04      	add	r7, sp, #16
 80150da:	60f8      	str	r0, [r7, #12]
 80150dc:	60b9      	str	r1, [r7, #8]
 80150de:	4613      	mov	r3, r2
 80150e0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80150e2:	79f9      	ldrb	r1, [r7, #7]
 80150e4:	2300      	movs	r3, #0
 80150e6:	9303      	str	r3, [sp, #12]
 80150e8:	2308      	movs	r3, #8
 80150ea:	9302      	str	r3, [sp, #8]
 80150ec:	68bb      	ldr	r3, [r7, #8]
 80150ee:	9301      	str	r3, [sp, #4]
 80150f0:	2300      	movs	r3, #0
 80150f2:	9300      	str	r3, [sp, #0]
 80150f4:	2300      	movs	r3, #0
 80150f6:	2200      	movs	r2, #0
 80150f8:	68f8      	ldr	r0, [r7, #12]
 80150fa:	f002 ff18 	bl	8017f2e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80150fe:	2300      	movs	r3, #0
}
 8015100:	4618      	mov	r0, r3
 8015102:	3710      	adds	r7, #16
 8015104:	46bd      	mov	sp, r7
 8015106:	bd80      	pop	{r7, pc}

08015108 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8015108:	b580      	push	{r7, lr}
 801510a:	b088      	sub	sp, #32
 801510c:	af04      	add	r7, sp, #16
 801510e:	60f8      	str	r0, [r7, #12]
 8015110:	60b9      	str	r1, [r7, #8]
 8015112:	4611      	mov	r1, r2
 8015114:	461a      	mov	r2, r3
 8015116:	460b      	mov	r3, r1
 8015118:	80fb      	strh	r3, [r7, #6]
 801511a:	4613      	mov	r3, r2
 801511c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8015124:	2b00      	cmp	r3, #0
 8015126:	d001      	beq.n	801512c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8015128:	2300      	movs	r3, #0
 801512a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801512c:	7979      	ldrb	r1, [r7, #5]
 801512e:	7e3b      	ldrb	r3, [r7, #24]
 8015130:	9303      	str	r3, [sp, #12]
 8015132:	88fb      	ldrh	r3, [r7, #6]
 8015134:	9302      	str	r3, [sp, #8]
 8015136:	68bb      	ldr	r3, [r7, #8]
 8015138:	9301      	str	r3, [sp, #4]
 801513a:	2301      	movs	r3, #1
 801513c:	9300      	str	r3, [sp, #0]
 801513e:	2300      	movs	r3, #0
 8015140:	2200      	movs	r2, #0
 8015142:	68f8      	ldr	r0, [r7, #12]
 8015144:	f002 fef3 	bl	8017f2e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8015148:	2300      	movs	r3, #0
}
 801514a:	4618      	mov	r0, r3
 801514c:	3710      	adds	r7, #16
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}

08015152 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8015152:	b580      	push	{r7, lr}
 8015154:	b088      	sub	sp, #32
 8015156:	af04      	add	r7, sp, #16
 8015158:	60f8      	str	r0, [r7, #12]
 801515a:	60b9      	str	r1, [r7, #8]
 801515c:	4611      	mov	r1, r2
 801515e:	461a      	mov	r2, r3
 8015160:	460b      	mov	r3, r1
 8015162:	80fb      	strh	r3, [r7, #6]
 8015164:	4613      	mov	r3, r2
 8015166:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8015168:	7979      	ldrb	r1, [r7, #5]
 801516a:	2300      	movs	r3, #0
 801516c:	9303      	str	r3, [sp, #12]
 801516e:	88fb      	ldrh	r3, [r7, #6]
 8015170:	9302      	str	r3, [sp, #8]
 8015172:	68bb      	ldr	r3, [r7, #8]
 8015174:	9301      	str	r3, [sp, #4]
 8015176:	2301      	movs	r3, #1
 8015178:	9300      	str	r3, [sp, #0]
 801517a:	2300      	movs	r3, #0
 801517c:	2201      	movs	r2, #1
 801517e:	68f8      	ldr	r0, [r7, #12]
 8015180:	f002 fed5 	bl	8017f2e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8015184:	2300      	movs	r3, #0

}
 8015186:	4618      	mov	r0, r3
 8015188:	3710      	adds	r7, #16
 801518a:	46bd      	mov	sp, r7
 801518c:	bd80      	pop	{r7, pc}

0801518e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 801518e:	b580      	push	{r7, lr}
 8015190:	b088      	sub	sp, #32
 8015192:	af04      	add	r7, sp, #16
 8015194:	60f8      	str	r0, [r7, #12]
 8015196:	60b9      	str	r1, [r7, #8]
 8015198:	4611      	mov	r1, r2
 801519a:	461a      	mov	r2, r3
 801519c:	460b      	mov	r3, r1
 801519e:	80fb      	strh	r3, [r7, #6]
 80151a0:	4613      	mov	r3, r2
 80151a2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d001      	beq.n	80151b2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80151ae:	2300      	movs	r3, #0
 80151b0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80151b2:	7979      	ldrb	r1, [r7, #5]
 80151b4:	7e3b      	ldrb	r3, [r7, #24]
 80151b6:	9303      	str	r3, [sp, #12]
 80151b8:	88fb      	ldrh	r3, [r7, #6]
 80151ba:	9302      	str	r3, [sp, #8]
 80151bc:	68bb      	ldr	r3, [r7, #8]
 80151be:	9301      	str	r3, [sp, #4]
 80151c0:	2301      	movs	r3, #1
 80151c2:	9300      	str	r3, [sp, #0]
 80151c4:	2302      	movs	r3, #2
 80151c6:	2200      	movs	r2, #0
 80151c8:	68f8      	ldr	r0, [r7, #12]
 80151ca:	f002 feb0 	bl	8017f2e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80151ce:	2300      	movs	r3, #0
}
 80151d0:	4618      	mov	r0, r3
 80151d2:	3710      	adds	r7, #16
 80151d4:	46bd      	mov	sp, r7
 80151d6:	bd80      	pop	{r7, pc}

080151d8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80151d8:	b580      	push	{r7, lr}
 80151da:	b088      	sub	sp, #32
 80151dc:	af04      	add	r7, sp, #16
 80151de:	60f8      	str	r0, [r7, #12]
 80151e0:	60b9      	str	r1, [r7, #8]
 80151e2:	4611      	mov	r1, r2
 80151e4:	461a      	mov	r2, r3
 80151e6:	460b      	mov	r3, r1
 80151e8:	80fb      	strh	r3, [r7, #6]
 80151ea:	4613      	mov	r3, r2
 80151ec:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80151ee:	7979      	ldrb	r1, [r7, #5]
 80151f0:	2300      	movs	r3, #0
 80151f2:	9303      	str	r3, [sp, #12]
 80151f4:	88fb      	ldrh	r3, [r7, #6]
 80151f6:	9302      	str	r3, [sp, #8]
 80151f8:	68bb      	ldr	r3, [r7, #8]
 80151fa:	9301      	str	r3, [sp, #4]
 80151fc:	2301      	movs	r3, #1
 80151fe:	9300      	str	r3, [sp, #0]
 8015200:	2302      	movs	r3, #2
 8015202:	2201      	movs	r2, #1
 8015204:	68f8      	ldr	r0, [r7, #12]
 8015206:	f002 fe92 	bl	8017f2e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801520a:	2300      	movs	r3, #0
}
 801520c:	4618      	mov	r0, r3
 801520e:	3710      	adds	r7, #16
 8015210:	46bd      	mov	sp, r7
 8015212:	bd80      	pop	{r7, pc}

08015214 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8015214:	b580      	push	{r7, lr}
 8015216:	b086      	sub	sp, #24
 8015218:	af04      	add	r7, sp, #16
 801521a:	6078      	str	r0, [r7, #4]
 801521c:	4608      	mov	r0, r1
 801521e:	4611      	mov	r1, r2
 8015220:	461a      	mov	r2, r3
 8015222:	4603      	mov	r3, r0
 8015224:	70fb      	strb	r3, [r7, #3]
 8015226:	460b      	mov	r3, r1
 8015228:	70bb      	strb	r3, [r7, #2]
 801522a:	4613      	mov	r3, r2
 801522c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 801522e:	7878      	ldrb	r0, [r7, #1]
 8015230:	78ba      	ldrb	r2, [r7, #2]
 8015232:	78f9      	ldrb	r1, [r7, #3]
 8015234:	8b3b      	ldrh	r3, [r7, #24]
 8015236:	9302      	str	r3, [sp, #8]
 8015238:	7d3b      	ldrb	r3, [r7, #20]
 801523a:	9301      	str	r3, [sp, #4]
 801523c:	7c3b      	ldrb	r3, [r7, #16]
 801523e:	9300      	str	r3, [sp, #0]
 8015240:	4603      	mov	r3, r0
 8015242:	6878      	ldr	r0, [r7, #4]
 8015244:	f002 fe37 	bl	8017eb6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8015248:	2300      	movs	r3, #0
}
 801524a:	4618      	mov	r0, r3
 801524c:	3708      	adds	r7, #8
 801524e:	46bd      	mov	sp, r7
 8015250:	bd80      	pop	{r7, pc}

08015252 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8015252:	b580      	push	{r7, lr}
 8015254:	b082      	sub	sp, #8
 8015256:	af00      	add	r7, sp, #0
 8015258:	6078      	str	r0, [r7, #4]
 801525a:	460b      	mov	r3, r1
 801525c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801525e:	78fb      	ldrb	r3, [r7, #3]
 8015260:	4619      	mov	r1, r3
 8015262:	6878      	ldr	r0, [r7, #4]
 8015264:	f002 fe56 	bl	8017f14 <USBH_LL_ClosePipe>

  return USBH_OK;
 8015268:	2300      	movs	r3, #0
}
 801526a:	4618      	mov	r0, r3
 801526c:	3708      	adds	r7, #8
 801526e:	46bd      	mov	sp, r7
 8015270:	bd80      	pop	{r7, pc}

08015272 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8015272:	b580      	push	{r7, lr}
 8015274:	b084      	sub	sp, #16
 8015276:	af00      	add	r7, sp, #0
 8015278:	6078      	str	r0, [r7, #4]
 801527a:	460b      	mov	r3, r1
 801527c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 801527e:	6878      	ldr	r0, [r7, #4]
 8015280:	f000 f836 	bl	80152f0 <USBH_GetFreePipe>
 8015284:	4603      	mov	r3, r0
 8015286:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8015288:	89fb      	ldrh	r3, [r7, #14]
 801528a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801528e:	4293      	cmp	r3, r2
 8015290:	d00a      	beq.n	80152a8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8015292:	78fa      	ldrb	r2, [r7, #3]
 8015294:	89fb      	ldrh	r3, [r7, #14]
 8015296:	f003 030f 	and.w	r3, r3, #15
 801529a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801529e:	6879      	ldr	r1, [r7, #4]
 80152a0:	33e0      	adds	r3, #224	@ 0xe0
 80152a2:	009b      	lsls	r3, r3, #2
 80152a4:	440b      	add	r3, r1
 80152a6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80152a8:	89fb      	ldrh	r3, [r7, #14]
 80152aa:	b2db      	uxtb	r3, r3
}
 80152ac:	4618      	mov	r0, r3
 80152ae:	3710      	adds	r7, #16
 80152b0:	46bd      	mov	sp, r7
 80152b2:	bd80      	pop	{r7, pc}

080152b4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80152b4:	b480      	push	{r7}
 80152b6:	b083      	sub	sp, #12
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
 80152bc:	460b      	mov	r3, r1
 80152be:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80152c0:	78fb      	ldrb	r3, [r7, #3]
 80152c2:	2b0f      	cmp	r3, #15
 80152c4:	d80d      	bhi.n	80152e2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80152c6:	78fb      	ldrb	r3, [r7, #3]
 80152c8:	687a      	ldr	r2, [r7, #4]
 80152ca:	33e0      	adds	r3, #224	@ 0xe0
 80152cc:	009b      	lsls	r3, r3, #2
 80152ce:	4413      	add	r3, r2
 80152d0:	685a      	ldr	r2, [r3, #4]
 80152d2:	78fb      	ldrb	r3, [r7, #3]
 80152d4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80152d8:	6879      	ldr	r1, [r7, #4]
 80152da:	33e0      	adds	r3, #224	@ 0xe0
 80152dc:	009b      	lsls	r3, r3, #2
 80152de:	440b      	add	r3, r1
 80152e0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80152e2:	2300      	movs	r3, #0
}
 80152e4:	4618      	mov	r0, r3
 80152e6:	370c      	adds	r7, #12
 80152e8:	46bd      	mov	sp, r7
 80152ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152ee:	4770      	bx	lr

080152f0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80152f0:	b480      	push	{r7}
 80152f2:	b085      	sub	sp, #20
 80152f4:	af00      	add	r7, sp, #0
 80152f6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80152f8:	2300      	movs	r3, #0
 80152fa:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80152fc:	2300      	movs	r3, #0
 80152fe:	73fb      	strb	r3, [r7, #15]
 8015300:	e00f      	b.n	8015322 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8015302:	7bfb      	ldrb	r3, [r7, #15]
 8015304:	687a      	ldr	r2, [r7, #4]
 8015306:	33e0      	adds	r3, #224	@ 0xe0
 8015308:	009b      	lsls	r3, r3, #2
 801530a:	4413      	add	r3, r2
 801530c:	685b      	ldr	r3, [r3, #4]
 801530e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015312:	2b00      	cmp	r3, #0
 8015314:	d102      	bne.n	801531c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8015316:	7bfb      	ldrb	r3, [r7, #15]
 8015318:	b29b      	uxth	r3, r3
 801531a:	e007      	b.n	801532c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 801531c:	7bfb      	ldrb	r3, [r7, #15]
 801531e:	3301      	adds	r3, #1
 8015320:	73fb      	strb	r3, [r7, #15]
 8015322:	7bfb      	ldrb	r3, [r7, #15]
 8015324:	2b0f      	cmp	r3, #15
 8015326:	d9ec      	bls.n	8015302 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8015328:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 801532c:	4618      	mov	r0, r3
 801532e:	3714      	adds	r7, #20
 8015330:	46bd      	mov	sp, r7
 8015332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015336:	4770      	bx	lr

08015338 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015338:	b480      	push	{r7}
 801533a:	b087      	sub	sp, #28
 801533c:	af00      	add	r7, sp, #0
 801533e:	60f8      	str	r0, [r7, #12]
 8015340:	60b9      	str	r1, [r7, #8]
 8015342:	4613      	mov	r3, r2
 8015344:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015346:	2301      	movs	r3, #1
 8015348:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801534a:	2300      	movs	r3, #0
 801534c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801534e:	4b1f      	ldr	r3, [pc, #124]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015350:	7a5b      	ldrb	r3, [r3, #9]
 8015352:	b2db      	uxtb	r3, r3
 8015354:	2b00      	cmp	r3, #0
 8015356:	d131      	bne.n	80153bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015358:	4b1c      	ldr	r3, [pc, #112]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 801535a:	7a5b      	ldrb	r3, [r3, #9]
 801535c:	b2db      	uxtb	r3, r3
 801535e:	461a      	mov	r2, r3
 8015360:	4b1a      	ldr	r3, [pc, #104]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015362:	2100      	movs	r1, #0
 8015364:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015366:	4b19      	ldr	r3, [pc, #100]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015368:	7a5b      	ldrb	r3, [r3, #9]
 801536a:	b2db      	uxtb	r3, r3
 801536c:	4a17      	ldr	r2, [pc, #92]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 801536e:	009b      	lsls	r3, r3, #2
 8015370:	4413      	add	r3, r2
 8015372:	68fa      	ldr	r2, [r7, #12]
 8015374:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015376:	4b15      	ldr	r3, [pc, #84]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015378:	7a5b      	ldrb	r3, [r3, #9]
 801537a:	b2db      	uxtb	r3, r3
 801537c:	461a      	mov	r2, r3
 801537e:	4b13      	ldr	r3, [pc, #76]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015380:	4413      	add	r3, r2
 8015382:	79fa      	ldrb	r2, [r7, #7]
 8015384:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015386:	4b11      	ldr	r3, [pc, #68]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015388:	7a5b      	ldrb	r3, [r3, #9]
 801538a:	b2db      	uxtb	r3, r3
 801538c:	1c5a      	adds	r2, r3, #1
 801538e:	b2d1      	uxtb	r1, r2
 8015390:	4a0e      	ldr	r2, [pc, #56]	@ (80153cc <FATFS_LinkDriverEx+0x94>)
 8015392:	7251      	strb	r1, [r2, #9]
 8015394:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015396:	7dbb      	ldrb	r3, [r7, #22]
 8015398:	3330      	adds	r3, #48	@ 0x30
 801539a:	b2da      	uxtb	r2, r3
 801539c:	68bb      	ldr	r3, [r7, #8]
 801539e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80153a0:	68bb      	ldr	r3, [r7, #8]
 80153a2:	3301      	adds	r3, #1
 80153a4:	223a      	movs	r2, #58	@ 0x3a
 80153a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80153a8:	68bb      	ldr	r3, [r7, #8]
 80153aa:	3302      	adds	r3, #2
 80153ac:	222f      	movs	r2, #47	@ 0x2f
 80153ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80153b0:	68bb      	ldr	r3, [r7, #8]
 80153b2:	3303      	adds	r3, #3
 80153b4:	2200      	movs	r2, #0
 80153b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80153b8:	2300      	movs	r3, #0
 80153ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80153bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80153be:	4618      	mov	r0, r3
 80153c0:	371c      	adds	r7, #28
 80153c2:	46bd      	mov	sp, r7
 80153c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c8:	4770      	bx	lr
 80153ca:	bf00      	nop
 80153cc:	20013a34 	.word	0x20013a34

080153d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80153d0:	b580      	push	{r7, lr}
 80153d2:	b082      	sub	sp, #8
 80153d4:	af00      	add	r7, sp, #0
 80153d6:	6078      	str	r0, [r7, #4]
 80153d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80153da:	2200      	movs	r2, #0
 80153dc:	6839      	ldr	r1, [r7, #0]
 80153de:	6878      	ldr	r0, [r7, #4]
 80153e0:	f7ff ffaa 	bl	8015338 <FATFS_LinkDriverEx>
 80153e4:	4603      	mov	r3, r0
}
 80153e6:	4618      	mov	r0, r3
 80153e8:	3708      	adds	r7, #8
 80153ea:	46bd      	mov	sp, r7
 80153ec:	bd80      	pop	{r7, pc}

080153ee <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80153ee:	b480      	push	{r7}
 80153f0:	b085      	sub	sp, #20
 80153f2:	af00      	add	r7, sp, #0
 80153f4:	4603      	mov	r3, r0
 80153f6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80153f8:	2300      	movs	r3, #0
 80153fa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80153fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015400:	2b84      	cmp	r3, #132	@ 0x84
 8015402:	d005      	beq.n	8015410 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8015404:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8015408:	68fb      	ldr	r3, [r7, #12]
 801540a:	4413      	add	r3, r2
 801540c:	3303      	adds	r3, #3
 801540e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8015410:	68fb      	ldr	r3, [r7, #12]
}
 8015412:	4618      	mov	r0, r3
 8015414:	3714      	adds	r7, #20
 8015416:	46bd      	mov	sp, r7
 8015418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541c:	4770      	bx	lr

0801541e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 801541e:	b480      	push	{r7}
 8015420:	b083      	sub	sp, #12
 8015422:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015424:	f3ef 8305 	mrs	r3, IPSR
 8015428:	607b      	str	r3, [r7, #4]
  return(result);
 801542a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801542c:	2b00      	cmp	r3, #0
 801542e:	bf14      	ite	ne
 8015430:	2301      	movne	r3, #1
 8015432:	2300      	moveq	r3, #0
 8015434:	b2db      	uxtb	r3, r3
}
 8015436:	4618      	mov	r0, r3
 8015438:	370c      	adds	r7, #12
 801543a:	46bd      	mov	sp, r7
 801543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015440:	4770      	bx	lr

08015442 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015442:	b580      	push	{r7, lr}
 8015444:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8015446:	f001 f9cd 	bl	80167e4 <vTaskStartScheduler>
  
  return osOK;
 801544a:	2300      	movs	r3, #0
}
 801544c:	4618      	mov	r0, r3
 801544e:	bd80      	pop	{r7, pc}

08015450 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8015450:	b580      	push	{r7, lr}
 8015452:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8015454:	f001 fe2e 	bl	80170b4 <xTaskGetSchedulerState>
 8015458:	4603      	mov	r3, r0
 801545a:	2b01      	cmp	r3, #1
 801545c:	d101      	bne.n	8015462 <osKernelRunning+0x12>
    return 0;
 801545e:	2300      	movs	r3, #0
 8015460:	e000      	b.n	8015464 <osKernelRunning+0x14>
  else
    return 1;
 8015462:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8015464:	4618      	mov	r0, r3
 8015466:	bd80      	pop	{r7, pc}

08015468 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8015468:	b580      	push	{r7, lr}
 801546a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 801546c:	f7ff ffd7 	bl	801541e <inHandlerMode>
 8015470:	4603      	mov	r3, r0
 8015472:	2b00      	cmp	r3, #0
 8015474:	d003      	beq.n	801547e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8015476:	f001 fad9 	bl	8016a2c <xTaskGetTickCountFromISR>
 801547a:	4603      	mov	r3, r0
 801547c:	e002      	b.n	8015484 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801547e:	f001 fac5 	bl	8016a0c <xTaskGetTickCount>
 8015482:	4603      	mov	r3, r0
  }
}
 8015484:	4618      	mov	r0, r3
 8015486:	bd80      	pop	{r7, pc}

08015488 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015488:	b5f0      	push	{r4, r5, r6, r7, lr}
 801548a:	b089      	sub	sp, #36	@ 0x24
 801548c:	af04      	add	r7, sp, #16
 801548e:	6078      	str	r0, [r7, #4]
 8015490:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	695b      	ldr	r3, [r3, #20]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d020      	beq.n	80154dc <osThreadCreate+0x54>
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	699b      	ldr	r3, [r3, #24]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d01c      	beq.n	80154dc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	685c      	ldr	r4, [r3, #4]
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	691e      	ldr	r6, [r3, #16]
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154b4:	4618      	mov	r0, r3
 80154b6:	f7ff ff9a 	bl	80153ee <makeFreeRtosPriority>
 80154ba:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	695b      	ldr	r3, [r3, #20]
 80154c0:	687a      	ldr	r2, [r7, #4]
 80154c2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154c4:	9202      	str	r2, [sp, #8]
 80154c6:	9301      	str	r3, [sp, #4]
 80154c8:	9100      	str	r1, [sp, #0]
 80154ca:	683b      	ldr	r3, [r7, #0]
 80154cc:	4632      	mov	r2, r6
 80154ce:	4629      	mov	r1, r5
 80154d0:	4620      	mov	r0, r4
 80154d2:	f000 ffa5 	bl	8016420 <xTaskCreateStatic>
 80154d6:	4603      	mov	r3, r0
 80154d8:	60fb      	str	r3, [r7, #12]
 80154da:	e01c      	b.n	8015516 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	685c      	ldr	r4, [r3, #4]
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154e8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154f0:	4618      	mov	r0, r3
 80154f2:	f7ff ff7c 	bl	80153ee <makeFreeRtosPriority>
 80154f6:	4602      	mov	r2, r0
 80154f8:	f107 030c 	add.w	r3, r7, #12
 80154fc:	9301      	str	r3, [sp, #4]
 80154fe:	9200      	str	r2, [sp, #0]
 8015500:	683b      	ldr	r3, [r7, #0]
 8015502:	4632      	mov	r2, r6
 8015504:	4629      	mov	r1, r5
 8015506:	4620      	mov	r0, r4
 8015508:	f000 fff0 	bl	80164ec <xTaskCreate>
 801550c:	4603      	mov	r3, r0
 801550e:	2b01      	cmp	r3, #1
 8015510:	d001      	beq.n	8015516 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8015512:	2300      	movs	r3, #0
 8015514:	e000      	b.n	8015518 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8015516:	68fb      	ldr	r3, [r7, #12]
}
 8015518:	4618      	mov	r0, r3
 801551a:	3714      	adds	r7, #20
 801551c:	46bd      	mov	sp, r7
 801551e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015520 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8015520:	b580      	push	{r7, lr}
 8015522:	b084      	sub	sp, #16
 8015524:	af00      	add	r7, sp, #0
 8015526:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	2b00      	cmp	r3, #0
 8015530:	d001      	beq.n	8015536 <osDelay+0x16>
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	e000      	b.n	8015538 <osDelay+0x18>
 8015536:	2301      	movs	r3, #1
 8015538:	4618      	mov	r0, r3
 801553a:	f001 f91b 	bl	8016774 <vTaskDelay>
  
  return osOK;
 801553e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015540:	4618      	mov	r0, r3
 8015542:	3710      	adds	r7, #16
 8015544:	46bd      	mov	sp, r7
 8015546:	bd80      	pop	{r7, pc}

08015548 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8015548:	b590      	push	{r4, r7, lr}
 801554a:	b085      	sub	sp, #20
 801554c:	af02      	add	r7, sp, #8
 801554e:	6078      	str	r0, [r7, #4]
 8015550:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	689b      	ldr	r3, [r3, #8]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d011      	beq.n	801557e <osMessageCreate+0x36>
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	68db      	ldr	r3, [r3, #12]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d00d      	beq.n	801557e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	6818      	ldr	r0, [r3, #0]
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	6859      	ldr	r1, [r3, #4]
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	689a      	ldr	r2, [r3, #8]
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	68db      	ldr	r3, [r3, #12]
 8015572:	2400      	movs	r4, #0
 8015574:	9400      	str	r4, [sp, #0]
 8015576:	f000 f9f9 	bl	801596c <xQueueGenericCreateStatic>
 801557a:	4603      	mov	r3, r0
 801557c:	e008      	b.n	8015590 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	6818      	ldr	r0, [r3, #0]
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	685b      	ldr	r3, [r3, #4]
 8015586:	2200      	movs	r2, #0
 8015588:	4619      	mov	r1, r3
 801558a:	f000 fa76 	bl	8015a7a <xQueueGenericCreate>
 801558e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8015590:	4618      	mov	r0, r3
 8015592:	370c      	adds	r7, #12
 8015594:	46bd      	mov	sp, r7
 8015596:	bd90      	pop	{r4, r7, pc}

08015598 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b086      	sub	sp, #24
 801559c:	af00      	add	r7, sp, #0
 801559e:	60f8      	str	r0, [r7, #12]
 80155a0:	60b9      	str	r1, [r7, #8]
 80155a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80155a4:	2300      	movs	r3, #0
 80155a6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80155a8:	687b      	ldr	r3, [r7, #4]
 80155aa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80155ac:	697b      	ldr	r3, [r7, #20]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	d101      	bne.n	80155b6 <osMessagePut+0x1e>
    ticks = 1;
 80155b2:	2301      	movs	r3, #1
 80155b4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80155b6:	f7ff ff32 	bl	801541e <inHandlerMode>
 80155ba:	4603      	mov	r3, r0
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d018      	beq.n	80155f2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80155c0:	f107 0210 	add.w	r2, r7, #16
 80155c4:	f107 0108 	add.w	r1, r7, #8
 80155c8:	2300      	movs	r3, #0
 80155ca:	68f8      	ldr	r0, [r7, #12]
 80155cc:	f000 fbc2 	bl	8015d54 <xQueueGenericSendFromISR>
 80155d0:	4603      	mov	r3, r0
 80155d2:	2b01      	cmp	r3, #1
 80155d4:	d001      	beq.n	80155da <osMessagePut+0x42>
      return osErrorOS;
 80155d6:	23ff      	movs	r3, #255	@ 0xff
 80155d8:	e018      	b.n	801560c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80155da:	693b      	ldr	r3, [r7, #16]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d014      	beq.n	801560a <osMessagePut+0x72>
 80155e0:	4b0c      	ldr	r3, [pc, #48]	@ (8015614 <osMessagePut+0x7c>)
 80155e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80155e6:	601a      	str	r2, [r3, #0]
 80155e8:	f3bf 8f4f 	dsb	sy
 80155ec:	f3bf 8f6f 	isb	sy
 80155f0:	e00b      	b.n	801560a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80155f2:	f107 0108 	add.w	r1, r7, #8
 80155f6:	2300      	movs	r3, #0
 80155f8:	697a      	ldr	r2, [r7, #20]
 80155fa:	68f8      	ldr	r0, [r7, #12]
 80155fc:	f000 faa0 	bl	8015b40 <xQueueGenericSend>
 8015600:	4603      	mov	r3, r0
 8015602:	2b01      	cmp	r3, #1
 8015604:	d001      	beq.n	801560a <osMessagePut+0x72>
      return osErrorOS;
 8015606:	23ff      	movs	r3, #255	@ 0xff
 8015608:	e000      	b.n	801560c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 801560a:	2300      	movs	r3, #0
}
 801560c:	4618      	mov	r0, r3
 801560e:	3718      	adds	r7, #24
 8015610:	46bd      	mov	sp, r7
 8015612:	bd80      	pop	{r7, pc}
 8015614:	e000ed04 	.word	0xe000ed04

08015618 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8015618:	b590      	push	{r4, r7, lr}
 801561a:	b08b      	sub	sp, #44	@ 0x2c
 801561c:	af00      	add	r7, sp, #0
 801561e:	60f8      	str	r0, [r7, #12]
 8015620:	60b9      	str	r1, [r7, #8]
 8015622:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8015624:	68bb      	ldr	r3, [r7, #8]
 8015626:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8015628:	2300      	movs	r3, #0
 801562a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 801562c:	68bb      	ldr	r3, [r7, #8]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d10a      	bne.n	8015648 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8015632:	2380      	movs	r3, #128	@ 0x80
 8015634:	617b      	str	r3, [r7, #20]
    return event;
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	461c      	mov	r4, r3
 801563a:	f107 0314 	add.w	r3, r7, #20
 801563e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015646:	e054      	b.n	80156f2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8015648:	2300      	movs	r3, #0
 801564a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 801564c:	2300      	movs	r3, #0
 801564e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015656:	d103      	bne.n	8015660 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8015658:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801565c:	627b      	str	r3, [r7, #36]	@ 0x24
 801565e:	e009      	b.n	8015674 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	2b00      	cmp	r3, #0
 8015664:	d006      	beq.n	8015674 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801566a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801566c:	2b00      	cmp	r3, #0
 801566e:	d101      	bne.n	8015674 <osMessageGet+0x5c>
      ticks = 1;
 8015670:	2301      	movs	r3, #1
 8015672:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015674:	f7ff fed3 	bl	801541e <inHandlerMode>
 8015678:	4603      	mov	r3, r0
 801567a:	2b00      	cmp	r3, #0
 801567c:	d01c      	beq.n	80156b8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801567e:	f107 0220 	add.w	r2, r7, #32
 8015682:	f107 0314 	add.w	r3, r7, #20
 8015686:	3304      	adds	r3, #4
 8015688:	4619      	mov	r1, r3
 801568a:	68b8      	ldr	r0, [r7, #8]
 801568c:	f000 fcee 	bl	801606c <xQueueReceiveFromISR>
 8015690:	4603      	mov	r3, r0
 8015692:	2b01      	cmp	r3, #1
 8015694:	d102      	bne.n	801569c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015696:	2310      	movs	r3, #16
 8015698:	617b      	str	r3, [r7, #20]
 801569a:	e001      	b.n	80156a0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 801569c:	2300      	movs	r3, #0
 801569e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80156a0:	6a3b      	ldr	r3, [r7, #32]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d01d      	beq.n	80156e2 <osMessageGet+0xca>
 80156a6:	4b15      	ldr	r3, [pc, #84]	@ (80156fc <osMessageGet+0xe4>)
 80156a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156ac:	601a      	str	r2, [r3, #0]
 80156ae:	f3bf 8f4f 	dsb	sy
 80156b2:	f3bf 8f6f 	isb	sy
 80156b6:	e014      	b.n	80156e2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80156b8:	f107 0314 	add.w	r3, r7, #20
 80156bc:	3304      	adds	r3, #4
 80156be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80156c0:	4619      	mov	r1, r3
 80156c2:	68b8      	ldr	r0, [r7, #8]
 80156c4:	f000 fbea 	bl	8015e9c <xQueueReceive>
 80156c8:	4603      	mov	r3, r0
 80156ca:	2b01      	cmp	r3, #1
 80156cc:	d102      	bne.n	80156d4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80156ce:	2310      	movs	r3, #16
 80156d0:	617b      	str	r3, [r7, #20]
 80156d2:	e006      	b.n	80156e2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80156d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d101      	bne.n	80156de <osMessageGet+0xc6>
 80156da:	2300      	movs	r3, #0
 80156dc:	e000      	b.n	80156e0 <osMessageGet+0xc8>
 80156de:	2340      	movs	r3, #64	@ 0x40
 80156e0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	461c      	mov	r4, r3
 80156e6:	f107 0314 	add.w	r3, r7, #20
 80156ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80156ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80156f2:	68f8      	ldr	r0, [r7, #12]
 80156f4:	372c      	adds	r7, #44	@ 0x2c
 80156f6:	46bd      	mov	sp, r7
 80156f8:	bd90      	pop	{r4, r7, pc}
 80156fa:	bf00      	nop
 80156fc:	e000ed04 	.word	0xe000ed04

08015700 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8015700:	b580      	push	{r7, lr}
 8015702:	b082      	sub	sp, #8
 8015704:	af00      	add	r7, sp, #0
 8015706:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8015708:	f7ff fe89 	bl	801541e <inHandlerMode>
 801570c:	4603      	mov	r3, r0
 801570e:	2b00      	cmp	r3, #0
 8015710:	d004      	beq.n	801571c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8015712:	6878      	ldr	r0, [r7, #4]
 8015714:	f000 fd53 	bl	80161be <uxQueueMessagesWaitingFromISR>
 8015718:	4603      	mov	r3, r0
 801571a:	e003      	b.n	8015724 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 801571c:	6878      	ldr	r0, [r7, #4]
 801571e:	f000 fd2d 	bl	801617c <uxQueueMessagesWaiting>
 8015722:	4603      	mov	r3, r0
  }
}
 8015724:	4618      	mov	r0, r3
 8015726:	3708      	adds	r7, #8
 8015728:	46bd      	mov	sp, r7
 801572a:	bd80      	pop	{r7, pc}

0801572c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801572c:	b480      	push	{r7}
 801572e:	b083      	sub	sp, #12
 8015730:	af00      	add	r7, sp, #0
 8015732:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	f103 0208 	add.w	r2, r3, #8
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015744:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	f103 0208 	add.w	r2, r3, #8
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	f103 0208 	add.w	r2, r3, #8
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	2200      	movs	r2, #0
 801575e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015760:	bf00      	nop
 8015762:	370c      	adds	r7, #12
 8015764:	46bd      	mov	sp, r7
 8015766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801576a:	4770      	bx	lr

0801576c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801576c:	b480      	push	{r7}
 801576e:	b083      	sub	sp, #12
 8015770:	af00      	add	r7, sp, #0
 8015772:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	2200      	movs	r2, #0
 8015778:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801577a:	bf00      	nop
 801577c:	370c      	adds	r7, #12
 801577e:	46bd      	mov	sp, r7
 8015780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015784:	4770      	bx	lr

08015786 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015786:	b480      	push	{r7}
 8015788:	b085      	sub	sp, #20
 801578a:	af00      	add	r7, sp, #0
 801578c:	6078      	str	r0, [r7, #4]
 801578e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	685b      	ldr	r3, [r3, #4]
 8015794:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015796:	683b      	ldr	r3, [r7, #0]
 8015798:	68fa      	ldr	r2, [r7, #12]
 801579a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	689a      	ldr	r2, [r3, #8]
 80157a0:	683b      	ldr	r3, [r7, #0]
 80157a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80157a4:	68fb      	ldr	r3, [r7, #12]
 80157a6:	689b      	ldr	r3, [r3, #8]
 80157a8:	683a      	ldr	r2, [r7, #0]
 80157aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80157ac:	68fb      	ldr	r3, [r7, #12]
 80157ae:	683a      	ldr	r2, [r7, #0]
 80157b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	687a      	ldr	r2, [r7, #4]
 80157b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	681b      	ldr	r3, [r3, #0]
 80157bc:	1c5a      	adds	r2, r3, #1
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	601a      	str	r2, [r3, #0]
}
 80157c2:	bf00      	nop
 80157c4:	3714      	adds	r7, #20
 80157c6:	46bd      	mov	sp, r7
 80157c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157cc:	4770      	bx	lr

080157ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80157ce:	b480      	push	{r7}
 80157d0:	b085      	sub	sp, #20
 80157d2:	af00      	add	r7, sp, #0
 80157d4:	6078      	str	r0, [r7, #4]
 80157d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80157d8:	683b      	ldr	r3, [r7, #0]
 80157da:	681b      	ldr	r3, [r3, #0]
 80157dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80157de:	68bb      	ldr	r3, [r7, #8]
 80157e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80157e4:	d103      	bne.n	80157ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	691b      	ldr	r3, [r3, #16]
 80157ea:	60fb      	str	r3, [r7, #12]
 80157ec:	e00c      	b.n	8015808 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	3308      	adds	r3, #8
 80157f2:	60fb      	str	r3, [r7, #12]
 80157f4:	e002      	b.n	80157fc <vListInsert+0x2e>
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	685b      	ldr	r3, [r3, #4]
 80157fa:	60fb      	str	r3, [r7, #12]
 80157fc:	68fb      	ldr	r3, [r7, #12]
 80157fe:	685b      	ldr	r3, [r3, #4]
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	68ba      	ldr	r2, [r7, #8]
 8015804:	429a      	cmp	r2, r3
 8015806:	d2f6      	bcs.n	80157f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	685a      	ldr	r2, [r3, #4]
 801580c:	683b      	ldr	r3, [r7, #0]
 801580e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015810:	683b      	ldr	r3, [r7, #0]
 8015812:	685b      	ldr	r3, [r3, #4]
 8015814:	683a      	ldr	r2, [r7, #0]
 8015816:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015818:	683b      	ldr	r3, [r7, #0]
 801581a:	68fa      	ldr	r2, [r7, #12]
 801581c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	683a      	ldr	r2, [r7, #0]
 8015822:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015824:	683b      	ldr	r3, [r7, #0]
 8015826:	687a      	ldr	r2, [r7, #4]
 8015828:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	1c5a      	adds	r2, r3, #1
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	601a      	str	r2, [r3, #0]
}
 8015834:	bf00      	nop
 8015836:	3714      	adds	r7, #20
 8015838:	46bd      	mov	sp, r7
 801583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801583e:	4770      	bx	lr

08015840 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015840:	b480      	push	{r7}
 8015842:	b085      	sub	sp, #20
 8015844:	af00      	add	r7, sp, #0
 8015846:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	691b      	ldr	r3, [r3, #16]
 801584c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	685b      	ldr	r3, [r3, #4]
 8015852:	687a      	ldr	r2, [r7, #4]
 8015854:	6892      	ldr	r2, [r2, #8]
 8015856:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	689b      	ldr	r3, [r3, #8]
 801585c:	687a      	ldr	r2, [r7, #4]
 801585e:	6852      	ldr	r2, [r2, #4]
 8015860:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	685b      	ldr	r3, [r3, #4]
 8015866:	687a      	ldr	r2, [r7, #4]
 8015868:	429a      	cmp	r2, r3
 801586a:	d103      	bne.n	8015874 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	689a      	ldr	r2, [r3, #8]
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	2200      	movs	r2, #0
 8015878:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	1e5a      	subs	r2, r3, #1
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015884:	68fb      	ldr	r3, [r7, #12]
 8015886:	681b      	ldr	r3, [r3, #0]
}
 8015888:	4618      	mov	r0, r3
 801588a:	3714      	adds	r7, #20
 801588c:	46bd      	mov	sp, r7
 801588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015892:	4770      	bx	lr

08015894 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015894:	b580      	push	{r7, lr}
 8015896:	b084      	sub	sp, #16
 8015898:	af00      	add	r7, sp, #0
 801589a:	6078      	str	r0, [r7, #4]
 801589c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d10d      	bne.n	80158c4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80158a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158ac:	b672      	cpsid	i
 80158ae:	f383 8811 	msr	BASEPRI, r3
 80158b2:	f3bf 8f6f 	isb	sy
 80158b6:	f3bf 8f4f 	dsb	sy
 80158ba:	b662      	cpsie	i
 80158bc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80158be:	bf00      	nop
 80158c0:	bf00      	nop
 80158c2:	e7fd      	b.n	80158c0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80158c4:	f001 fe12 	bl	80174ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	681a      	ldr	r2, [r3, #0]
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80158d0:	68f9      	ldr	r1, [r7, #12]
 80158d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80158d4:	fb01 f303 	mul.w	r3, r1, r3
 80158d8:	441a      	add	r2, r3
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80158de:	68fb      	ldr	r3, [r7, #12]
 80158e0:	2200      	movs	r2, #0
 80158e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80158e4:	68fb      	ldr	r3, [r7, #12]
 80158e6:	681a      	ldr	r2, [r3, #0]
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80158ec:	68fb      	ldr	r3, [r7, #12]
 80158ee:	681a      	ldr	r2, [r3, #0]
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80158f4:	3b01      	subs	r3, #1
 80158f6:	68f9      	ldr	r1, [r7, #12]
 80158f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80158fa:	fb01 f303 	mul.w	r3, r1, r3
 80158fe:	441a      	add	r2, r3
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015904:	68fb      	ldr	r3, [r7, #12]
 8015906:	22ff      	movs	r2, #255	@ 0xff
 8015908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801590c:	68fb      	ldr	r3, [r7, #12]
 801590e:	22ff      	movs	r2, #255	@ 0xff
 8015910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015914:	683b      	ldr	r3, [r7, #0]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d114      	bne.n	8015944 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	691b      	ldr	r3, [r3, #16]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d01a      	beq.n	8015958 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015922:	68fb      	ldr	r3, [r7, #12]
 8015924:	3310      	adds	r3, #16
 8015926:	4618      	mov	r0, r3
 8015928:	f001 f9fa 	bl	8016d20 <xTaskRemoveFromEventList>
 801592c:	4603      	mov	r3, r0
 801592e:	2b00      	cmp	r3, #0
 8015930:	d012      	beq.n	8015958 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015932:	4b0d      	ldr	r3, [pc, #52]	@ (8015968 <xQueueGenericReset+0xd4>)
 8015934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015938:	601a      	str	r2, [r3, #0]
 801593a:	f3bf 8f4f 	dsb	sy
 801593e:	f3bf 8f6f 	isb	sy
 8015942:	e009      	b.n	8015958 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	3310      	adds	r3, #16
 8015948:	4618      	mov	r0, r3
 801594a:	f7ff feef 	bl	801572c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801594e:	68fb      	ldr	r3, [r7, #12]
 8015950:	3324      	adds	r3, #36	@ 0x24
 8015952:	4618      	mov	r0, r3
 8015954:	f7ff feea 	bl	801572c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015958:	f001 fdfe 	bl	8017558 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801595c:	2301      	movs	r3, #1
}
 801595e:	4618      	mov	r0, r3
 8015960:	3710      	adds	r7, #16
 8015962:	46bd      	mov	sp, r7
 8015964:	bd80      	pop	{r7, pc}
 8015966:	bf00      	nop
 8015968:	e000ed04 	.word	0xe000ed04

0801596c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801596c:	b580      	push	{r7, lr}
 801596e:	b08e      	sub	sp, #56	@ 0x38
 8015970:	af02      	add	r7, sp, #8
 8015972:	60f8      	str	r0, [r7, #12]
 8015974:	60b9      	str	r1, [r7, #8]
 8015976:	607a      	str	r2, [r7, #4]
 8015978:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	2b00      	cmp	r3, #0
 801597e:	d10d      	bne.n	801599c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015984:	b672      	cpsid	i
 8015986:	f383 8811 	msr	BASEPRI, r3
 801598a:	f3bf 8f6f 	isb	sy
 801598e:	f3bf 8f4f 	dsb	sy
 8015992:	b662      	cpsie	i
 8015994:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015996:	bf00      	nop
 8015998:	bf00      	nop
 801599a:	e7fd      	b.n	8015998 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801599c:	683b      	ldr	r3, [r7, #0]
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d10d      	bne.n	80159be <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80159a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159a6:	b672      	cpsid	i
 80159a8:	f383 8811 	msr	BASEPRI, r3
 80159ac:	f3bf 8f6f 	isb	sy
 80159b0:	f3bf 8f4f 	dsb	sy
 80159b4:	b662      	cpsie	i
 80159b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80159b8:	bf00      	nop
 80159ba:	bf00      	nop
 80159bc:	e7fd      	b.n	80159ba <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d002      	beq.n	80159ca <xQueueGenericCreateStatic+0x5e>
 80159c4:	68bb      	ldr	r3, [r7, #8]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d001      	beq.n	80159ce <xQueueGenericCreateStatic+0x62>
 80159ca:	2301      	movs	r3, #1
 80159cc:	e000      	b.n	80159d0 <xQueueGenericCreateStatic+0x64>
 80159ce:	2300      	movs	r3, #0
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d10d      	bne.n	80159f0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80159d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159d8:	b672      	cpsid	i
 80159da:	f383 8811 	msr	BASEPRI, r3
 80159de:	f3bf 8f6f 	isb	sy
 80159e2:	f3bf 8f4f 	dsb	sy
 80159e6:	b662      	cpsie	i
 80159e8:	623b      	str	r3, [r7, #32]
}
 80159ea:	bf00      	nop
 80159ec:	bf00      	nop
 80159ee:	e7fd      	b.n	80159ec <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d102      	bne.n	80159fc <xQueueGenericCreateStatic+0x90>
 80159f6:	68bb      	ldr	r3, [r7, #8]
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	d101      	bne.n	8015a00 <xQueueGenericCreateStatic+0x94>
 80159fc:	2301      	movs	r3, #1
 80159fe:	e000      	b.n	8015a02 <xQueueGenericCreateStatic+0x96>
 8015a00:	2300      	movs	r3, #0
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d10d      	bne.n	8015a22 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a0a:	b672      	cpsid	i
 8015a0c:	f383 8811 	msr	BASEPRI, r3
 8015a10:	f3bf 8f6f 	isb	sy
 8015a14:	f3bf 8f4f 	dsb	sy
 8015a18:	b662      	cpsie	i
 8015a1a:	61fb      	str	r3, [r7, #28]
}
 8015a1c:	bf00      	nop
 8015a1e:	bf00      	nop
 8015a20:	e7fd      	b.n	8015a1e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015a22:	2348      	movs	r3, #72	@ 0x48
 8015a24:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015a26:	697b      	ldr	r3, [r7, #20]
 8015a28:	2b48      	cmp	r3, #72	@ 0x48
 8015a2a:	d00d      	beq.n	8015a48 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a30:	b672      	cpsid	i
 8015a32:	f383 8811 	msr	BASEPRI, r3
 8015a36:	f3bf 8f6f 	isb	sy
 8015a3a:	f3bf 8f4f 	dsb	sy
 8015a3e:	b662      	cpsie	i
 8015a40:	61bb      	str	r3, [r7, #24]
}
 8015a42:	bf00      	nop
 8015a44:	bf00      	nop
 8015a46:	e7fd      	b.n	8015a44 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015a48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015a4a:	683b      	ldr	r3, [r7, #0]
 8015a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d00d      	beq.n	8015a70 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a56:	2201      	movs	r2, #1
 8015a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015a5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a62:	9300      	str	r3, [sp, #0]
 8015a64:	4613      	mov	r3, r2
 8015a66:	687a      	ldr	r2, [r7, #4]
 8015a68:	68b9      	ldr	r1, [r7, #8]
 8015a6a:	68f8      	ldr	r0, [r7, #12]
 8015a6c:	f000 f848 	bl	8015b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015a72:	4618      	mov	r0, r3
 8015a74:	3730      	adds	r7, #48	@ 0x30
 8015a76:	46bd      	mov	sp, r7
 8015a78:	bd80      	pop	{r7, pc}

08015a7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015a7a:	b580      	push	{r7, lr}
 8015a7c:	b08a      	sub	sp, #40	@ 0x28
 8015a7e:	af02      	add	r7, sp, #8
 8015a80:	60f8      	str	r0, [r7, #12]
 8015a82:	60b9      	str	r1, [r7, #8]
 8015a84:	4613      	mov	r3, r2
 8015a86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d10d      	bne.n	8015aaa <xQueueGenericCreate+0x30>
	__asm volatile
 8015a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a92:	b672      	cpsid	i
 8015a94:	f383 8811 	msr	BASEPRI, r3
 8015a98:	f3bf 8f6f 	isb	sy
 8015a9c:	f3bf 8f4f 	dsb	sy
 8015aa0:	b662      	cpsie	i
 8015aa2:	613b      	str	r3, [r7, #16]
}
 8015aa4:	bf00      	nop
 8015aa6:	bf00      	nop
 8015aa8:	e7fd      	b.n	8015aa6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015aaa:	68bb      	ldr	r3, [r7, #8]
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d102      	bne.n	8015ab6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	61fb      	str	r3, [r7, #28]
 8015ab4:	e004      	b.n	8015ac0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	68ba      	ldr	r2, [r7, #8]
 8015aba:	fb02 f303 	mul.w	r3, r2, r3
 8015abe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015ac0:	69fb      	ldr	r3, [r7, #28]
 8015ac2:	3348      	adds	r3, #72	@ 0x48
 8015ac4:	4618      	mov	r0, r3
 8015ac6:	f001 fe3f 	bl	8017748 <pvPortMalloc>
 8015aca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015acc:	69bb      	ldr	r3, [r7, #24]
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d011      	beq.n	8015af6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015ad2:	69bb      	ldr	r3, [r7, #24]
 8015ad4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015ad6:	697b      	ldr	r3, [r7, #20]
 8015ad8:	3348      	adds	r3, #72	@ 0x48
 8015ada:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015adc:	69bb      	ldr	r3, [r7, #24]
 8015ade:	2200      	movs	r2, #0
 8015ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015ae4:	79fa      	ldrb	r2, [r7, #7]
 8015ae6:	69bb      	ldr	r3, [r7, #24]
 8015ae8:	9300      	str	r3, [sp, #0]
 8015aea:	4613      	mov	r3, r2
 8015aec:	697a      	ldr	r2, [r7, #20]
 8015aee:	68b9      	ldr	r1, [r7, #8]
 8015af0:	68f8      	ldr	r0, [r7, #12]
 8015af2:	f000 f805 	bl	8015b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015af6:	69bb      	ldr	r3, [r7, #24]
	}
 8015af8:	4618      	mov	r0, r3
 8015afa:	3720      	adds	r7, #32
 8015afc:	46bd      	mov	sp, r7
 8015afe:	bd80      	pop	{r7, pc}

08015b00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015b00:	b580      	push	{r7, lr}
 8015b02:	b084      	sub	sp, #16
 8015b04:	af00      	add	r7, sp, #0
 8015b06:	60f8      	str	r0, [r7, #12]
 8015b08:	60b9      	str	r1, [r7, #8]
 8015b0a:	607a      	str	r2, [r7, #4]
 8015b0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015b0e:	68bb      	ldr	r3, [r7, #8]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d103      	bne.n	8015b1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015b14:	69bb      	ldr	r3, [r7, #24]
 8015b16:	69ba      	ldr	r2, [r7, #24]
 8015b18:	601a      	str	r2, [r3, #0]
 8015b1a:	e002      	b.n	8015b22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015b1c:	69bb      	ldr	r3, [r7, #24]
 8015b1e:	687a      	ldr	r2, [r7, #4]
 8015b20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015b22:	69bb      	ldr	r3, [r7, #24]
 8015b24:	68fa      	ldr	r2, [r7, #12]
 8015b26:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015b28:	69bb      	ldr	r3, [r7, #24]
 8015b2a:	68ba      	ldr	r2, [r7, #8]
 8015b2c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015b2e:	2101      	movs	r1, #1
 8015b30:	69b8      	ldr	r0, [r7, #24]
 8015b32:	f7ff feaf 	bl	8015894 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015b36:	bf00      	nop
 8015b38:	3710      	adds	r7, #16
 8015b3a:	46bd      	mov	sp, r7
 8015b3c:	bd80      	pop	{r7, pc}
	...

08015b40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b08e      	sub	sp, #56	@ 0x38
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	60f8      	str	r0, [r7, #12]
 8015b48:	60b9      	str	r1, [r7, #8]
 8015b4a:	607a      	str	r2, [r7, #4]
 8015b4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015b4e:	2300      	movs	r3, #0
 8015b50:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d10d      	bne.n	8015b78 <xQueueGenericSend+0x38>
	__asm volatile
 8015b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b60:	b672      	cpsid	i
 8015b62:	f383 8811 	msr	BASEPRI, r3
 8015b66:	f3bf 8f6f 	isb	sy
 8015b6a:	f3bf 8f4f 	dsb	sy
 8015b6e:	b662      	cpsie	i
 8015b70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015b72:	bf00      	nop
 8015b74:	bf00      	nop
 8015b76:	e7fd      	b.n	8015b74 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015b78:	68bb      	ldr	r3, [r7, #8]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d103      	bne.n	8015b86 <xQueueGenericSend+0x46>
 8015b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d101      	bne.n	8015b8a <xQueueGenericSend+0x4a>
 8015b86:	2301      	movs	r3, #1
 8015b88:	e000      	b.n	8015b8c <xQueueGenericSend+0x4c>
 8015b8a:	2300      	movs	r3, #0
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d10d      	bne.n	8015bac <xQueueGenericSend+0x6c>
	__asm volatile
 8015b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b94:	b672      	cpsid	i
 8015b96:	f383 8811 	msr	BASEPRI, r3
 8015b9a:	f3bf 8f6f 	isb	sy
 8015b9e:	f3bf 8f4f 	dsb	sy
 8015ba2:	b662      	cpsie	i
 8015ba4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015ba6:	bf00      	nop
 8015ba8:	bf00      	nop
 8015baa:	e7fd      	b.n	8015ba8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015bac:	683b      	ldr	r3, [r7, #0]
 8015bae:	2b02      	cmp	r3, #2
 8015bb0:	d103      	bne.n	8015bba <xQueueGenericSend+0x7a>
 8015bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015bb6:	2b01      	cmp	r3, #1
 8015bb8:	d101      	bne.n	8015bbe <xQueueGenericSend+0x7e>
 8015bba:	2301      	movs	r3, #1
 8015bbc:	e000      	b.n	8015bc0 <xQueueGenericSend+0x80>
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d10d      	bne.n	8015be0 <xQueueGenericSend+0xa0>
	__asm volatile
 8015bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bc8:	b672      	cpsid	i
 8015bca:	f383 8811 	msr	BASEPRI, r3
 8015bce:	f3bf 8f6f 	isb	sy
 8015bd2:	f3bf 8f4f 	dsb	sy
 8015bd6:	b662      	cpsie	i
 8015bd8:	623b      	str	r3, [r7, #32]
}
 8015bda:	bf00      	nop
 8015bdc:	bf00      	nop
 8015bde:	e7fd      	b.n	8015bdc <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015be0:	f001 fa68 	bl	80170b4 <xTaskGetSchedulerState>
 8015be4:	4603      	mov	r3, r0
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d102      	bne.n	8015bf0 <xQueueGenericSend+0xb0>
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d101      	bne.n	8015bf4 <xQueueGenericSend+0xb4>
 8015bf0:	2301      	movs	r3, #1
 8015bf2:	e000      	b.n	8015bf6 <xQueueGenericSend+0xb6>
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d10d      	bne.n	8015c16 <xQueueGenericSend+0xd6>
	__asm volatile
 8015bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bfe:	b672      	cpsid	i
 8015c00:	f383 8811 	msr	BASEPRI, r3
 8015c04:	f3bf 8f6f 	isb	sy
 8015c08:	f3bf 8f4f 	dsb	sy
 8015c0c:	b662      	cpsie	i
 8015c0e:	61fb      	str	r3, [r7, #28]
}
 8015c10:	bf00      	nop
 8015c12:	bf00      	nop
 8015c14:	e7fd      	b.n	8015c12 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015c16:	f001 fc69 	bl	80174ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015c22:	429a      	cmp	r2, r3
 8015c24:	d302      	bcc.n	8015c2c <xQueueGenericSend+0xec>
 8015c26:	683b      	ldr	r3, [r7, #0]
 8015c28:	2b02      	cmp	r3, #2
 8015c2a:	d129      	bne.n	8015c80 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015c2c:	683a      	ldr	r2, [r7, #0]
 8015c2e:	68b9      	ldr	r1, [r7, #8]
 8015c30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015c32:	f000 fae5 	bl	8016200 <prvCopyDataToQueue>
 8015c36:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d010      	beq.n	8015c62 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c42:	3324      	adds	r3, #36	@ 0x24
 8015c44:	4618      	mov	r0, r3
 8015c46:	f001 f86b 	bl	8016d20 <xTaskRemoveFromEventList>
 8015c4a:	4603      	mov	r3, r0
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d013      	beq.n	8015c78 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015c50:	4b3f      	ldr	r3, [pc, #252]	@ (8015d50 <xQueueGenericSend+0x210>)
 8015c52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015c56:	601a      	str	r2, [r3, #0]
 8015c58:	f3bf 8f4f 	dsb	sy
 8015c5c:	f3bf 8f6f 	isb	sy
 8015c60:	e00a      	b.n	8015c78 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8015c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d007      	beq.n	8015c78 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015c68:	4b39      	ldr	r3, [pc, #228]	@ (8015d50 <xQueueGenericSend+0x210>)
 8015c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015c6e:	601a      	str	r2, [r3, #0]
 8015c70:	f3bf 8f4f 	dsb	sy
 8015c74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015c78:	f001 fc6e 	bl	8017558 <vPortExitCritical>
				return pdPASS;
 8015c7c:	2301      	movs	r3, #1
 8015c7e:	e063      	b.n	8015d48 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d103      	bne.n	8015c8e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015c86:	f001 fc67 	bl	8017558 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015c8a:	2300      	movs	r3, #0
 8015c8c:	e05c      	b.n	8015d48 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d106      	bne.n	8015ca2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015c94:	f107 0314 	add.w	r3, r7, #20
 8015c98:	4618      	mov	r0, r3
 8015c9a:	f001 f8a7 	bl	8016dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015c9e:	2301      	movs	r3, #1
 8015ca0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015ca2:	f001 fc59 	bl	8017558 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015ca6:	f000 fe03 	bl	80168b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015caa:	f001 fc1f 	bl	80174ec <vPortEnterCritical>
 8015cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015cb4:	b25b      	sxtb	r3, r3
 8015cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015cba:	d103      	bne.n	8015cc4 <xQueueGenericSend+0x184>
 8015cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cbe:	2200      	movs	r2, #0
 8015cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015cca:	b25b      	sxtb	r3, r3
 8015ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015cd0:	d103      	bne.n	8015cda <xQueueGenericSend+0x19a>
 8015cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cd4:	2200      	movs	r2, #0
 8015cd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015cda:	f001 fc3d 	bl	8017558 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015cde:	1d3a      	adds	r2, r7, #4
 8015ce0:	f107 0314 	add.w	r3, r7, #20
 8015ce4:	4611      	mov	r1, r2
 8015ce6:	4618      	mov	r0, r3
 8015ce8:	f001 f896 	bl	8016e18 <xTaskCheckForTimeOut>
 8015cec:	4603      	mov	r3, r0
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d124      	bne.n	8015d3c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015cf2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015cf4:	f000 fb7c 	bl	80163f0 <prvIsQueueFull>
 8015cf8:	4603      	mov	r3, r0
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d018      	beq.n	8015d30 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d00:	3310      	adds	r3, #16
 8015d02:	687a      	ldr	r2, [r7, #4]
 8015d04:	4611      	mov	r1, r2
 8015d06:	4618      	mov	r0, r3
 8015d08:	f000 ffe2 	bl	8016cd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015d0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015d0e:	f000 fb07 	bl	8016320 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015d12:	f000 fddb 	bl	80168cc <xTaskResumeAll>
 8015d16:	4603      	mov	r3, r0
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	f47f af7c 	bne.w	8015c16 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8015d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8015d50 <xQueueGenericSend+0x210>)
 8015d20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015d24:	601a      	str	r2, [r3, #0]
 8015d26:	f3bf 8f4f 	dsb	sy
 8015d2a:	f3bf 8f6f 	isb	sy
 8015d2e:	e772      	b.n	8015c16 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015d30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015d32:	f000 faf5 	bl	8016320 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015d36:	f000 fdc9 	bl	80168cc <xTaskResumeAll>
 8015d3a:	e76c      	b.n	8015c16 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015d3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015d3e:	f000 faef 	bl	8016320 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015d42:	f000 fdc3 	bl	80168cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8015d46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015d48:	4618      	mov	r0, r3
 8015d4a:	3738      	adds	r7, #56	@ 0x38
 8015d4c:	46bd      	mov	sp, r7
 8015d4e:	bd80      	pop	{r7, pc}
 8015d50:	e000ed04 	.word	0xe000ed04

08015d54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8015d54:	b580      	push	{r7, lr}
 8015d56:	b08e      	sub	sp, #56	@ 0x38
 8015d58:	af00      	add	r7, sp, #0
 8015d5a:	60f8      	str	r0, [r7, #12]
 8015d5c:	60b9      	str	r1, [r7, #8]
 8015d5e:	607a      	str	r2, [r7, #4]
 8015d60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d10d      	bne.n	8015d88 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d70:	b672      	cpsid	i
 8015d72:	f383 8811 	msr	BASEPRI, r3
 8015d76:	f3bf 8f6f 	isb	sy
 8015d7a:	f3bf 8f4f 	dsb	sy
 8015d7e:	b662      	cpsie	i
 8015d80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015d82:	bf00      	nop
 8015d84:	bf00      	nop
 8015d86:	e7fd      	b.n	8015d84 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015d88:	68bb      	ldr	r3, [r7, #8]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d103      	bne.n	8015d96 <xQueueGenericSendFromISR+0x42>
 8015d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d101      	bne.n	8015d9a <xQueueGenericSendFromISR+0x46>
 8015d96:	2301      	movs	r3, #1
 8015d98:	e000      	b.n	8015d9c <xQueueGenericSendFromISR+0x48>
 8015d9a:	2300      	movs	r3, #0
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d10d      	bne.n	8015dbc <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015da4:	b672      	cpsid	i
 8015da6:	f383 8811 	msr	BASEPRI, r3
 8015daa:	f3bf 8f6f 	isb	sy
 8015dae:	f3bf 8f4f 	dsb	sy
 8015db2:	b662      	cpsie	i
 8015db4:	623b      	str	r3, [r7, #32]
}
 8015db6:	bf00      	nop
 8015db8:	bf00      	nop
 8015dba:	e7fd      	b.n	8015db8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015dbc:	683b      	ldr	r3, [r7, #0]
 8015dbe:	2b02      	cmp	r3, #2
 8015dc0:	d103      	bne.n	8015dca <xQueueGenericSendFromISR+0x76>
 8015dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015dc6:	2b01      	cmp	r3, #1
 8015dc8:	d101      	bne.n	8015dce <xQueueGenericSendFromISR+0x7a>
 8015dca:	2301      	movs	r3, #1
 8015dcc:	e000      	b.n	8015dd0 <xQueueGenericSendFromISR+0x7c>
 8015dce:	2300      	movs	r3, #0
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d10d      	bne.n	8015df0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015dd8:	b672      	cpsid	i
 8015dda:	f383 8811 	msr	BASEPRI, r3
 8015dde:	f3bf 8f6f 	isb	sy
 8015de2:	f3bf 8f4f 	dsb	sy
 8015de6:	b662      	cpsie	i
 8015de8:	61fb      	str	r3, [r7, #28]
}
 8015dea:	bf00      	nop
 8015dec:	bf00      	nop
 8015dee:	e7fd      	b.n	8015dec <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015df0:	f001 fc64 	bl	80176bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015df4:	f3ef 8211 	mrs	r2, BASEPRI
 8015df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015dfc:	b672      	cpsid	i
 8015dfe:	f383 8811 	msr	BASEPRI, r3
 8015e02:	f3bf 8f6f 	isb	sy
 8015e06:	f3bf 8f4f 	dsb	sy
 8015e0a:	b662      	cpsie	i
 8015e0c:	61ba      	str	r2, [r7, #24]
 8015e0e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015e10:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015e1c:	429a      	cmp	r2, r3
 8015e1e:	d302      	bcc.n	8015e26 <xQueueGenericSendFromISR+0xd2>
 8015e20:	683b      	ldr	r3, [r7, #0]
 8015e22:	2b02      	cmp	r3, #2
 8015e24:	d12c      	bne.n	8015e80 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015e2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015e30:	683a      	ldr	r2, [r7, #0]
 8015e32:	68b9      	ldr	r1, [r7, #8]
 8015e34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015e36:	f000 f9e3 	bl	8016200 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015e3a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015e3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015e42:	d112      	bne.n	8015e6a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	d016      	beq.n	8015e7a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e4e:	3324      	adds	r3, #36	@ 0x24
 8015e50:	4618      	mov	r0, r3
 8015e52:	f000 ff65 	bl	8016d20 <xTaskRemoveFromEventList>
 8015e56:	4603      	mov	r3, r0
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d00e      	beq.n	8015e7a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d00b      	beq.n	8015e7a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	2201      	movs	r2, #1
 8015e66:	601a      	str	r2, [r3, #0]
 8015e68:	e007      	b.n	8015e7a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015e6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015e6e:	3301      	adds	r3, #1
 8015e70:	b2db      	uxtb	r3, r3
 8015e72:	b25a      	sxtb	r2, r3
 8015e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015e7a:	2301      	movs	r3, #1
 8015e7c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015e7e:	e001      	b.n	8015e84 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015e80:	2300      	movs	r3, #0
 8015e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8015e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e86:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015e88:	693b      	ldr	r3, [r7, #16]
 8015e8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015e8e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015e92:	4618      	mov	r0, r3
 8015e94:	3738      	adds	r7, #56	@ 0x38
 8015e96:	46bd      	mov	sp, r7
 8015e98:	bd80      	pop	{r7, pc}
	...

08015e9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015e9c:	b580      	push	{r7, lr}
 8015e9e:	b08c      	sub	sp, #48	@ 0x30
 8015ea0:	af00      	add	r7, sp, #0
 8015ea2:	60f8      	str	r0, [r7, #12]
 8015ea4:	60b9      	str	r1, [r7, #8]
 8015ea6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015ea8:	2300      	movs	r3, #0
 8015eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d10d      	bne.n	8015ed2 <xQueueReceive+0x36>
	__asm volatile
 8015eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eba:	b672      	cpsid	i
 8015ebc:	f383 8811 	msr	BASEPRI, r3
 8015ec0:	f3bf 8f6f 	isb	sy
 8015ec4:	f3bf 8f4f 	dsb	sy
 8015ec8:	b662      	cpsie	i
 8015eca:	623b      	str	r3, [r7, #32]
}
 8015ecc:	bf00      	nop
 8015ece:	bf00      	nop
 8015ed0:	e7fd      	b.n	8015ece <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015ed2:	68bb      	ldr	r3, [r7, #8]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d103      	bne.n	8015ee0 <xQueueReceive+0x44>
 8015ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d101      	bne.n	8015ee4 <xQueueReceive+0x48>
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e000      	b.n	8015ee6 <xQueueReceive+0x4a>
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d10d      	bne.n	8015f06 <xQueueReceive+0x6a>
	__asm volatile
 8015eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eee:	b672      	cpsid	i
 8015ef0:	f383 8811 	msr	BASEPRI, r3
 8015ef4:	f3bf 8f6f 	isb	sy
 8015ef8:	f3bf 8f4f 	dsb	sy
 8015efc:	b662      	cpsie	i
 8015efe:	61fb      	str	r3, [r7, #28]
}
 8015f00:	bf00      	nop
 8015f02:	bf00      	nop
 8015f04:	e7fd      	b.n	8015f02 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015f06:	f001 f8d5 	bl	80170b4 <xTaskGetSchedulerState>
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d102      	bne.n	8015f16 <xQueueReceive+0x7a>
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d101      	bne.n	8015f1a <xQueueReceive+0x7e>
 8015f16:	2301      	movs	r3, #1
 8015f18:	e000      	b.n	8015f1c <xQueueReceive+0x80>
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d10d      	bne.n	8015f3c <xQueueReceive+0xa0>
	__asm volatile
 8015f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f24:	b672      	cpsid	i
 8015f26:	f383 8811 	msr	BASEPRI, r3
 8015f2a:	f3bf 8f6f 	isb	sy
 8015f2e:	f3bf 8f4f 	dsb	sy
 8015f32:	b662      	cpsie	i
 8015f34:	61bb      	str	r3, [r7, #24]
}
 8015f36:	bf00      	nop
 8015f38:	bf00      	nop
 8015f3a:	e7fd      	b.n	8015f38 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015f3c:	f001 fad6 	bl	80174ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015f44:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d01f      	beq.n	8015f8c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015f4c:	68b9      	ldr	r1, [r7, #8]
 8015f4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015f50:	f000 f9c0 	bl	80162d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f56:	1e5a      	subs	r2, r3, #1
 8015f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f5a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f5e:	691b      	ldr	r3, [r3, #16]
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d00f      	beq.n	8015f84 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f66:	3310      	adds	r3, #16
 8015f68:	4618      	mov	r0, r3
 8015f6a:	f000 fed9 	bl	8016d20 <xTaskRemoveFromEventList>
 8015f6e:	4603      	mov	r3, r0
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d007      	beq.n	8015f84 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015f74:	4b3c      	ldr	r3, [pc, #240]	@ (8016068 <xQueueReceive+0x1cc>)
 8015f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015f7a:	601a      	str	r2, [r3, #0]
 8015f7c:	f3bf 8f4f 	dsb	sy
 8015f80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015f84:	f001 fae8 	bl	8017558 <vPortExitCritical>
				return pdPASS;
 8015f88:	2301      	movs	r3, #1
 8015f8a:	e069      	b.n	8016060 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d103      	bne.n	8015f9a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015f92:	f001 fae1 	bl	8017558 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015f96:	2300      	movs	r3, #0
 8015f98:	e062      	b.n	8016060 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d106      	bne.n	8015fae <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015fa0:	f107 0310 	add.w	r3, r7, #16
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	f000 ff21 	bl	8016dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015faa:	2301      	movs	r3, #1
 8015fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015fae:	f001 fad3 	bl	8017558 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015fb2:	f000 fc7d 	bl	80168b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015fb6:	f001 fa99 	bl	80174ec <vPortEnterCritical>
 8015fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015fc0:	b25b      	sxtb	r3, r3
 8015fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015fc6:	d103      	bne.n	8015fd0 <xQueueReceive+0x134>
 8015fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fca:	2200      	movs	r2, #0
 8015fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015fd6:	b25b      	sxtb	r3, r3
 8015fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015fdc:	d103      	bne.n	8015fe6 <xQueueReceive+0x14a>
 8015fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015fe6:	f001 fab7 	bl	8017558 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015fea:	1d3a      	adds	r2, r7, #4
 8015fec:	f107 0310 	add.w	r3, r7, #16
 8015ff0:	4611      	mov	r1, r2
 8015ff2:	4618      	mov	r0, r3
 8015ff4:	f000 ff10 	bl	8016e18 <xTaskCheckForTimeOut>
 8015ff8:	4603      	mov	r3, r0
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d123      	bne.n	8016046 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016000:	f000 f9e0 	bl	80163c4 <prvIsQueueEmpty>
 8016004:	4603      	mov	r3, r0
 8016006:	2b00      	cmp	r3, #0
 8016008:	d017      	beq.n	801603a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801600c:	3324      	adds	r3, #36	@ 0x24
 801600e:	687a      	ldr	r2, [r7, #4]
 8016010:	4611      	mov	r1, r2
 8016012:	4618      	mov	r0, r3
 8016014:	f000 fe5c 	bl	8016cd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016018:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801601a:	f000 f981 	bl	8016320 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801601e:	f000 fc55 	bl	80168cc <xTaskResumeAll>
 8016022:	4603      	mov	r3, r0
 8016024:	2b00      	cmp	r3, #0
 8016026:	d189      	bne.n	8015f3c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8016028:	4b0f      	ldr	r3, [pc, #60]	@ (8016068 <xQueueReceive+0x1cc>)
 801602a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801602e:	601a      	str	r2, [r3, #0]
 8016030:	f3bf 8f4f 	dsb	sy
 8016034:	f3bf 8f6f 	isb	sy
 8016038:	e780      	b.n	8015f3c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801603a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801603c:	f000 f970 	bl	8016320 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016040:	f000 fc44 	bl	80168cc <xTaskResumeAll>
 8016044:	e77a      	b.n	8015f3c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016048:	f000 f96a 	bl	8016320 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801604c:	f000 fc3e 	bl	80168cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016052:	f000 f9b7 	bl	80163c4 <prvIsQueueEmpty>
 8016056:	4603      	mov	r3, r0
 8016058:	2b00      	cmp	r3, #0
 801605a:	f43f af6f 	beq.w	8015f3c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801605e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016060:	4618      	mov	r0, r3
 8016062:	3730      	adds	r7, #48	@ 0x30
 8016064:	46bd      	mov	sp, r7
 8016066:	bd80      	pop	{r7, pc}
 8016068:	e000ed04 	.word	0xe000ed04

0801606c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b08e      	sub	sp, #56	@ 0x38
 8016070:	af00      	add	r7, sp, #0
 8016072:	60f8      	str	r0, [r7, #12]
 8016074:	60b9      	str	r1, [r7, #8]
 8016076:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801607e:	2b00      	cmp	r3, #0
 8016080:	d10d      	bne.n	801609e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8016082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016086:	b672      	cpsid	i
 8016088:	f383 8811 	msr	BASEPRI, r3
 801608c:	f3bf 8f6f 	isb	sy
 8016090:	f3bf 8f4f 	dsb	sy
 8016094:	b662      	cpsie	i
 8016096:	623b      	str	r3, [r7, #32]
}
 8016098:	bf00      	nop
 801609a:	bf00      	nop
 801609c:	e7fd      	b.n	801609a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801609e:	68bb      	ldr	r3, [r7, #8]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d103      	bne.n	80160ac <xQueueReceiveFromISR+0x40>
 80160a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d101      	bne.n	80160b0 <xQueueReceiveFromISR+0x44>
 80160ac:	2301      	movs	r3, #1
 80160ae:	e000      	b.n	80160b2 <xQueueReceiveFromISR+0x46>
 80160b0:	2300      	movs	r3, #0
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d10d      	bne.n	80160d2 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80160b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160ba:	b672      	cpsid	i
 80160bc:	f383 8811 	msr	BASEPRI, r3
 80160c0:	f3bf 8f6f 	isb	sy
 80160c4:	f3bf 8f4f 	dsb	sy
 80160c8:	b662      	cpsie	i
 80160ca:	61fb      	str	r3, [r7, #28]
}
 80160cc:	bf00      	nop
 80160ce:	bf00      	nop
 80160d0:	e7fd      	b.n	80160ce <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80160d2:	f001 faf3 	bl	80176bc <vPortValidateInterruptPriority>
	__asm volatile
 80160d6:	f3ef 8211 	mrs	r2, BASEPRI
 80160da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160de:	b672      	cpsid	i
 80160e0:	f383 8811 	msr	BASEPRI, r3
 80160e4:	f3bf 8f6f 	isb	sy
 80160e8:	f3bf 8f4f 	dsb	sy
 80160ec:	b662      	cpsie	i
 80160ee:	61ba      	str	r2, [r7, #24]
 80160f0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80160f2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80160f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80160f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80160fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80160fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d02f      	beq.n	8016162 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016104:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801610c:	68b9      	ldr	r1, [r7, #8]
 801610e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016110:	f000 f8e0 	bl	80162d4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016116:	1e5a      	subs	r2, r3, #1
 8016118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801611a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801611c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8016120:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016124:	d112      	bne.n	801614c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016128:	691b      	ldr	r3, [r3, #16]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d016      	beq.n	801615c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016130:	3310      	adds	r3, #16
 8016132:	4618      	mov	r0, r3
 8016134:	f000 fdf4 	bl	8016d20 <xTaskRemoveFromEventList>
 8016138:	4603      	mov	r3, r0
 801613a:	2b00      	cmp	r3, #0
 801613c:	d00e      	beq.n	801615c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d00b      	beq.n	801615c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	2201      	movs	r2, #1
 8016148:	601a      	str	r2, [r3, #0]
 801614a:	e007      	b.n	801615c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801614c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016150:	3301      	adds	r3, #1
 8016152:	b2db      	uxtb	r3, r3
 8016154:	b25a      	sxtb	r2, r3
 8016156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801615c:	2301      	movs	r3, #1
 801615e:	637b      	str	r3, [r7, #52]	@ 0x34
 8016160:	e001      	b.n	8016166 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8016162:	2300      	movs	r3, #0
 8016164:	637b      	str	r3, [r7, #52]	@ 0x34
 8016166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016168:	613b      	str	r3, [r7, #16]
	__asm volatile
 801616a:	693b      	ldr	r3, [r7, #16]
 801616c:	f383 8811 	msr	BASEPRI, r3
}
 8016170:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8016174:	4618      	mov	r0, r3
 8016176:	3738      	adds	r7, #56	@ 0x38
 8016178:	46bd      	mov	sp, r7
 801617a:	bd80      	pop	{r7, pc}

0801617c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 801617c:	b580      	push	{r7, lr}
 801617e:	b084      	sub	sp, #16
 8016180:	af00      	add	r7, sp, #0
 8016182:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2b00      	cmp	r3, #0
 8016188:	d10d      	bne.n	80161a6 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801618e:	b672      	cpsid	i
 8016190:	f383 8811 	msr	BASEPRI, r3
 8016194:	f3bf 8f6f 	isb	sy
 8016198:	f3bf 8f4f 	dsb	sy
 801619c:	b662      	cpsie	i
 801619e:	60bb      	str	r3, [r7, #8]
}
 80161a0:	bf00      	nop
 80161a2:	bf00      	nop
 80161a4:	e7fd      	b.n	80161a2 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 80161a6:	f001 f9a1 	bl	80174ec <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80161ae:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80161b0:	f001 f9d2 	bl	8017558 <vPortExitCritical>

	return uxReturn;
 80161b4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80161b6:	4618      	mov	r0, r3
 80161b8:	3710      	adds	r7, #16
 80161ba:	46bd      	mov	sp, r7
 80161bc:	bd80      	pop	{r7, pc}

080161be <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80161be:	b480      	push	{r7}
 80161c0:	b087      	sub	sp, #28
 80161c2:	af00      	add	r7, sp, #0
 80161c4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80161ca:	697b      	ldr	r3, [r7, #20]
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d10d      	bne.n	80161ec <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80161d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161d4:	b672      	cpsid	i
 80161d6:	f383 8811 	msr	BASEPRI, r3
 80161da:	f3bf 8f6f 	isb	sy
 80161de:	f3bf 8f4f 	dsb	sy
 80161e2:	b662      	cpsie	i
 80161e4:	60fb      	str	r3, [r7, #12]
}
 80161e6:	bf00      	nop
 80161e8:	bf00      	nop
 80161ea:	e7fd      	b.n	80161e8 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80161f0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80161f2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80161f4:	4618      	mov	r0, r3
 80161f6:	371c      	adds	r7, #28
 80161f8:	46bd      	mov	sp, r7
 80161fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161fe:	4770      	bx	lr

08016200 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016200:	b580      	push	{r7, lr}
 8016202:	b086      	sub	sp, #24
 8016204:	af00      	add	r7, sp, #0
 8016206:	60f8      	str	r0, [r7, #12]
 8016208:	60b9      	str	r1, [r7, #8]
 801620a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801620c:	2300      	movs	r3, #0
 801620e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016214:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801621a:	2b00      	cmp	r3, #0
 801621c:	d10d      	bne.n	801623a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801621e:	68fb      	ldr	r3, [r7, #12]
 8016220:	681b      	ldr	r3, [r3, #0]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d14d      	bne.n	80162c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016226:	68fb      	ldr	r3, [r7, #12]
 8016228:	689b      	ldr	r3, [r3, #8]
 801622a:	4618      	mov	r0, r3
 801622c:	f000 ff60 	bl	80170f0 <xTaskPriorityDisinherit>
 8016230:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	2200      	movs	r2, #0
 8016236:	609a      	str	r2, [r3, #8]
 8016238:	e043      	b.n	80162c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d119      	bne.n	8016274 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016240:	68fb      	ldr	r3, [r7, #12]
 8016242:	6858      	ldr	r0, [r3, #4]
 8016244:	68fb      	ldr	r3, [r7, #12]
 8016246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016248:	461a      	mov	r2, r3
 801624a:	68b9      	ldr	r1, [r7, #8]
 801624c:	f002 f852 	bl	80182f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016250:	68fb      	ldr	r3, [r7, #12]
 8016252:	685a      	ldr	r2, [r3, #4]
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016258:	441a      	add	r2, r3
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	685a      	ldr	r2, [r3, #4]
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	689b      	ldr	r3, [r3, #8]
 8016266:	429a      	cmp	r2, r3
 8016268:	d32b      	bcc.n	80162c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	681a      	ldr	r2, [r3, #0]
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	605a      	str	r2, [r3, #4]
 8016272:	e026      	b.n	80162c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	68d8      	ldr	r0, [r3, #12]
 8016278:	68fb      	ldr	r3, [r7, #12]
 801627a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801627c:	461a      	mov	r2, r3
 801627e:	68b9      	ldr	r1, [r7, #8]
 8016280:	f002 f838 	bl	80182f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	68da      	ldr	r2, [r3, #12]
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801628c:	425b      	negs	r3, r3
 801628e:	441a      	add	r2, r3
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	68da      	ldr	r2, [r3, #12]
 8016298:	68fb      	ldr	r3, [r7, #12]
 801629a:	681b      	ldr	r3, [r3, #0]
 801629c:	429a      	cmp	r2, r3
 801629e:	d207      	bcs.n	80162b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80162a0:	68fb      	ldr	r3, [r7, #12]
 80162a2:	689a      	ldr	r2, [r3, #8]
 80162a4:	68fb      	ldr	r3, [r7, #12]
 80162a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80162a8:	425b      	negs	r3, r3
 80162aa:	441a      	add	r2, r3
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2b02      	cmp	r3, #2
 80162b4:	d105      	bne.n	80162c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80162b6:	693b      	ldr	r3, [r7, #16]
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	d002      	beq.n	80162c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80162bc:	693b      	ldr	r3, [r7, #16]
 80162be:	3b01      	subs	r3, #1
 80162c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80162c2:	693b      	ldr	r3, [r7, #16]
 80162c4:	1c5a      	adds	r2, r3, #1
 80162c6:	68fb      	ldr	r3, [r7, #12]
 80162c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80162ca:	697b      	ldr	r3, [r7, #20]
}
 80162cc:	4618      	mov	r0, r3
 80162ce:	3718      	adds	r7, #24
 80162d0:	46bd      	mov	sp, r7
 80162d2:	bd80      	pop	{r7, pc}

080162d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b082      	sub	sp, #8
 80162d8:	af00      	add	r7, sp, #0
 80162da:	6078      	str	r0, [r7, #4]
 80162dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d018      	beq.n	8016318 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	68da      	ldr	r2, [r3, #12]
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80162ee:	441a      	add	r2, r3
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	68da      	ldr	r2, [r3, #12]
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	689b      	ldr	r3, [r3, #8]
 80162fc:	429a      	cmp	r2, r3
 80162fe:	d303      	bcc.n	8016308 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	681a      	ldr	r2, [r3, #0]
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	68d9      	ldr	r1, [r3, #12]
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016310:	461a      	mov	r2, r3
 8016312:	6838      	ldr	r0, [r7, #0]
 8016314:	f001 ffee 	bl	80182f4 <memcpy>
	}
}
 8016318:	bf00      	nop
 801631a:	3708      	adds	r7, #8
 801631c:	46bd      	mov	sp, r7
 801631e:	bd80      	pop	{r7, pc}

08016320 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016320:	b580      	push	{r7, lr}
 8016322:	b084      	sub	sp, #16
 8016324:	af00      	add	r7, sp, #0
 8016326:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8016328:	f001 f8e0 	bl	80174ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016332:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016334:	e011      	b.n	801635a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801633a:	2b00      	cmp	r3, #0
 801633c:	d012      	beq.n	8016364 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	3324      	adds	r3, #36	@ 0x24
 8016342:	4618      	mov	r0, r3
 8016344:	f000 fcec 	bl	8016d20 <xTaskRemoveFromEventList>
 8016348:	4603      	mov	r3, r0
 801634a:	2b00      	cmp	r3, #0
 801634c:	d001      	beq.n	8016352 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801634e:	f000 fdcb 	bl	8016ee8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016352:	7bfb      	ldrb	r3, [r7, #15]
 8016354:	3b01      	subs	r3, #1
 8016356:	b2db      	uxtb	r3, r3
 8016358:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801635a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801635e:	2b00      	cmp	r3, #0
 8016360:	dce9      	bgt.n	8016336 <prvUnlockQueue+0x16>
 8016362:	e000      	b.n	8016366 <prvUnlockQueue+0x46>
					break;
 8016364:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	22ff      	movs	r2, #255	@ 0xff
 801636a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801636e:	f001 f8f3 	bl	8017558 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016372:	f001 f8bb 	bl	80174ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801637c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801637e:	e011      	b.n	80163a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	691b      	ldr	r3, [r3, #16]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d012      	beq.n	80163ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	3310      	adds	r3, #16
 801638c:	4618      	mov	r0, r3
 801638e:	f000 fcc7 	bl	8016d20 <xTaskRemoveFromEventList>
 8016392:	4603      	mov	r3, r0
 8016394:	2b00      	cmp	r3, #0
 8016396:	d001      	beq.n	801639c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8016398:	f000 fda6 	bl	8016ee8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801639c:	7bbb      	ldrb	r3, [r7, #14]
 801639e:	3b01      	subs	r3, #1
 80163a0:	b2db      	uxtb	r3, r3
 80163a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80163a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	dce9      	bgt.n	8016380 <prvUnlockQueue+0x60>
 80163ac:	e000      	b.n	80163b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80163ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	22ff      	movs	r2, #255	@ 0xff
 80163b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80163b8:	f001 f8ce 	bl	8017558 <vPortExitCritical>
}
 80163bc:	bf00      	nop
 80163be:	3710      	adds	r7, #16
 80163c0:	46bd      	mov	sp, r7
 80163c2:	bd80      	pop	{r7, pc}

080163c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80163c4:	b580      	push	{r7, lr}
 80163c6:	b084      	sub	sp, #16
 80163c8:	af00      	add	r7, sp, #0
 80163ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80163cc:	f001 f88e 	bl	80174ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d102      	bne.n	80163de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80163d8:	2301      	movs	r3, #1
 80163da:	60fb      	str	r3, [r7, #12]
 80163dc:	e001      	b.n	80163e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80163de:	2300      	movs	r3, #0
 80163e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80163e2:	f001 f8b9 	bl	8017558 <vPortExitCritical>

	return xReturn;
 80163e6:	68fb      	ldr	r3, [r7, #12]
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	3710      	adds	r7, #16
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}

080163f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80163f0:	b580      	push	{r7, lr}
 80163f2:	b084      	sub	sp, #16
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80163f8:	f001 f878 	bl	80174ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016404:	429a      	cmp	r2, r3
 8016406:	d102      	bne.n	801640e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8016408:	2301      	movs	r3, #1
 801640a:	60fb      	str	r3, [r7, #12]
 801640c:	e001      	b.n	8016412 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801640e:	2300      	movs	r3, #0
 8016410:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016412:	f001 f8a1 	bl	8017558 <vPortExitCritical>

	return xReturn;
 8016416:	68fb      	ldr	r3, [r7, #12]
}
 8016418:	4618      	mov	r0, r3
 801641a:	3710      	adds	r7, #16
 801641c:	46bd      	mov	sp, r7
 801641e:	bd80      	pop	{r7, pc}

08016420 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8016420:	b580      	push	{r7, lr}
 8016422:	b08e      	sub	sp, #56	@ 0x38
 8016424:	af04      	add	r7, sp, #16
 8016426:	60f8      	str	r0, [r7, #12]
 8016428:	60b9      	str	r1, [r7, #8]
 801642a:	607a      	str	r2, [r7, #4]
 801642c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801642e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016430:	2b00      	cmp	r3, #0
 8016432:	d10d      	bne.n	8016450 <xTaskCreateStatic+0x30>
	__asm volatile
 8016434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016438:	b672      	cpsid	i
 801643a:	f383 8811 	msr	BASEPRI, r3
 801643e:	f3bf 8f6f 	isb	sy
 8016442:	f3bf 8f4f 	dsb	sy
 8016446:	b662      	cpsie	i
 8016448:	623b      	str	r3, [r7, #32]
}
 801644a:	bf00      	nop
 801644c:	bf00      	nop
 801644e:	e7fd      	b.n	801644c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8016450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016452:	2b00      	cmp	r3, #0
 8016454:	d10d      	bne.n	8016472 <xTaskCreateStatic+0x52>
	__asm volatile
 8016456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801645a:	b672      	cpsid	i
 801645c:	f383 8811 	msr	BASEPRI, r3
 8016460:	f3bf 8f6f 	isb	sy
 8016464:	f3bf 8f4f 	dsb	sy
 8016468:	b662      	cpsie	i
 801646a:	61fb      	str	r3, [r7, #28]
}
 801646c:	bf00      	nop
 801646e:	bf00      	nop
 8016470:	e7fd      	b.n	801646e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8016472:	2358      	movs	r3, #88	@ 0x58
 8016474:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016476:	693b      	ldr	r3, [r7, #16]
 8016478:	2b58      	cmp	r3, #88	@ 0x58
 801647a:	d00d      	beq.n	8016498 <xTaskCreateStatic+0x78>
	__asm volatile
 801647c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016480:	b672      	cpsid	i
 8016482:	f383 8811 	msr	BASEPRI, r3
 8016486:	f3bf 8f6f 	isb	sy
 801648a:	f3bf 8f4f 	dsb	sy
 801648e:	b662      	cpsie	i
 8016490:	61bb      	str	r3, [r7, #24]
}
 8016492:	bf00      	nop
 8016494:	bf00      	nop
 8016496:	e7fd      	b.n	8016494 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016498:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801649a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801649c:	2b00      	cmp	r3, #0
 801649e:	d01e      	beq.n	80164de <xTaskCreateStatic+0xbe>
 80164a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d01b      	beq.n	80164de <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80164a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80164aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80164ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80164b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164b2:	2202      	movs	r2, #2
 80164b4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80164b8:	2300      	movs	r3, #0
 80164ba:	9303      	str	r3, [sp, #12]
 80164bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164be:	9302      	str	r3, [sp, #8]
 80164c0:	f107 0314 	add.w	r3, r7, #20
 80164c4:	9301      	str	r3, [sp, #4]
 80164c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164c8:	9300      	str	r3, [sp, #0]
 80164ca:	683b      	ldr	r3, [r7, #0]
 80164cc:	687a      	ldr	r2, [r7, #4]
 80164ce:	68b9      	ldr	r1, [r7, #8]
 80164d0:	68f8      	ldr	r0, [r7, #12]
 80164d2:	f000 f850 	bl	8016576 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80164d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80164d8:	f000 f8e2 	bl	80166a0 <prvAddNewTaskToReadyList>
 80164dc:	e001      	b.n	80164e2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80164de:	2300      	movs	r3, #0
 80164e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80164e2:	697b      	ldr	r3, [r7, #20]
	}
 80164e4:	4618      	mov	r0, r3
 80164e6:	3728      	adds	r7, #40	@ 0x28
 80164e8:	46bd      	mov	sp, r7
 80164ea:	bd80      	pop	{r7, pc}

080164ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80164ec:	b580      	push	{r7, lr}
 80164ee:	b08c      	sub	sp, #48	@ 0x30
 80164f0:	af04      	add	r7, sp, #16
 80164f2:	60f8      	str	r0, [r7, #12]
 80164f4:	60b9      	str	r1, [r7, #8]
 80164f6:	603b      	str	r3, [r7, #0]
 80164f8:	4613      	mov	r3, r2
 80164fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80164fc:	88fb      	ldrh	r3, [r7, #6]
 80164fe:	009b      	lsls	r3, r3, #2
 8016500:	4618      	mov	r0, r3
 8016502:	f001 f921 	bl	8017748 <pvPortMalloc>
 8016506:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016508:	697b      	ldr	r3, [r7, #20]
 801650a:	2b00      	cmp	r3, #0
 801650c:	d00e      	beq.n	801652c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801650e:	2058      	movs	r0, #88	@ 0x58
 8016510:	f001 f91a 	bl	8017748 <pvPortMalloc>
 8016514:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8016516:	69fb      	ldr	r3, [r7, #28]
 8016518:	2b00      	cmp	r3, #0
 801651a:	d003      	beq.n	8016524 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801651c:	69fb      	ldr	r3, [r7, #28]
 801651e:	697a      	ldr	r2, [r7, #20]
 8016520:	631a      	str	r2, [r3, #48]	@ 0x30
 8016522:	e005      	b.n	8016530 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8016524:	6978      	ldr	r0, [r7, #20]
 8016526:	f001 f9e1 	bl	80178ec <vPortFree>
 801652a:	e001      	b.n	8016530 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801652c:	2300      	movs	r3, #0
 801652e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016530:	69fb      	ldr	r3, [r7, #28]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d017      	beq.n	8016566 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016536:	69fb      	ldr	r3, [r7, #28]
 8016538:	2200      	movs	r2, #0
 801653a:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801653e:	88fa      	ldrh	r2, [r7, #6]
 8016540:	2300      	movs	r3, #0
 8016542:	9303      	str	r3, [sp, #12]
 8016544:	69fb      	ldr	r3, [r7, #28]
 8016546:	9302      	str	r3, [sp, #8]
 8016548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801654a:	9301      	str	r3, [sp, #4]
 801654c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801654e:	9300      	str	r3, [sp, #0]
 8016550:	683b      	ldr	r3, [r7, #0]
 8016552:	68b9      	ldr	r1, [r7, #8]
 8016554:	68f8      	ldr	r0, [r7, #12]
 8016556:	f000 f80e 	bl	8016576 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801655a:	69f8      	ldr	r0, [r7, #28]
 801655c:	f000 f8a0 	bl	80166a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016560:	2301      	movs	r3, #1
 8016562:	61bb      	str	r3, [r7, #24]
 8016564:	e002      	b.n	801656c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016566:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801656a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801656c:	69bb      	ldr	r3, [r7, #24]
	}
 801656e:	4618      	mov	r0, r3
 8016570:	3720      	adds	r7, #32
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}

08016576 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016576:	b580      	push	{r7, lr}
 8016578:	b088      	sub	sp, #32
 801657a:	af00      	add	r7, sp, #0
 801657c:	60f8      	str	r0, [r7, #12]
 801657e:	60b9      	str	r1, [r7, #8]
 8016580:	607a      	str	r2, [r7, #4]
 8016582:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016586:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	009b      	lsls	r3, r3, #2
 801658c:	461a      	mov	r2, r3
 801658e:	21a5      	movs	r1, #165	@ 0xa5
 8016590:	f001 fe6c 	bl	801826c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016596:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016598:	6879      	ldr	r1, [r7, #4]
 801659a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801659e:	440b      	add	r3, r1
 80165a0:	009b      	lsls	r3, r3, #2
 80165a2:	4413      	add	r3, r2
 80165a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80165a6:	69bb      	ldr	r3, [r7, #24]
 80165a8:	f023 0307 	bic.w	r3, r3, #7
 80165ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80165ae:	69bb      	ldr	r3, [r7, #24]
 80165b0:	f003 0307 	and.w	r3, r3, #7
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d00d      	beq.n	80165d4 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80165b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165bc:	b672      	cpsid	i
 80165be:	f383 8811 	msr	BASEPRI, r3
 80165c2:	f3bf 8f6f 	isb	sy
 80165c6:	f3bf 8f4f 	dsb	sy
 80165ca:	b662      	cpsie	i
 80165cc:	617b      	str	r3, [r7, #20]
}
 80165ce:	bf00      	nop
 80165d0:	bf00      	nop
 80165d2:	e7fd      	b.n	80165d0 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80165d4:	68bb      	ldr	r3, [r7, #8]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d01f      	beq.n	801661a <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80165da:	2300      	movs	r3, #0
 80165dc:	61fb      	str	r3, [r7, #28]
 80165de:	e012      	b.n	8016606 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80165e0:	68ba      	ldr	r2, [r7, #8]
 80165e2:	69fb      	ldr	r3, [r7, #28]
 80165e4:	4413      	add	r3, r2
 80165e6:	7819      	ldrb	r1, [r3, #0]
 80165e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80165ea:	69fb      	ldr	r3, [r7, #28]
 80165ec:	4413      	add	r3, r2
 80165ee:	3334      	adds	r3, #52	@ 0x34
 80165f0:	460a      	mov	r2, r1
 80165f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80165f4:	68ba      	ldr	r2, [r7, #8]
 80165f6:	69fb      	ldr	r3, [r7, #28]
 80165f8:	4413      	add	r3, r2
 80165fa:	781b      	ldrb	r3, [r3, #0]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d006      	beq.n	801660e <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016600:	69fb      	ldr	r3, [r7, #28]
 8016602:	3301      	adds	r3, #1
 8016604:	61fb      	str	r3, [r7, #28]
 8016606:	69fb      	ldr	r3, [r7, #28]
 8016608:	2b0f      	cmp	r3, #15
 801660a:	d9e9      	bls.n	80165e0 <prvInitialiseNewTask+0x6a>
 801660c:	e000      	b.n	8016610 <prvInitialiseNewTask+0x9a>
			{
				break;
 801660e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016612:	2200      	movs	r2, #0
 8016614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016618:	e003      	b.n	8016622 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801661c:	2200      	movs	r2, #0
 801661e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016624:	2b06      	cmp	r3, #6
 8016626:	d901      	bls.n	801662c <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016628:	2306      	movs	r3, #6
 801662a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801662c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801662e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016630:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016636:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8016638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801663a:	2200      	movs	r2, #0
 801663c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016640:	3304      	adds	r3, #4
 8016642:	4618      	mov	r0, r3
 8016644:	f7ff f892 	bl	801576c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801664a:	3318      	adds	r3, #24
 801664c:	4618      	mov	r0, r3
 801664e:	f7ff f88d 	bl	801576c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016656:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801665a:	f1c3 0207 	rsb	r2, r3, #7
 801665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016660:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016666:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801666a:	2200      	movs	r2, #0
 801666c:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016670:	2200      	movs	r2, #0
 8016672:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016676:	2200      	movs	r2, #0
 8016678:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801667c:	683a      	ldr	r2, [r7, #0]
 801667e:	68f9      	ldr	r1, [r7, #12]
 8016680:	69b8      	ldr	r0, [r7, #24]
 8016682:	f000 fe27 	bl	80172d4 <pxPortInitialiseStack>
 8016686:	4602      	mov	r2, r0
 8016688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801668a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801668c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801668e:	2b00      	cmp	r3, #0
 8016690:	d002      	beq.n	8016698 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016696:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016698:	bf00      	nop
 801669a:	3720      	adds	r7, #32
 801669c:	46bd      	mov	sp, r7
 801669e:	bd80      	pop	{r7, pc}

080166a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80166a0:	b580      	push	{r7, lr}
 80166a2:	b082      	sub	sp, #8
 80166a4:	af00      	add	r7, sp, #0
 80166a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80166a8:	f000 ff20 	bl	80174ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80166ac:	4b2a      	ldr	r3, [pc, #168]	@ (8016758 <prvAddNewTaskToReadyList+0xb8>)
 80166ae:	681b      	ldr	r3, [r3, #0]
 80166b0:	3301      	adds	r3, #1
 80166b2:	4a29      	ldr	r2, [pc, #164]	@ (8016758 <prvAddNewTaskToReadyList+0xb8>)
 80166b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80166b6:	4b29      	ldr	r3, [pc, #164]	@ (801675c <prvAddNewTaskToReadyList+0xbc>)
 80166b8:	681b      	ldr	r3, [r3, #0]
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d109      	bne.n	80166d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80166be:	4a27      	ldr	r2, [pc, #156]	@ (801675c <prvAddNewTaskToReadyList+0xbc>)
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80166c4:	4b24      	ldr	r3, [pc, #144]	@ (8016758 <prvAddNewTaskToReadyList+0xb8>)
 80166c6:	681b      	ldr	r3, [r3, #0]
 80166c8:	2b01      	cmp	r3, #1
 80166ca:	d110      	bne.n	80166ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80166cc:	f000 fc32 	bl	8016f34 <prvInitialiseTaskLists>
 80166d0:	e00d      	b.n	80166ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80166d2:	4b23      	ldr	r3, [pc, #140]	@ (8016760 <prvAddNewTaskToReadyList+0xc0>)
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d109      	bne.n	80166ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80166da:	4b20      	ldr	r3, [pc, #128]	@ (801675c <prvAddNewTaskToReadyList+0xbc>)
 80166dc:	681b      	ldr	r3, [r3, #0]
 80166de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166e4:	429a      	cmp	r2, r3
 80166e6:	d802      	bhi.n	80166ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80166e8:	4a1c      	ldr	r2, [pc, #112]	@ (801675c <prvAddNewTaskToReadyList+0xbc>)
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80166ee:	4b1d      	ldr	r3, [pc, #116]	@ (8016764 <prvAddNewTaskToReadyList+0xc4>)
 80166f0:	681b      	ldr	r3, [r3, #0]
 80166f2:	3301      	adds	r3, #1
 80166f4:	4a1b      	ldr	r2, [pc, #108]	@ (8016764 <prvAddNewTaskToReadyList+0xc4>)
 80166f6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166fc:	2201      	movs	r2, #1
 80166fe:	409a      	lsls	r2, r3
 8016700:	4b19      	ldr	r3, [pc, #100]	@ (8016768 <prvAddNewTaskToReadyList+0xc8>)
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	4313      	orrs	r3, r2
 8016706:	4a18      	ldr	r2, [pc, #96]	@ (8016768 <prvAddNewTaskToReadyList+0xc8>)
 8016708:	6013      	str	r3, [r2, #0]
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801670e:	4613      	mov	r3, r2
 8016710:	009b      	lsls	r3, r3, #2
 8016712:	4413      	add	r3, r2
 8016714:	009b      	lsls	r3, r3, #2
 8016716:	4a15      	ldr	r2, [pc, #84]	@ (801676c <prvAddNewTaskToReadyList+0xcc>)
 8016718:	441a      	add	r2, r3
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	3304      	adds	r3, #4
 801671e:	4619      	mov	r1, r3
 8016720:	4610      	mov	r0, r2
 8016722:	f7ff f830 	bl	8015786 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8016726:	f000 ff17 	bl	8017558 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801672a:	4b0d      	ldr	r3, [pc, #52]	@ (8016760 <prvAddNewTaskToReadyList+0xc0>)
 801672c:	681b      	ldr	r3, [r3, #0]
 801672e:	2b00      	cmp	r3, #0
 8016730:	d00e      	beq.n	8016750 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016732:	4b0a      	ldr	r3, [pc, #40]	@ (801675c <prvAddNewTaskToReadyList+0xbc>)
 8016734:	681b      	ldr	r3, [r3, #0]
 8016736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801673c:	429a      	cmp	r2, r3
 801673e:	d207      	bcs.n	8016750 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016740:	4b0b      	ldr	r3, [pc, #44]	@ (8016770 <prvAddNewTaskToReadyList+0xd0>)
 8016742:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016746:	601a      	str	r2, [r3, #0]
 8016748:	f3bf 8f4f 	dsb	sy
 801674c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016750:	bf00      	nop
 8016752:	3708      	adds	r7, #8
 8016754:	46bd      	mov	sp, r7
 8016756:	bd80      	pop	{r7, pc}
 8016758:	20013b40 	.word	0x20013b40
 801675c:	20013a40 	.word	0x20013a40
 8016760:	20013b4c 	.word	0x20013b4c
 8016764:	20013b5c 	.word	0x20013b5c
 8016768:	20013b48 	.word	0x20013b48
 801676c:	20013a44 	.word	0x20013a44
 8016770:	e000ed04 	.word	0xe000ed04

08016774 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016774:	b580      	push	{r7, lr}
 8016776:	b084      	sub	sp, #16
 8016778:	af00      	add	r7, sp, #0
 801677a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801677c:	2300      	movs	r3, #0
 801677e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d01a      	beq.n	80167bc <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016786:	4b15      	ldr	r3, [pc, #84]	@ (80167dc <vTaskDelay+0x68>)
 8016788:	681b      	ldr	r3, [r3, #0]
 801678a:	2b00      	cmp	r3, #0
 801678c:	d00d      	beq.n	80167aa <vTaskDelay+0x36>
	__asm volatile
 801678e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016792:	b672      	cpsid	i
 8016794:	f383 8811 	msr	BASEPRI, r3
 8016798:	f3bf 8f6f 	isb	sy
 801679c:	f3bf 8f4f 	dsb	sy
 80167a0:	b662      	cpsie	i
 80167a2:	60bb      	str	r3, [r7, #8]
}
 80167a4:	bf00      	nop
 80167a6:	bf00      	nop
 80167a8:	e7fd      	b.n	80167a6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80167aa:	f000 f881 	bl	80168b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80167ae:	2100      	movs	r1, #0
 80167b0:	6878      	ldr	r0, [r7, #4]
 80167b2:	f000 fd29 	bl	8017208 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80167b6:	f000 f889 	bl	80168cc <xTaskResumeAll>
 80167ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d107      	bne.n	80167d2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80167c2:	4b07      	ldr	r3, [pc, #28]	@ (80167e0 <vTaskDelay+0x6c>)
 80167c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80167c8:	601a      	str	r2, [r3, #0]
 80167ca:	f3bf 8f4f 	dsb	sy
 80167ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80167d2:	bf00      	nop
 80167d4:	3710      	adds	r7, #16
 80167d6:	46bd      	mov	sp, r7
 80167d8:	bd80      	pop	{r7, pc}
 80167da:	bf00      	nop
 80167dc:	20013b68 	.word	0x20013b68
 80167e0:	e000ed04 	.word	0xe000ed04

080167e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80167e4:	b580      	push	{r7, lr}
 80167e6:	b08a      	sub	sp, #40	@ 0x28
 80167e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80167ea:	2300      	movs	r3, #0
 80167ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80167ee:	2300      	movs	r3, #0
 80167f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80167f2:	463a      	mov	r2, r7
 80167f4:	1d39      	adds	r1, r7, #4
 80167f6:	f107 0308 	add.w	r3, r7, #8
 80167fa:	4618      	mov	r0, r3
 80167fc:	f7e9 feb8 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016800:	6839      	ldr	r1, [r7, #0]
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	68ba      	ldr	r2, [r7, #8]
 8016806:	9202      	str	r2, [sp, #8]
 8016808:	9301      	str	r3, [sp, #4]
 801680a:	2300      	movs	r3, #0
 801680c:	9300      	str	r3, [sp, #0]
 801680e:	2300      	movs	r3, #0
 8016810:	460a      	mov	r2, r1
 8016812:	4921      	ldr	r1, [pc, #132]	@ (8016898 <vTaskStartScheduler+0xb4>)
 8016814:	4821      	ldr	r0, [pc, #132]	@ (801689c <vTaskStartScheduler+0xb8>)
 8016816:	f7ff fe03 	bl	8016420 <xTaskCreateStatic>
 801681a:	4603      	mov	r3, r0
 801681c:	4a20      	ldr	r2, [pc, #128]	@ (80168a0 <vTaskStartScheduler+0xbc>)
 801681e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016820:	4b1f      	ldr	r3, [pc, #124]	@ (80168a0 <vTaskStartScheduler+0xbc>)
 8016822:	681b      	ldr	r3, [r3, #0]
 8016824:	2b00      	cmp	r3, #0
 8016826:	d002      	beq.n	801682e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8016828:	2301      	movs	r3, #1
 801682a:	617b      	str	r3, [r7, #20]
 801682c:	e001      	b.n	8016832 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801682e:	2300      	movs	r3, #0
 8016830:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016832:	697b      	ldr	r3, [r7, #20]
 8016834:	2b01      	cmp	r3, #1
 8016836:	d118      	bne.n	801686a <vTaskStartScheduler+0x86>
	__asm volatile
 8016838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801683c:	b672      	cpsid	i
 801683e:	f383 8811 	msr	BASEPRI, r3
 8016842:	f3bf 8f6f 	isb	sy
 8016846:	f3bf 8f4f 	dsb	sy
 801684a:	b662      	cpsie	i
 801684c:	613b      	str	r3, [r7, #16]
}
 801684e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8016850:	4b14      	ldr	r3, [pc, #80]	@ (80168a4 <vTaskStartScheduler+0xc0>)
 8016852:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016856:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016858:	4b13      	ldr	r3, [pc, #76]	@ (80168a8 <vTaskStartScheduler+0xc4>)
 801685a:	2201      	movs	r2, #1
 801685c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801685e:	4b13      	ldr	r3, [pc, #76]	@ (80168ac <vTaskStartScheduler+0xc8>)
 8016860:	2200      	movs	r2, #0
 8016862:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016864:	f000 fdc4 	bl	80173f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016868:	e011      	b.n	801688e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801686a:	697b      	ldr	r3, [r7, #20]
 801686c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016870:	d10d      	bne.n	801688e <vTaskStartScheduler+0xaa>
	__asm volatile
 8016872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016876:	b672      	cpsid	i
 8016878:	f383 8811 	msr	BASEPRI, r3
 801687c:	f3bf 8f6f 	isb	sy
 8016880:	f3bf 8f4f 	dsb	sy
 8016884:	b662      	cpsie	i
 8016886:	60fb      	str	r3, [r7, #12]
}
 8016888:	bf00      	nop
 801688a:	bf00      	nop
 801688c:	e7fd      	b.n	801688a <vTaskStartScheduler+0xa6>
}
 801688e:	bf00      	nop
 8016890:	3718      	adds	r7, #24
 8016892:	46bd      	mov	sp, r7
 8016894:	bd80      	pop	{r7, pc}
 8016896:	bf00      	nop
 8016898:	08018430 	.word	0x08018430
 801689c:	08016f01 	.word	0x08016f01
 80168a0:	20013b64 	.word	0x20013b64
 80168a4:	20013b60 	.word	0x20013b60
 80168a8:	20013b4c 	.word	0x20013b4c
 80168ac:	20013b44 	.word	0x20013b44

080168b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80168b0:	b480      	push	{r7}
 80168b2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80168b4:	4b04      	ldr	r3, [pc, #16]	@ (80168c8 <vTaskSuspendAll+0x18>)
 80168b6:	681b      	ldr	r3, [r3, #0]
 80168b8:	3301      	adds	r3, #1
 80168ba:	4a03      	ldr	r2, [pc, #12]	@ (80168c8 <vTaskSuspendAll+0x18>)
 80168bc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80168be:	bf00      	nop
 80168c0:	46bd      	mov	sp, r7
 80168c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168c6:	4770      	bx	lr
 80168c8:	20013b68 	.word	0x20013b68

080168cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80168cc:	b580      	push	{r7, lr}
 80168ce:	b084      	sub	sp, #16
 80168d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80168d2:	2300      	movs	r3, #0
 80168d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80168d6:	2300      	movs	r3, #0
 80168d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80168da:	4b43      	ldr	r3, [pc, #268]	@ (80169e8 <xTaskResumeAll+0x11c>)
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d10d      	bne.n	80168fe <xTaskResumeAll+0x32>
	__asm volatile
 80168e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168e6:	b672      	cpsid	i
 80168e8:	f383 8811 	msr	BASEPRI, r3
 80168ec:	f3bf 8f6f 	isb	sy
 80168f0:	f3bf 8f4f 	dsb	sy
 80168f4:	b662      	cpsie	i
 80168f6:	603b      	str	r3, [r7, #0]
}
 80168f8:	bf00      	nop
 80168fa:	bf00      	nop
 80168fc:	e7fd      	b.n	80168fa <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80168fe:	f000 fdf5 	bl	80174ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016902:	4b39      	ldr	r3, [pc, #228]	@ (80169e8 <xTaskResumeAll+0x11c>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	3b01      	subs	r3, #1
 8016908:	4a37      	ldr	r2, [pc, #220]	@ (80169e8 <xTaskResumeAll+0x11c>)
 801690a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801690c:	4b36      	ldr	r3, [pc, #216]	@ (80169e8 <xTaskResumeAll+0x11c>)
 801690e:	681b      	ldr	r3, [r3, #0]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d161      	bne.n	80169d8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016914:	4b35      	ldr	r3, [pc, #212]	@ (80169ec <xTaskResumeAll+0x120>)
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d05d      	beq.n	80169d8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801691c:	e02e      	b.n	801697c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801691e:	4b34      	ldr	r3, [pc, #208]	@ (80169f0 <xTaskResumeAll+0x124>)
 8016920:	68db      	ldr	r3, [r3, #12]
 8016922:	68db      	ldr	r3, [r3, #12]
 8016924:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016926:	68fb      	ldr	r3, [r7, #12]
 8016928:	3318      	adds	r3, #24
 801692a:	4618      	mov	r0, r3
 801692c:	f7fe ff88 	bl	8015840 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	3304      	adds	r3, #4
 8016934:	4618      	mov	r0, r3
 8016936:	f7fe ff83 	bl	8015840 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801693e:	2201      	movs	r2, #1
 8016940:	409a      	lsls	r2, r3
 8016942:	4b2c      	ldr	r3, [pc, #176]	@ (80169f4 <xTaskResumeAll+0x128>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	4313      	orrs	r3, r2
 8016948:	4a2a      	ldr	r2, [pc, #168]	@ (80169f4 <xTaskResumeAll+0x128>)
 801694a:	6013      	str	r3, [r2, #0]
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016950:	4613      	mov	r3, r2
 8016952:	009b      	lsls	r3, r3, #2
 8016954:	4413      	add	r3, r2
 8016956:	009b      	lsls	r3, r3, #2
 8016958:	4a27      	ldr	r2, [pc, #156]	@ (80169f8 <xTaskResumeAll+0x12c>)
 801695a:	441a      	add	r2, r3
 801695c:	68fb      	ldr	r3, [r7, #12]
 801695e:	3304      	adds	r3, #4
 8016960:	4619      	mov	r1, r3
 8016962:	4610      	mov	r0, r2
 8016964:	f7fe ff0f 	bl	8015786 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016968:	68fb      	ldr	r3, [r7, #12]
 801696a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801696c:	4b23      	ldr	r3, [pc, #140]	@ (80169fc <xTaskResumeAll+0x130>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016972:	429a      	cmp	r2, r3
 8016974:	d302      	bcc.n	801697c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8016976:	4b22      	ldr	r3, [pc, #136]	@ (8016a00 <xTaskResumeAll+0x134>)
 8016978:	2201      	movs	r2, #1
 801697a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801697c:	4b1c      	ldr	r3, [pc, #112]	@ (80169f0 <xTaskResumeAll+0x124>)
 801697e:	681b      	ldr	r3, [r3, #0]
 8016980:	2b00      	cmp	r3, #0
 8016982:	d1cc      	bne.n	801691e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	2b00      	cmp	r3, #0
 8016988:	d001      	beq.n	801698e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801698a:	f000 fb73 	bl	8017074 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801698e:	4b1d      	ldr	r3, [pc, #116]	@ (8016a04 <xTaskResumeAll+0x138>)
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2b00      	cmp	r3, #0
 8016998:	d010      	beq.n	80169bc <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801699a:	f000 f859 	bl	8016a50 <xTaskIncrementTick>
 801699e:	4603      	mov	r3, r0
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d002      	beq.n	80169aa <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80169a4:	4b16      	ldr	r3, [pc, #88]	@ (8016a00 <xTaskResumeAll+0x134>)
 80169a6:	2201      	movs	r2, #1
 80169a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	3b01      	subs	r3, #1
 80169ae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d1f1      	bne.n	801699a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80169b6:	4b13      	ldr	r3, [pc, #76]	@ (8016a04 <xTaskResumeAll+0x138>)
 80169b8:	2200      	movs	r2, #0
 80169ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80169bc:	4b10      	ldr	r3, [pc, #64]	@ (8016a00 <xTaskResumeAll+0x134>)
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d009      	beq.n	80169d8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80169c4:	2301      	movs	r3, #1
 80169c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80169c8:	4b0f      	ldr	r3, [pc, #60]	@ (8016a08 <xTaskResumeAll+0x13c>)
 80169ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80169ce:	601a      	str	r2, [r3, #0]
 80169d0:	f3bf 8f4f 	dsb	sy
 80169d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80169d8:	f000 fdbe 	bl	8017558 <vPortExitCritical>

	return xAlreadyYielded;
 80169dc:	68bb      	ldr	r3, [r7, #8]
}
 80169de:	4618      	mov	r0, r3
 80169e0:	3710      	adds	r7, #16
 80169e2:	46bd      	mov	sp, r7
 80169e4:	bd80      	pop	{r7, pc}
 80169e6:	bf00      	nop
 80169e8:	20013b68 	.word	0x20013b68
 80169ec:	20013b40 	.word	0x20013b40
 80169f0:	20013b00 	.word	0x20013b00
 80169f4:	20013b48 	.word	0x20013b48
 80169f8:	20013a44 	.word	0x20013a44
 80169fc:	20013a40 	.word	0x20013a40
 8016a00:	20013b54 	.word	0x20013b54
 8016a04:	20013b50 	.word	0x20013b50
 8016a08:	e000ed04 	.word	0xe000ed04

08016a0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016a0c:	b480      	push	{r7}
 8016a0e:	b083      	sub	sp, #12
 8016a10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016a12:	4b05      	ldr	r3, [pc, #20]	@ (8016a28 <xTaskGetTickCount+0x1c>)
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8016a18:	687b      	ldr	r3, [r7, #4]
}
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	370c      	adds	r7, #12
 8016a1e:	46bd      	mov	sp, r7
 8016a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a24:	4770      	bx	lr
 8016a26:	bf00      	nop
 8016a28:	20013b44 	.word	0x20013b44

08016a2c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016a2c:	b580      	push	{r7, lr}
 8016a2e:	b082      	sub	sp, #8
 8016a30:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016a32:	f000 fe43 	bl	80176bc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8016a36:	2300      	movs	r3, #0
 8016a38:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8016a3a:	4b04      	ldr	r3, [pc, #16]	@ (8016a4c <xTaskGetTickCountFromISR+0x20>)
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016a40:	683b      	ldr	r3, [r7, #0]
}
 8016a42:	4618      	mov	r0, r3
 8016a44:	3708      	adds	r7, #8
 8016a46:	46bd      	mov	sp, r7
 8016a48:	bd80      	pop	{r7, pc}
 8016a4a:	bf00      	nop
 8016a4c:	20013b44 	.word	0x20013b44

08016a50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016a50:	b580      	push	{r7, lr}
 8016a52:	b086      	sub	sp, #24
 8016a54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016a56:	2300      	movs	r3, #0
 8016a58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016a5a:	4b50      	ldr	r3, [pc, #320]	@ (8016b9c <xTaskIncrementTick+0x14c>)
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	f040 808b 	bne.w	8016b7a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016a64:	4b4e      	ldr	r3, [pc, #312]	@ (8016ba0 <xTaskIncrementTick+0x150>)
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	3301      	adds	r3, #1
 8016a6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8016ba0 <xTaskIncrementTick+0x150>)
 8016a6e:	693b      	ldr	r3, [r7, #16]
 8016a70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016a72:	693b      	ldr	r3, [r7, #16]
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d123      	bne.n	8016ac0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016a78:	4b4a      	ldr	r3, [pc, #296]	@ (8016ba4 <xTaskIncrementTick+0x154>)
 8016a7a:	681b      	ldr	r3, [r3, #0]
 8016a7c:	681b      	ldr	r3, [r3, #0]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d00d      	beq.n	8016a9e <xTaskIncrementTick+0x4e>
	__asm volatile
 8016a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a86:	b672      	cpsid	i
 8016a88:	f383 8811 	msr	BASEPRI, r3
 8016a8c:	f3bf 8f6f 	isb	sy
 8016a90:	f3bf 8f4f 	dsb	sy
 8016a94:	b662      	cpsie	i
 8016a96:	603b      	str	r3, [r7, #0]
}
 8016a98:	bf00      	nop
 8016a9a:	bf00      	nop
 8016a9c:	e7fd      	b.n	8016a9a <xTaskIncrementTick+0x4a>
 8016a9e:	4b41      	ldr	r3, [pc, #260]	@ (8016ba4 <xTaskIncrementTick+0x154>)
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	60fb      	str	r3, [r7, #12]
 8016aa4:	4b40      	ldr	r3, [pc, #256]	@ (8016ba8 <xTaskIncrementTick+0x158>)
 8016aa6:	681b      	ldr	r3, [r3, #0]
 8016aa8:	4a3e      	ldr	r2, [pc, #248]	@ (8016ba4 <xTaskIncrementTick+0x154>)
 8016aaa:	6013      	str	r3, [r2, #0]
 8016aac:	4a3e      	ldr	r2, [pc, #248]	@ (8016ba8 <xTaskIncrementTick+0x158>)
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	6013      	str	r3, [r2, #0]
 8016ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8016bac <xTaskIncrementTick+0x15c>)
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	3301      	adds	r3, #1
 8016ab8:	4a3c      	ldr	r2, [pc, #240]	@ (8016bac <xTaskIncrementTick+0x15c>)
 8016aba:	6013      	str	r3, [r2, #0]
 8016abc:	f000 fada 	bl	8017074 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8016bb0 <xTaskIncrementTick+0x160>)
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	693a      	ldr	r2, [r7, #16]
 8016ac6:	429a      	cmp	r2, r3
 8016ac8:	d348      	bcc.n	8016b5c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016aca:	4b36      	ldr	r3, [pc, #216]	@ (8016ba4 <xTaskIncrementTick+0x154>)
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d104      	bne.n	8016ade <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016ad4:	4b36      	ldr	r3, [pc, #216]	@ (8016bb0 <xTaskIncrementTick+0x160>)
 8016ad6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016ada:	601a      	str	r2, [r3, #0]
					break;
 8016adc:	e03e      	b.n	8016b5c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ade:	4b31      	ldr	r3, [pc, #196]	@ (8016ba4 <xTaskIncrementTick+0x154>)
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	68db      	ldr	r3, [r3, #12]
 8016ae4:	68db      	ldr	r3, [r3, #12]
 8016ae6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016ae8:	68bb      	ldr	r3, [r7, #8]
 8016aea:	685b      	ldr	r3, [r3, #4]
 8016aec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016aee:	693a      	ldr	r2, [r7, #16]
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	429a      	cmp	r2, r3
 8016af4:	d203      	bcs.n	8016afe <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016af6:	4a2e      	ldr	r2, [pc, #184]	@ (8016bb0 <xTaskIncrementTick+0x160>)
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016afc:	e02e      	b.n	8016b5c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016afe:	68bb      	ldr	r3, [r7, #8]
 8016b00:	3304      	adds	r3, #4
 8016b02:	4618      	mov	r0, r3
 8016b04:	f7fe fe9c 	bl	8015840 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016b08:	68bb      	ldr	r3, [r7, #8]
 8016b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d004      	beq.n	8016b1a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016b10:	68bb      	ldr	r3, [r7, #8]
 8016b12:	3318      	adds	r3, #24
 8016b14:	4618      	mov	r0, r3
 8016b16:	f7fe fe93 	bl	8015840 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016b1a:	68bb      	ldr	r3, [r7, #8]
 8016b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b1e:	2201      	movs	r2, #1
 8016b20:	409a      	lsls	r2, r3
 8016b22:	4b24      	ldr	r3, [pc, #144]	@ (8016bb4 <xTaskIncrementTick+0x164>)
 8016b24:	681b      	ldr	r3, [r3, #0]
 8016b26:	4313      	orrs	r3, r2
 8016b28:	4a22      	ldr	r2, [pc, #136]	@ (8016bb4 <xTaskIncrementTick+0x164>)
 8016b2a:	6013      	str	r3, [r2, #0]
 8016b2c:	68bb      	ldr	r3, [r7, #8]
 8016b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b30:	4613      	mov	r3, r2
 8016b32:	009b      	lsls	r3, r3, #2
 8016b34:	4413      	add	r3, r2
 8016b36:	009b      	lsls	r3, r3, #2
 8016b38:	4a1f      	ldr	r2, [pc, #124]	@ (8016bb8 <xTaskIncrementTick+0x168>)
 8016b3a:	441a      	add	r2, r3
 8016b3c:	68bb      	ldr	r3, [r7, #8]
 8016b3e:	3304      	adds	r3, #4
 8016b40:	4619      	mov	r1, r3
 8016b42:	4610      	mov	r0, r2
 8016b44:	f7fe fe1f 	bl	8015786 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016b48:	68bb      	ldr	r3, [r7, #8]
 8016b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8016bbc <xTaskIncrementTick+0x16c>)
 8016b4e:	681b      	ldr	r3, [r3, #0]
 8016b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b52:	429a      	cmp	r2, r3
 8016b54:	d3b9      	bcc.n	8016aca <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8016b56:	2301      	movs	r3, #1
 8016b58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016b5a:	e7b6      	b.n	8016aca <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016b5c:	4b17      	ldr	r3, [pc, #92]	@ (8016bbc <xTaskIncrementTick+0x16c>)
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b62:	4915      	ldr	r1, [pc, #84]	@ (8016bb8 <xTaskIncrementTick+0x168>)
 8016b64:	4613      	mov	r3, r2
 8016b66:	009b      	lsls	r3, r3, #2
 8016b68:	4413      	add	r3, r2
 8016b6a:	009b      	lsls	r3, r3, #2
 8016b6c:	440b      	add	r3, r1
 8016b6e:	681b      	ldr	r3, [r3, #0]
 8016b70:	2b01      	cmp	r3, #1
 8016b72:	d907      	bls.n	8016b84 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016b74:	2301      	movs	r3, #1
 8016b76:	617b      	str	r3, [r7, #20]
 8016b78:	e004      	b.n	8016b84 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016b7a:	4b11      	ldr	r3, [pc, #68]	@ (8016bc0 <xTaskIncrementTick+0x170>)
 8016b7c:	681b      	ldr	r3, [r3, #0]
 8016b7e:	3301      	adds	r3, #1
 8016b80:	4a0f      	ldr	r2, [pc, #60]	@ (8016bc0 <xTaskIncrementTick+0x170>)
 8016b82:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016b84:	4b0f      	ldr	r3, [pc, #60]	@ (8016bc4 <xTaskIncrementTick+0x174>)
 8016b86:	681b      	ldr	r3, [r3, #0]
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	d001      	beq.n	8016b90 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016b8c:	2301      	movs	r3, #1
 8016b8e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016b90:	697b      	ldr	r3, [r7, #20]
}
 8016b92:	4618      	mov	r0, r3
 8016b94:	3718      	adds	r7, #24
 8016b96:	46bd      	mov	sp, r7
 8016b98:	bd80      	pop	{r7, pc}
 8016b9a:	bf00      	nop
 8016b9c:	20013b68 	.word	0x20013b68
 8016ba0:	20013b44 	.word	0x20013b44
 8016ba4:	20013af8 	.word	0x20013af8
 8016ba8:	20013afc 	.word	0x20013afc
 8016bac:	20013b58 	.word	0x20013b58
 8016bb0:	20013b60 	.word	0x20013b60
 8016bb4:	20013b48 	.word	0x20013b48
 8016bb8:	20013a44 	.word	0x20013a44
 8016bbc:	20013a40 	.word	0x20013a40
 8016bc0:	20013b50 	.word	0x20013b50
 8016bc4:	20013b54 	.word	0x20013b54

08016bc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016bc8:	b580      	push	{r7, lr}
 8016bca:	b088      	sub	sp, #32
 8016bcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016bce:	4b3b      	ldr	r3, [pc, #236]	@ (8016cbc <vTaskSwitchContext+0xf4>)
 8016bd0:	681b      	ldr	r3, [r3, #0]
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d003      	beq.n	8016bde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016bd6:	4b3a      	ldr	r3, [pc, #232]	@ (8016cc0 <vTaskSwitchContext+0xf8>)
 8016bd8:	2201      	movs	r2, #1
 8016bda:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016bdc:	e069      	b.n	8016cb2 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016bde:	4b38      	ldr	r3, [pc, #224]	@ (8016cc0 <vTaskSwitchContext+0xf8>)
 8016be0:	2200      	movs	r2, #0
 8016be2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016be4:	4b37      	ldr	r3, [pc, #220]	@ (8016cc4 <vTaskSwitchContext+0xfc>)
 8016be6:	681b      	ldr	r3, [r3, #0]
 8016be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016bea:	61fb      	str	r3, [r7, #28]
 8016bec:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016bf0:	61bb      	str	r3, [r7, #24]
 8016bf2:	69fb      	ldr	r3, [r7, #28]
 8016bf4:	681b      	ldr	r3, [r3, #0]
 8016bf6:	69ba      	ldr	r2, [r7, #24]
 8016bf8:	429a      	cmp	r2, r3
 8016bfa:	d111      	bne.n	8016c20 <vTaskSwitchContext+0x58>
 8016bfc:	69fb      	ldr	r3, [r7, #28]
 8016bfe:	3304      	adds	r3, #4
 8016c00:	681b      	ldr	r3, [r3, #0]
 8016c02:	69ba      	ldr	r2, [r7, #24]
 8016c04:	429a      	cmp	r2, r3
 8016c06:	d10b      	bne.n	8016c20 <vTaskSwitchContext+0x58>
 8016c08:	69fb      	ldr	r3, [r7, #28]
 8016c0a:	3308      	adds	r3, #8
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	69ba      	ldr	r2, [r7, #24]
 8016c10:	429a      	cmp	r2, r3
 8016c12:	d105      	bne.n	8016c20 <vTaskSwitchContext+0x58>
 8016c14:	69fb      	ldr	r3, [r7, #28]
 8016c16:	330c      	adds	r3, #12
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	69ba      	ldr	r2, [r7, #24]
 8016c1c:	429a      	cmp	r2, r3
 8016c1e:	d008      	beq.n	8016c32 <vTaskSwitchContext+0x6a>
 8016c20:	4b28      	ldr	r3, [pc, #160]	@ (8016cc4 <vTaskSwitchContext+0xfc>)
 8016c22:	681a      	ldr	r2, [r3, #0]
 8016c24:	4b27      	ldr	r3, [pc, #156]	@ (8016cc4 <vTaskSwitchContext+0xfc>)
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	3334      	adds	r3, #52	@ 0x34
 8016c2a:	4619      	mov	r1, r3
 8016c2c:	4610      	mov	r0, r2
 8016c2e:	f7e9 fc8c 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c32:	4b25      	ldr	r3, [pc, #148]	@ (8016cc8 <vTaskSwitchContext+0x100>)
 8016c34:	681b      	ldr	r3, [r3, #0]
 8016c36:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016c38:	68fb      	ldr	r3, [r7, #12]
 8016c3a:	fab3 f383 	clz	r3, r3
 8016c3e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016c40:	7afb      	ldrb	r3, [r7, #11]
 8016c42:	f1c3 031f 	rsb	r3, r3, #31
 8016c46:	617b      	str	r3, [r7, #20]
 8016c48:	4920      	ldr	r1, [pc, #128]	@ (8016ccc <vTaskSwitchContext+0x104>)
 8016c4a:	697a      	ldr	r2, [r7, #20]
 8016c4c:	4613      	mov	r3, r2
 8016c4e:	009b      	lsls	r3, r3, #2
 8016c50:	4413      	add	r3, r2
 8016c52:	009b      	lsls	r3, r3, #2
 8016c54:	440b      	add	r3, r1
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d10d      	bne.n	8016c78 <vTaskSwitchContext+0xb0>
	__asm volatile
 8016c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c60:	b672      	cpsid	i
 8016c62:	f383 8811 	msr	BASEPRI, r3
 8016c66:	f3bf 8f6f 	isb	sy
 8016c6a:	f3bf 8f4f 	dsb	sy
 8016c6e:	b662      	cpsie	i
 8016c70:	607b      	str	r3, [r7, #4]
}
 8016c72:	bf00      	nop
 8016c74:	bf00      	nop
 8016c76:	e7fd      	b.n	8016c74 <vTaskSwitchContext+0xac>
 8016c78:	697a      	ldr	r2, [r7, #20]
 8016c7a:	4613      	mov	r3, r2
 8016c7c:	009b      	lsls	r3, r3, #2
 8016c7e:	4413      	add	r3, r2
 8016c80:	009b      	lsls	r3, r3, #2
 8016c82:	4a12      	ldr	r2, [pc, #72]	@ (8016ccc <vTaskSwitchContext+0x104>)
 8016c84:	4413      	add	r3, r2
 8016c86:	613b      	str	r3, [r7, #16]
 8016c88:	693b      	ldr	r3, [r7, #16]
 8016c8a:	685b      	ldr	r3, [r3, #4]
 8016c8c:	685a      	ldr	r2, [r3, #4]
 8016c8e:	693b      	ldr	r3, [r7, #16]
 8016c90:	605a      	str	r2, [r3, #4]
 8016c92:	693b      	ldr	r3, [r7, #16]
 8016c94:	685a      	ldr	r2, [r3, #4]
 8016c96:	693b      	ldr	r3, [r7, #16]
 8016c98:	3308      	adds	r3, #8
 8016c9a:	429a      	cmp	r2, r3
 8016c9c:	d104      	bne.n	8016ca8 <vTaskSwitchContext+0xe0>
 8016c9e:	693b      	ldr	r3, [r7, #16]
 8016ca0:	685b      	ldr	r3, [r3, #4]
 8016ca2:	685a      	ldr	r2, [r3, #4]
 8016ca4:	693b      	ldr	r3, [r7, #16]
 8016ca6:	605a      	str	r2, [r3, #4]
 8016ca8:	693b      	ldr	r3, [r7, #16]
 8016caa:	685b      	ldr	r3, [r3, #4]
 8016cac:	68db      	ldr	r3, [r3, #12]
 8016cae:	4a05      	ldr	r2, [pc, #20]	@ (8016cc4 <vTaskSwitchContext+0xfc>)
 8016cb0:	6013      	str	r3, [r2, #0]
}
 8016cb2:	bf00      	nop
 8016cb4:	3720      	adds	r7, #32
 8016cb6:	46bd      	mov	sp, r7
 8016cb8:	bd80      	pop	{r7, pc}
 8016cba:	bf00      	nop
 8016cbc:	20013b68 	.word	0x20013b68
 8016cc0:	20013b54 	.word	0x20013b54
 8016cc4:	20013a40 	.word	0x20013a40
 8016cc8:	20013b48 	.word	0x20013b48
 8016ccc:	20013a44 	.word	0x20013a44

08016cd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016cd0:	b580      	push	{r7, lr}
 8016cd2:	b084      	sub	sp, #16
 8016cd4:	af00      	add	r7, sp, #0
 8016cd6:	6078      	str	r0, [r7, #4]
 8016cd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d10d      	bne.n	8016cfc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ce4:	b672      	cpsid	i
 8016ce6:	f383 8811 	msr	BASEPRI, r3
 8016cea:	f3bf 8f6f 	isb	sy
 8016cee:	f3bf 8f4f 	dsb	sy
 8016cf2:	b662      	cpsie	i
 8016cf4:	60fb      	str	r3, [r7, #12]
}
 8016cf6:	bf00      	nop
 8016cf8:	bf00      	nop
 8016cfa:	e7fd      	b.n	8016cf8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016cfc:	4b07      	ldr	r3, [pc, #28]	@ (8016d1c <vTaskPlaceOnEventList+0x4c>)
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	3318      	adds	r3, #24
 8016d02:	4619      	mov	r1, r3
 8016d04:	6878      	ldr	r0, [r7, #4]
 8016d06:	f7fe fd62 	bl	80157ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016d0a:	2101      	movs	r1, #1
 8016d0c:	6838      	ldr	r0, [r7, #0]
 8016d0e:	f000 fa7b 	bl	8017208 <prvAddCurrentTaskToDelayedList>
}
 8016d12:	bf00      	nop
 8016d14:	3710      	adds	r7, #16
 8016d16:	46bd      	mov	sp, r7
 8016d18:	bd80      	pop	{r7, pc}
 8016d1a:	bf00      	nop
 8016d1c:	20013a40 	.word	0x20013a40

08016d20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016d20:	b580      	push	{r7, lr}
 8016d22:	b086      	sub	sp, #24
 8016d24:	af00      	add	r7, sp, #0
 8016d26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	68db      	ldr	r3, [r3, #12]
 8016d2c:	68db      	ldr	r3, [r3, #12]
 8016d2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016d30:	693b      	ldr	r3, [r7, #16]
 8016d32:	2b00      	cmp	r3, #0
 8016d34:	d10d      	bne.n	8016d52 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8016d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d3a:	b672      	cpsid	i
 8016d3c:	f383 8811 	msr	BASEPRI, r3
 8016d40:	f3bf 8f6f 	isb	sy
 8016d44:	f3bf 8f4f 	dsb	sy
 8016d48:	b662      	cpsie	i
 8016d4a:	60fb      	str	r3, [r7, #12]
}
 8016d4c:	bf00      	nop
 8016d4e:	bf00      	nop
 8016d50:	e7fd      	b.n	8016d4e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016d52:	693b      	ldr	r3, [r7, #16]
 8016d54:	3318      	adds	r3, #24
 8016d56:	4618      	mov	r0, r3
 8016d58:	f7fe fd72 	bl	8015840 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8016dd4 <xTaskRemoveFromEventList+0xb4>)
 8016d5e:	681b      	ldr	r3, [r3, #0]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d11c      	bne.n	8016d9e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016d64:	693b      	ldr	r3, [r7, #16]
 8016d66:	3304      	adds	r3, #4
 8016d68:	4618      	mov	r0, r3
 8016d6a:	f7fe fd69 	bl	8015840 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016d6e:	693b      	ldr	r3, [r7, #16]
 8016d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d72:	2201      	movs	r2, #1
 8016d74:	409a      	lsls	r2, r3
 8016d76:	4b18      	ldr	r3, [pc, #96]	@ (8016dd8 <xTaskRemoveFromEventList+0xb8>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	4313      	orrs	r3, r2
 8016d7c:	4a16      	ldr	r2, [pc, #88]	@ (8016dd8 <xTaskRemoveFromEventList+0xb8>)
 8016d7e:	6013      	str	r3, [r2, #0]
 8016d80:	693b      	ldr	r3, [r7, #16]
 8016d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d84:	4613      	mov	r3, r2
 8016d86:	009b      	lsls	r3, r3, #2
 8016d88:	4413      	add	r3, r2
 8016d8a:	009b      	lsls	r3, r3, #2
 8016d8c:	4a13      	ldr	r2, [pc, #76]	@ (8016ddc <xTaskRemoveFromEventList+0xbc>)
 8016d8e:	441a      	add	r2, r3
 8016d90:	693b      	ldr	r3, [r7, #16]
 8016d92:	3304      	adds	r3, #4
 8016d94:	4619      	mov	r1, r3
 8016d96:	4610      	mov	r0, r2
 8016d98:	f7fe fcf5 	bl	8015786 <vListInsertEnd>
 8016d9c:	e005      	b.n	8016daa <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016d9e:	693b      	ldr	r3, [r7, #16]
 8016da0:	3318      	adds	r3, #24
 8016da2:	4619      	mov	r1, r3
 8016da4:	480e      	ldr	r0, [pc, #56]	@ (8016de0 <xTaskRemoveFromEventList+0xc0>)
 8016da6:	f7fe fcee 	bl	8015786 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016daa:	693b      	ldr	r3, [r7, #16]
 8016dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016dae:	4b0d      	ldr	r3, [pc, #52]	@ (8016de4 <xTaskRemoveFromEventList+0xc4>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016db4:	429a      	cmp	r2, r3
 8016db6:	d905      	bls.n	8016dc4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016db8:	2301      	movs	r3, #1
 8016dba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8016de8 <xTaskRemoveFromEventList+0xc8>)
 8016dbe:	2201      	movs	r2, #1
 8016dc0:	601a      	str	r2, [r3, #0]
 8016dc2:	e001      	b.n	8016dc8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016dc4:	2300      	movs	r3, #0
 8016dc6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016dc8:	697b      	ldr	r3, [r7, #20]
}
 8016dca:	4618      	mov	r0, r3
 8016dcc:	3718      	adds	r7, #24
 8016dce:	46bd      	mov	sp, r7
 8016dd0:	bd80      	pop	{r7, pc}
 8016dd2:	bf00      	nop
 8016dd4:	20013b68 	.word	0x20013b68
 8016dd8:	20013b48 	.word	0x20013b48
 8016ddc:	20013a44 	.word	0x20013a44
 8016de0:	20013b00 	.word	0x20013b00
 8016de4:	20013a40 	.word	0x20013a40
 8016de8:	20013b54 	.word	0x20013b54

08016dec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016dec:	b480      	push	{r7}
 8016dee:	b083      	sub	sp, #12
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016df4:	4b06      	ldr	r3, [pc, #24]	@ (8016e10 <vTaskInternalSetTimeOutState+0x24>)
 8016df6:	681a      	ldr	r2, [r3, #0]
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016dfc:	4b05      	ldr	r3, [pc, #20]	@ (8016e14 <vTaskInternalSetTimeOutState+0x28>)
 8016dfe:	681a      	ldr	r2, [r3, #0]
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	605a      	str	r2, [r3, #4]
}
 8016e04:	bf00      	nop
 8016e06:	370c      	adds	r7, #12
 8016e08:	46bd      	mov	sp, r7
 8016e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0e:	4770      	bx	lr
 8016e10:	20013b58 	.word	0x20013b58
 8016e14:	20013b44 	.word	0x20013b44

08016e18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016e18:	b580      	push	{r7, lr}
 8016e1a:	b088      	sub	sp, #32
 8016e1c:	af00      	add	r7, sp, #0
 8016e1e:	6078      	str	r0, [r7, #4]
 8016e20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d10d      	bne.n	8016e44 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e2c:	b672      	cpsid	i
 8016e2e:	f383 8811 	msr	BASEPRI, r3
 8016e32:	f3bf 8f6f 	isb	sy
 8016e36:	f3bf 8f4f 	dsb	sy
 8016e3a:	b662      	cpsie	i
 8016e3c:	613b      	str	r3, [r7, #16]
}
 8016e3e:	bf00      	nop
 8016e40:	bf00      	nop
 8016e42:	e7fd      	b.n	8016e40 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016e44:	683b      	ldr	r3, [r7, #0]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d10d      	bne.n	8016e66 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8016e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e4e:	b672      	cpsid	i
 8016e50:	f383 8811 	msr	BASEPRI, r3
 8016e54:	f3bf 8f6f 	isb	sy
 8016e58:	f3bf 8f4f 	dsb	sy
 8016e5c:	b662      	cpsie	i
 8016e5e:	60fb      	str	r3, [r7, #12]
}
 8016e60:	bf00      	nop
 8016e62:	bf00      	nop
 8016e64:	e7fd      	b.n	8016e62 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8016e66:	f000 fb41 	bl	80174ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8016ee0 <xTaskCheckForTimeOut+0xc8>)
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	685b      	ldr	r3, [r3, #4]
 8016e74:	69ba      	ldr	r2, [r7, #24]
 8016e76:	1ad3      	subs	r3, r2, r3
 8016e78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016e7a:	683b      	ldr	r3, [r7, #0]
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016e82:	d102      	bne.n	8016e8a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016e84:	2300      	movs	r3, #0
 8016e86:	61fb      	str	r3, [r7, #28]
 8016e88:	e023      	b.n	8016ed2 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	681a      	ldr	r2, [r3, #0]
 8016e8e:	4b15      	ldr	r3, [pc, #84]	@ (8016ee4 <xTaskCheckForTimeOut+0xcc>)
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	429a      	cmp	r2, r3
 8016e94:	d007      	beq.n	8016ea6 <xTaskCheckForTimeOut+0x8e>
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	685b      	ldr	r3, [r3, #4]
 8016e9a:	69ba      	ldr	r2, [r7, #24]
 8016e9c:	429a      	cmp	r2, r3
 8016e9e:	d302      	bcc.n	8016ea6 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016ea0:	2301      	movs	r3, #1
 8016ea2:	61fb      	str	r3, [r7, #28]
 8016ea4:	e015      	b.n	8016ed2 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016ea6:	683b      	ldr	r3, [r7, #0]
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	697a      	ldr	r2, [r7, #20]
 8016eac:	429a      	cmp	r2, r3
 8016eae:	d20b      	bcs.n	8016ec8 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016eb0:	683b      	ldr	r3, [r7, #0]
 8016eb2:	681a      	ldr	r2, [r3, #0]
 8016eb4:	697b      	ldr	r3, [r7, #20]
 8016eb6:	1ad2      	subs	r2, r2, r3
 8016eb8:	683b      	ldr	r3, [r7, #0]
 8016eba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016ebc:	6878      	ldr	r0, [r7, #4]
 8016ebe:	f7ff ff95 	bl	8016dec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016ec2:	2300      	movs	r3, #0
 8016ec4:	61fb      	str	r3, [r7, #28]
 8016ec6:	e004      	b.n	8016ed2 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016ec8:	683b      	ldr	r3, [r7, #0]
 8016eca:	2200      	movs	r2, #0
 8016ecc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016ece:	2301      	movs	r3, #1
 8016ed0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016ed2:	f000 fb41 	bl	8017558 <vPortExitCritical>

	return xReturn;
 8016ed6:	69fb      	ldr	r3, [r7, #28]
}
 8016ed8:	4618      	mov	r0, r3
 8016eda:	3720      	adds	r7, #32
 8016edc:	46bd      	mov	sp, r7
 8016ede:	bd80      	pop	{r7, pc}
 8016ee0:	20013b44 	.word	0x20013b44
 8016ee4:	20013b58 	.word	0x20013b58

08016ee8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016ee8:	b480      	push	{r7}
 8016eea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016eec:	4b03      	ldr	r3, [pc, #12]	@ (8016efc <vTaskMissedYield+0x14>)
 8016eee:	2201      	movs	r2, #1
 8016ef0:	601a      	str	r2, [r3, #0]
}
 8016ef2:	bf00      	nop
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016efa:	4770      	bx	lr
 8016efc:	20013b54 	.word	0x20013b54

08016f00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016f00:	b580      	push	{r7, lr}
 8016f02:	b082      	sub	sp, #8
 8016f04:	af00      	add	r7, sp, #0
 8016f06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016f08:	f000 f854 	bl	8016fb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016f0c:	4b07      	ldr	r3, [pc, #28]	@ (8016f2c <prvIdleTask+0x2c>)
 8016f0e:	681b      	ldr	r3, [r3, #0]
 8016f10:	2b01      	cmp	r3, #1
 8016f12:	d907      	bls.n	8016f24 <prvIdleTask+0x24>
			{
				taskYIELD();
 8016f14:	4b06      	ldr	r3, [pc, #24]	@ (8016f30 <prvIdleTask+0x30>)
 8016f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016f1a:	601a      	str	r2, [r3, #0]
 8016f1c:	f3bf 8f4f 	dsb	sy
 8016f20:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8016f24:	f7e9 fb0a 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016f28:	e7ee      	b.n	8016f08 <prvIdleTask+0x8>
 8016f2a:	bf00      	nop
 8016f2c:	20013a44 	.word	0x20013a44
 8016f30:	e000ed04 	.word	0xe000ed04

08016f34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b082      	sub	sp, #8
 8016f38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016f3a:	2300      	movs	r3, #0
 8016f3c:	607b      	str	r3, [r7, #4]
 8016f3e:	e00c      	b.n	8016f5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016f40:	687a      	ldr	r2, [r7, #4]
 8016f42:	4613      	mov	r3, r2
 8016f44:	009b      	lsls	r3, r3, #2
 8016f46:	4413      	add	r3, r2
 8016f48:	009b      	lsls	r3, r3, #2
 8016f4a:	4a12      	ldr	r2, [pc, #72]	@ (8016f94 <prvInitialiseTaskLists+0x60>)
 8016f4c:	4413      	add	r3, r2
 8016f4e:	4618      	mov	r0, r3
 8016f50:	f7fe fbec 	bl	801572c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	3301      	adds	r3, #1
 8016f58:	607b      	str	r3, [r7, #4]
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	2b06      	cmp	r3, #6
 8016f5e:	d9ef      	bls.n	8016f40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016f60:	480d      	ldr	r0, [pc, #52]	@ (8016f98 <prvInitialiseTaskLists+0x64>)
 8016f62:	f7fe fbe3 	bl	801572c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016f66:	480d      	ldr	r0, [pc, #52]	@ (8016f9c <prvInitialiseTaskLists+0x68>)
 8016f68:	f7fe fbe0 	bl	801572c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016f6c:	480c      	ldr	r0, [pc, #48]	@ (8016fa0 <prvInitialiseTaskLists+0x6c>)
 8016f6e:	f7fe fbdd 	bl	801572c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016f72:	480c      	ldr	r0, [pc, #48]	@ (8016fa4 <prvInitialiseTaskLists+0x70>)
 8016f74:	f7fe fbda 	bl	801572c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016f78:	480b      	ldr	r0, [pc, #44]	@ (8016fa8 <prvInitialiseTaskLists+0x74>)
 8016f7a:	f7fe fbd7 	bl	801572c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8016fac <prvInitialiseTaskLists+0x78>)
 8016f80:	4a05      	ldr	r2, [pc, #20]	@ (8016f98 <prvInitialiseTaskLists+0x64>)
 8016f82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016f84:	4b0a      	ldr	r3, [pc, #40]	@ (8016fb0 <prvInitialiseTaskLists+0x7c>)
 8016f86:	4a05      	ldr	r2, [pc, #20]	@ (8016f9c <prvInitialiseTaskLists+0x68>)
 8016f88:	601a      	str	r2, [r3, #0]
}
 8016f8a:	bf00      	nop
 8016f8c:	3708      	adds	r7, #8
 8016f8e:	46bd      	mov	sp, r7
 8016f90:	bd80      	pop	{r7, pc}
 8016f92:	bf00      	nop
 8016f94:	20013a44 	.word	0x20013a44
 8016f98:	20013ad0 	.word	0x20013ad0
 8016f9c:	20013ae4 	.word	0x20013ae4
 8016fa0:	20013b00 	.word	0x20013b00
 8016fa4:	20013b14 	.word	0x20013b14
 8016fa8:	20013b2c 	.word	0x20013b2c
 8016fac:	20013af8 	.word	0x20013af8
 8016fb0:	20013afc 	.word	0x20013afc

08016fb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b082      	sub	sp, #8
 8016fb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016fba:	e019      	b.n	8016ff0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016fbc:	f000 fa96 	bl	80174ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016fc0:	4b10      	ldr	r3, [pc, #64]	@ (8017004 <prvCheckTasksWaitingTermination+0x50>)
 8016fc2:	68db      	ldr	r3, [r3, #12]
 8016fc4:	68db      	ldr	r3, [r3, #12]
 8016fc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	3304      	adds	r3, #4
 8016fcc:	4618      	mov	r0, r3
 8016fce:	f7fe fc37 	bl	8015840 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8017008 <prvCheckTasksWaitingTermination+0x54>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	3b01      	subs	r3, #1
 8016fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8017008 <prvCheckTasksWaitingTermination+0x54>)
 8016fda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016fdc:	4b0b      	ldr	r3, [pc, #44]	@ (801700c <prvCheckTasksWaitingTermination+0x58>)
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	3b01      	subs	r3, #1
 8016fe2:	4a0a      	ldr	r2, [pc, #40]	@ (801700c <prvCheckTasksWaitingTermination+0x58>)
 8016fe4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016fe6:	f000 fab7 	bl	8017558 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016fea:	6878      	ldr	r0, [r7, #4]
 8016fec:	f000 f810 	bl	8017010 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016ff0:	4b06      	ldr	r3, [pc, #24]	@ (801700c <prvCheckTasksWaitingTermination+0x58>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d1e1      	bne.n	8016fbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016ff8:	bf00      	nop
 8016ffa:	bf00      	nop
 8016ffc:	3708      	adds	r7, #8
 8016ffe:	46bd      	mov	sp, r7
 8017000:	bd80      	pop	{r7, pc}
 8017002:	bf00      	nop
 8017004:	20013b14 	.word	0x20013b14
 8017008:	20013b40 	.word	0x20013b40
 801700c:	20013b28 	.word	0x20013b28

08017010 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8017010:	b580      	push	{r7, lr}
 8017012:	b084      	sub	sp, #16
 8017014:	af00      	add	r7, sp, #0
 8017016:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801701e:	2b00      	cmp	r3, #0
 8017020:	d108      	bne.n	8017034 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017026:	4618      	mov	r0, r3
 8017028:	f000 fc60 	bl	80178ec <vPortFree>
				vPortFree( pxTCB );
 801702c:	6878      	ldr	r0, [r7, #4]
 801702e:	f000 fc5d 	bl	80178ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8017032:	e01b      	b.n	801706c <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801703a:	2b01      	cmp	r3, #1
 801703c:	d103      	bne.n	8017046 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801703e:	6878      	ldr	r0, [r7, #4]
 8017040:	f000 fc54 	bl	80178ec <vPortFree>
	}
 8017044:	e012      	b.n	801706c <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801704c:	2b02      	cmp	r3, #2
 801704e:	d00d      	beq.n	801706c <prvDeleteTCB+0x5c>
	__asm volatile
 8017050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017054:	b672      	cpsid	i
 8017056:	f383 8811 	msr	BASEPRI, r3
 801705a:	f3bf 8f6f 	isb	sy
 801705e:	f3bf 8f4f 	dsb	sy
 8017062:	b662      	cpsie	i
 8017064:	60fb      	str	r3, [r7, #12]
}
 8017066:	bf00      	nop
 8017068:	bf00      	nop
 801706a:	e7fd      	b.n	8017068 <prvDeleteTCB+0x58>
	}
 801706c:	bf00      	nop
 801706e:	3710      	adds	r7, #16
 8017070:	46bd      	mov	sp, r7
 8017072:	bd80      	pop	{r7, pc}

08017074 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017074:	b480      	push	{r7}
 8017076:	b083      	sub	sp, #12
 8017078:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801707a:	4b0c      	ldr	r3, [pc, #48]	@ (80170ac <prvResetNextTaskUnblockTime+0x38>)
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	681b      	ldr	r3, [r3, #0]
 8017080:	2b00      	cmp	r3, #0
 8017082:	d104      	bne.n	801708e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017084:	4b0a      	ldr	r3, [pc, #40]	@ (80170b0 <prvResetNextTaskUnblockTime+0x3c>)
 8017086:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801708a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801708c:	e008      	b.n	80170a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801708e:	4b07      	ldr	r3, [pc, #28]	@ (80170ac <prvResetNextTaskUnblockTime+0x38>)
 8017090:	681b      	ldr	r3, [r3, #0]
 8017092:	68db      	ldr	r3, [r3, #12]
 8017094:	68db      	ldr	r3, [r3, #12]
 8017096:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017098:	687b      	ldr	r3, [r7, #4]
 801709a:	685b      	ldr	r3, [r3, #4]
 801709c:	4a04      	ldr	r2, [pc, #16]	@ (80170b0 <prvResetNextTaskUnblockTime+0x3c>)
 801709e:	6013      	str	r3, [r2, #0]
}
 80170a0:	bf00      	nop
 80170a2:	370c      	adds	r7, #12
 80170a4:	46bd      	mov	sp, r7
 80170a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170aa:	4770      	bx	lr
 80170ac:	20013af8 	.word	0x20013af8
 80170b0:	20013b60 	.word	0x20013b60

080170b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80170b4:	b480      	push	{r7}
 80170b6:	b083      	sub	sp, #12
 80170b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80170ba:	4b0b      	ldr	r3, [pc, #44]	@ (80170e8 <xTaskGetSchedulerState+0x34>)
 80170bc:	681b      	ldr	r3, [r3, #0]
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d102      	bne.n	80170c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80170c2:	2301      	movs	r3, #1
 80170c4:	607b      	str	r3, [r7, #4]
 80170c6:	e008      	b.n	80170da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80170c8:	4b08      	ldr	r3, [pc, #32]	@ (80170ec <xTaskGetSchedulerState+0x38>)
 80170ca:	681b      	ldr	r3, [r3, #0]
 80170cc:	2b00      	cmp	r3, #0
 80170ce:	d102      	bne.n	80170d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80170d0:	2302      	movs	r3, #2
 80170d2:	607b      	str	r3, [r7, #4]
 80170d4:	e001      	b.n	80170da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80170d6:	2300      	movs	r3, #0
 80170d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80170da:	687b      	ldr	r3, [r7, #4]
	}
 80170dc:	4618      	mov	r0, r3
 80170de:	370c      	adds	r7, #12
 80170e0:	46bd      	mov	sp, r7
 80170e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170e6:	4770      	bx	lr
 80170e8:	20013b4c 	.word	0x20013b4c
 80170ec:	20013b68 	.word	0x20013b68

080170f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80170f0:	b580      	push	{r7, lr}
 80170f2:	b086      	sub	sp, #24
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80170fc:	2300      	movs	r3, #0
 80170fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d074      	beq.n	80171f0 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017106:	4b3d      	ldr	r3, [pc, #244]	@ (80171fc <xTaskPriorityDisinherit+0x10c>)
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	693a      	ldr	r2, [r7, #16]
 801710c:	429a      	cmp	r2, r3
 801710e:	d00d      	beq.n	801712c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8017110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017114:	b672      	cpsid	i
 8017116:	f383 8811 	msr	BASEPRI, r3
 801711a:	f3bf 8f6f 	isb	sy
 801711e:	f3bf 8f4f 	dsb	sy
 8017122:	b662      	cpsie	i
 8017124:	60fb      	str	r3, [r7, #12]
}
 8017126:	bf00      	nop
 8017128:	bf00      	nop
 801712a:	e7fd      	b.n	8017128 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 801712c:	693b      	ldr	r3, [r7, #16]
 801712e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017130:	2b00      	cmp	r3, #0
 8017132:	d10d      	bne.n	8017150 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8017134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017138:	b672      	cpsid	i
 801713a:	f383 8811 	msr	BASEPRI, r3
 801713e:	f3bf 8f6f 	isb	sy
 8017142:	f3bf 8f4f 	dsb	sy
 8017146:	b662      	cpsie	i
 8017148:	60bb      	str	r3, [r7, #8]
}
 801714a:	bf00      	nop
 801714c:	bf00      	nop
 801714e:	e7fd      	b.n	801714c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8017150:	693b      	ldr	r3, [r7, #16]
 8017152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017154:	1e5a      	subs	r2, r3, #1
 8017156:	693b      	ldr	r3, [r7, #16]
 8017158:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801715a:	693b      	ldr	r3, [r7, #16]
 801715c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801715e:	693b      	ldr	r3, [r7, #16]
 8017160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017162:	429a      	cmp	r2, r3
 8017164:	d044      	beq.n	80171f0 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8017166:	693b      	ldr	r3, [r7, #16]
 8017168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801716a:	2b00      	cmp	r3, #0
 801716c:	d140      	bne.n	80171f0 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801716e:	693b      	ldr	r3, [r7, #16]
 8017170:	3304      	adds	r3, #4
 8017172:	4618      	mov	r0, r3
 8017174:	f7fe fb64 	bl	8015840 <uxListRemove>
 8017178:	4603      	mov	r3, r0
 801717a:	2b00      	cmp	r3, #0
 801717c:	d115      	bne.n	80171aa <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801717e:	693b      	ldr	r3, [r7, #16]
 8017180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017182:	491f      	ldr	r1, [pc, #124]	@ (8017200 <xTaskPriorityDisinherit+0x110>)
 8017184:	4613      	mov	r3, r2
 8017186:	009b      	lsls	r3, r3, #2
 8017188:	4413      	add	r3, r2
 801718a:	009b      	lsls	r3, r3, #2
 801718c:	440b      	add	r3, r1
 801718e:	681b      	ldr	r3, [r3, #0]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d10a      	bne.n	80171aa <xTaskPriorityDisinherit+0xba>
 8017194:	693b      	ldr	r3, [r7, #16]
 8017196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017198:	2201      	movs	r2, #1
 801719a:	fa02 f303 	lsl.w	r3, r2, r3
 801719e:	43da      	mvns	r2, r3
 80171a0:	4b18      	ldr	r3, [pc, #96]	@ (8017204 <xTaskPriorityDisinherit+0x114>)
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	4013      	ands	r3, r2
 80171a6:	4a17      	ldr	r2, [pc, #92]	@ (8017204 <xTaskPriorityDisinherit+0x114>)
 80171a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80171aa:	693b      	ldr	r3, [r7, #16]
 80171ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80171ae:	693b      	ldr	r3, [r7, #16]
 80171b0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80171b2:	693b      	ldr	r3, [r7, #16]
 80171b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171b6:	f1c3 0207 	rsb	r2, r3, #7
 80171ba:	693b      	ldr	r3, [r7, #16]
 80171bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80171be:	693b      	ldr	r3, [r7, #16]
 80171c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171c2:	2201      	movs	r2, #1
 80171c4:	409a      	lsls	r2, r3
 80171c6:	4b0f      	ldr	r3, [pc, #60]	@ (8017204 <xTaskPriorityDisinherit+0x114>)
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	4313      	orrs	r3, r2
 80171cc:	4a0d      	ldr	r2, [pc, #52]	@ (8017204 <xTaskPriorityDisinherit+0x114>)
 80171ce:	6013      	str	r3, [r2, #0]
 80171d0:	693b      	ldr	r3, [r7, #16]
 80171d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80171d4:	4613      	mov	r3, r2
 80171d6:	009b      	lsls	r3, r3, #2
 80171d8:	4413      	add	r3, r2
 80171da:	009b      	lsls	r3, r3, #2
 80171dc:	4a08      	ldr	r2, [pc, #32]	@ (8017200 <xTaskPriorityDisinherit+0x110>)
 80171de:	441a      	add	r2, r3
 80171e0:	693b      	ldr	r3, [r7, #16]
 80171e2:	3304      	adds	r3, #4
 80171e4:	4619      	mov	r1, r3
 80171e6:	4610      	mov	r0, r2
 80171e8:	f7fe facd 	bl	8015786 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80171ec:	2301      	movs	r3, #1
 80171ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80171f0:	697b      	ldr	r3, [r7, #20]
	}
 80171f2:	4618      	mov	r0, r3
 80171f4:	3718      	adds	r7, #24
 80171f6:	46bd      	mov	sp, r7
 80171f8:	bd80      	pop	{r7, pc}
 80171fa:	bf00      	nop
 80171fc:	20013a40 	.word	0x20013a40
 8017200:	20013a44 	.word	0x20013a44
 8017204:	20013b48 	.word	0x20013b48

08017208 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b084      	sub	sp, #16
 801720c:	af00      	add	r7, sp, #0
 801720e:	6078      	str	r0, [r7, #4]
 8017210:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8017212:	4b29      	ldr	r3, [pc, #164]	@ (80172b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8017214:	681b      	ldr	r3, [r3, #0]
 8017216:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017218:	4b28      	ldr	r3, [pc, #160]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 801721a:	681b      	ldr	r3, [r3, #0]
 801721c:	3304      	adds	r3, #4
 801721e:	4618      	mov	r0, r3
 8017220:	f7fe fb0e 	bl	8015840 <uxListRemove>
 8017224:	4603      	mov	r3, r0
 8017226:	2b00      	cmp	r3, #0
 8017228:	d10b      	bne.n	8017242 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801722a:	4b24      	ldr	r3, [pc, #144]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 801722c:	681b      	ldr	r3, [r3, #0]
 801722e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017230:	2201      	movs	r2, #1
 8017232:	fa02 f303 	lsl.w	r3, r2, r3
 8017236:	43da      	mvns	r2, r3
 8017238:	4b21      	ldr	r3, [pc, #132]	@ (80172c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	4013      	ands	r3, r2
 801723e:	4a20      	ldr	r2, [pc, #128]	@ (80172c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8017240:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017248:	d10a      	bne.n	8017260 <prvAddCurrentTaskToDelayedList+0x58>
 801724a:	683b      	ldr	r3, [r7, #0]
 801724c:	2b00      	cmp	r3, #0
 801724e:	d007      	beq.n	8017260 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017250:	4b1a      	ldr	r3, [pc, #104]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8017252:	681b      	ldr	r3, [r3, #0]
 8017254:	3304      	adds	r3, #4
 8017256:	4619      	mov	r1, r3
 8017258:	481a      	ldr	r0, [pc, #104]	@ (80172c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801725a:	f7fe fa94 	bl	8015786 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801725e:	e026      	b.n	80172ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017260:	68fa      	ldr	r2, [r7, #12]
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	4413      	add	r3, r2
 8017266:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017268:	4b14      	ldr	r3, [pc, #80]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 801726a:	681b      	ldr	r3, [r3, #0]
 801726c:	68ba      	ldr	r2, [r7, #8]
 801726e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017270:	68ba      	ldr	r2, [r7, #8]
 8017272:	68fb      	ldr	r3, [r7, #12]
 8017274:	429a      	cmp	r2, r3
 8017276:	d209      	bcs.n	801728c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017278:	4b13      	ldr	r3, [pc, #76]	@ (80172c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 801727a:	681a      	ldr	r2, [r3, #0]
 801727c:	4b0f      	ldr	r3, [pc, #60]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 801727e:	681b      	ldr	r3, [r3, #0]
 8017280:	3304      	adds	r3, #4
 8017282:	4619      	mov	r1, r3
 8017284:	4610      	mov	r0, r2
 8017286:	f7fe faa2 	bl	80157ce <vListInsert>
}
 801728a:	e010      	b.n	80172ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801728c:	4b0f      	ldr	r3, [pc, #60]	@ (80172cc <prvAddCurrentTaskToDelayedList+0xc4>)
 801728e:	681a      	ldr	r2, [r3, #0]
 8017290:	4b0a      	ldr	r3, [pc, #40]	@ (80172bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	3304      	adds	r3, #4
 8017296:	4619      	mov	r1, r3
 8017298:	4610      	mov	r0, r2
 801729a:	f7fe fa98 	bl	80157ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801729e:	4b0c      	ldr	r3, [pc, #48]	@ (80172d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	68ba      	ldr	r2, [r7, #8]
 80172a4:	429a      	cmp	r2, r3
 80172a6:	d202      	bcs.n	80172ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80172a8:	4a09      	ldr	r2, [pc, #36]	@ (80172d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80172aa:	68bb      	ldr	r3, [r7, #8]
 80172ac:	6013      	str	r3, [r2, #0]
}
 80172ae:	bf00      	nop
 80172b0:	3710      	adds	r7, #16
 80172b2:	46bd      	mov	sp, r7
 80172b4:	bd80      	pop	{r7, pc}
 80172b6:	bf00      	nop
 80172b8:	20013b44 	.word	0x20013b44
 80172bc:	20013a40 	.word	0x20013a40
 80172c0:	20013b48 	.word	0x20013b48
 80172c4:	20013b2c 	.word	0x20013b2c
 80172c8:	20013afc 	.word	0x20013afc
 80172cc:	20013af8 	.word	0x20013af8
 80172d0:	20013b60 	.word	0x20013b60

080172d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80172d4:	b480      	push	{r7}
 80172d6:	b085      	sub	sp, #20
 80172d8:	af00      	add	r7, sp, #0
 80172da:	60f8      	str	r0, [r7, #12]
 80172dc:	60b9      	str	r1, [r7, #8]
 80172de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80172e0:	68fb      	ldr	r3, [r7, #12]
 80172e2:	3b04      	subs	r3, #4
 80172e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80172e6:	68fb      	ldr	r3, [r7, #12]
 80172e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80172ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80172ee:	68fb      	ldr	r3, [r7, #12]
 80172f0:	3b04      	subs	r3, #4
 80172f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80172f4:	68bb      	ldr	r3, [r7, #8]
 80172f6:	f023 0201 	bic.w	r2, r3, #1
 80172fa:	68fb      	ldr	r3, [r7, #12]
 80172fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80172fe:	68fb      	ldr	r3, [r7, #12]
 8017300:	3b04      	subs	r3, #4
 8017302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017304:	4a0c      	ldr	r2, [pc, #48]	@ (8017338 <pxPortInitialiseStack+0x64>)
 8017306:	68fb      	ldr	r3, [r7, #12]
 8017308:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801730a:	68fb      	ldr	r3, [r7, #12]
 801730c:	3b14      	subs	r3, #20
 801730e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017310:	687a      	ldr	r2, [r7, #4]
 8017312:	68fb      	ldr	r3, [r7, #12]
 8017314:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017316:	68fb      	ldr	r3, [r7, #12]
 8017318:	3b04      	subs	r3, #4
 801731a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	f06f 0202 	mvn.w	r2, #2
 8017322:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017324:	68fb      	ldr	r3, [r7, #12]
 8017326:	3b20      	subs	r3, #32
 8017328:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801732a:	68fb      	ldr	r3, [r7, #12]
}
 801732c:	4618      	mov	r0, r3
 801732e:	3714      	adds	r7, #20
 8017330:	46bd      	mov	sp, r7
 8017332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017336:	4770      	bx	lr
 8017338:	0801733d 	.word	0x0801733d

0801733c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801733c:	b480      	push	{r7}
 801733e:	b085      	sub	sp, #20
 8017340:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017342:	2300      	movs	r3, #0
 8017344:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017346:	4b15      	ldr	r3, [pc, #84]	@ (801739c <prvTaskExitError+0x60>)
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801734e:	d00d      	beq.n	801736c <prvTaskExitError+0x30>
	__asm volatile
 8017350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017354:	b672      	cpsid	i
 8017356:	f383 8811 	msr	BASEPRI, r3
 801735a:	f3bf 8f6f 	isb	sy
 801735e:	f3bf 8f4f 	dsb	sy
 8017362:	b662      	cpsie	i
 8017364:	60fb      	str	r3, [r7, #12]
}
 8017366:	bf00      	nop
 8017368:	bf00      	nop
 801736a:	e7fd      	b.n	8017368 <prvTaskExitError+0x2c>
	__asm volatile
 801736c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017370:	b672      	cpsid	i
 8017372:	f383 8811 	msr	BASEPRI, r3
 8017376:	f3bf 8f6f 	isb	sy
 801737a:	f3bf 8f4f 	dsb	sy
 801737e:	b662      	cpsie	i
 8017380:	60bb      	str	r3, [r7, #8]
}
 8017382:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017384:	bf00      	nop
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	2b00      	cmp	r3, #0
 801738a:	d0fc      	beq.n	8017386 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801738c:	bf00      	nop
 801738e:	bf00      	nop
 8017390:	3714      	adds	r7, #20
 8017392:	46bd      	mov	sp, r7
 8017394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017398:	4770      	bx	lr
 801739a:	bf00      	nop
 801739c:	20012060 	.word	0x20012060

080173a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80173a0:	4b07      	ldr	r3, [pc, #28]	@ (80173c0 <pxCurrentTCBConst2>)
 80173a2:	6819      	ldr	r1, [r3, #0]
 80173a4:	6808      	ldr	r0, [r1, #0]
 80173a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173aa:	f380 8809 	msr	PSP, r0
 80173ae:	f3bf 8f6f 	isb	sy
 80173b2:	f04f 0000 	mov.w	r0, #0
 80173b6:	f380 8811 	msr	BASEPRI, r0
 80173ba:	4770      	bx	lr
 80173bc:	f3af 8000 	nop.w

080173c0 <pxCurrentTCBConst2>:
 80173c0:	20013a40 	.word	0x20013a40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80173c4:	bf00      	nop
 80173c6:	bf00      	nop

080173c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80173c8:	4808      	ldr	r0, [pc, #32]	@ (80173ec <prvPortStartFirstTask+0x24>)
 80173ca:	6800      	ldr	r0, [r0, #0]
 80173cc:	6800      	ldr	r0, [r0, #0]
 80173ce:	f380 8808 	msr	MSP, r0
 80173d2:	f04f 0000 	mov.w	r0, #0
 80173d6:	f380 8814 	msr	CONTROL, r0
 80173da:	b662      	cpsie	i
 80173dc:	b661      	cpsie	f
 80173de:	f3bf 8f4f 	dsb	sy
 80173e2:	f3bf 8f6f 	isb	sy
 80173e6:	df00      	svc	0
 80173e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80173ea:	bf00      	nop
 80173ec:	e000ed08 	.word	0xe000ed08

080173f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80173f0:	b580      	push	{r7, lr}
 80173f2:	b084      	sub	sp, #16
 80173f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80173f6:	4b37      	ldr	r3, [pc, #220]	@ (80174d4 <xPortStartScheduler+0xe4>)
 80173f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	781b      	ldrb	r3, [r3, #0]
 80173fe:	b2db      	uxtb	r3, r3
 8017400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017402:	68fb      	ldr	r3, [r7, #12]
 8017404:	22ff      	movs	r2, #255	@ 0xff
 8017406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017408:	68fb      	ldr	r3, [r7, #12]
 801740a:	781b      	ldrb	r3, [r3, #0]
 801740c:	b2db      	uxtb	r3, r3
 801740e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017410:	78fb      	ldrb	r3, [r7, #3]
 8017412:	b2db      	uxtb	r3, r3
 8017414:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8017418:	b2da      	uxtb	r2, r3
 801741a:	4b2f      	ldr	r3, [pc, #188]	@ (80174d8 <xPortStartScheduler+0xe8>)
 801741c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801741e:	4b2f      	ldr	r3, [pc, #188]	@ (80174dc <xPortStartScheduler+0xec>)
 8017420:	2207      	movs	r2, #7
 8017422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017424:	e009      	b.n	801743a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8017426:	4b2d      	ldr	r3, [pc, #180]	@ (80174dc <xPortStartScheduler+0xec>)
 8017428:	681b      	ldr	r3, [r3, #0]
 801742a:	3b01      	subs	r3, #1
 801742c:	4a2b      	ldr	r2, [pc, #172]	@ (80174dc <xPortStartScheduler+0xec>)
 801742e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8017430:	78fb      	ldrb	r3, [r7, #3]
 8017432:	b2db      	uxtb	r3, r3
 8017434:	005b      	lsls	r3, r3, #1
 8017436:	b2db      	uxtb	r3, r3
 8017438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801743a:	78fb      	ldrb	r3, [r7, #3]
 801743c:	b2db      	uxtb	r3, r3
 801743e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017442:	2b80      	cmp	r3, #128	@ 0x80
 8017444:	d0ef      	beq.n	8017426 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8017446:	4b25      	ldr	r3, [pc, #148]	@ (80174dc <xPortStartScheduler+0xec>)
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	f1c3 0307 	rsb	r3, r3, #7
 801744e:	2b04      	cmp	r3, #4
 8017450:	d00d      	beq.n	801746e <xPortStartScheduler+0x7e>
	__asm volatile
 8017452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017456:	b672      	cpsid	i
 8017458:	f383 8811 	msr	BASEPRI, r3
 801745c:	f3bf 8f6f 	isb	sy
 8017460:	f3bf 8f4f 	dsb	sy
 8017464:	b662      	cpsie	i
 8017466:	60bb      	str	r3, [r7, #8]
}
 8017468:	bf00      	nop
 801746a:	bf00      	nop
 801746c:	e7fd      	b.n	801746a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801746e:	4b1b      	ldr	r3, [pc, #108]	@ (80174dc <xPortStartScheduler+0xec>)
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	021b      	lsls	r3, r3, #8
 8017474:	4a19      	ldr	r2, [pc, #100]	@ (80174dc <xPortStartScheduler+0xec>)
 8017476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017478:	4b18      	ldr	r3, [pc, #96]	@ (80174dc <xPortStartScheduler+0xec>)
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017480:	4a16      	ldr	r2, [pc, #88]	@ (80174dc <xPortStartScheduler+0xec>)
 8017482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	b2da      	uxtb	r2, r3
 8017488:	68fb      	ldr	r3, [r7, #12]
 801748a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801748c:	4b14      	ldr	r3, [pc, #80]	@ (80174e0 <xPortStartScheduler+0xf0>)
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	4a13      	ldr	r2, [pc, #76]	@ (80174e0 <xPortStartScheduler+0xf0>)
 8017492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017498:	4b11      	ldr	r3, [pc, #68]	@ (80174e0 <xPortStartScheduler+0xf0>)
 801749a:	681b      	ldr	r3, [r3, #0]
 801749c:	4a10      	ldr	r2, [pc, #64]	@ (80174e0 <xPortStartScheduler+0xf0>)
 801749e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80174a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80174a4:	f000 f8dc 	bl	8017660 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80174a8:	4b0e      	ldr	r3, [pc, #56]	@ (80174e4 <xPortStartScheduler+0xf4>)
 80174aa:	2200      	movs	r2, #0
 80174ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80174ae:	f000 f8fb 	bl	80176a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80174b2:	4b0d      	ldr	r3, [pc, #52]	@ (80174e8 <xPortStartScheduler+0xf8>)
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	4a0c      	ldr	r2, [pc, #48]	@ (80174e8 <xPortStartScheduler+0xf8>)
 80174b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80174bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80174be:	f7ff ff83 	bl	80173c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80174c2:	f7ff fb81 	bl	8016bc8 <vTaskSwitchContext>
	prvTaskExitError();
 80174c6:	f7ff ff39 	bl	801733c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80174ca:	2300      	movs	r3, #0
}
 80174cc:	4618      	mov	r0, r3
 80174ce:	3710      	adds	r7, #16
 80174d0:	46bd      	mov	sp, r7
 80174d2:	bd80      	pop	{r7, pc}
 80174d4:	e000e400 	.word	0xe000e400
 80174d8:	20013b6c 	.word	0x20013b6c
 80174dc:	20013b70 	.word	0x20013b70
 80174e0:	e000ed20 	.word	0xe000ed20
 80174e4:	20012060 	.word	0x20012060
 80174e8:	e000ef34 	.word	0xe000ef34

080174ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80174ec:	b480      	push	{r7}
 80174ee:	b083      	sub	sp, #12
 80174f0:	af00      	add	r7, sp, #0
	__asm volatile
 80174f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174f6:	b672      	cpsid	i
 80174f8:	f383 8811 	msr	BASEPRI, r3
 80174fc:	f3bf 8f6f 	isb	sy
 8017500:	f3bf 8f4f 	dsb	sy
 8017504:	b662      	cpsie	i
 8017506:	607b      	str	r3, [r7, #4]
}
 8017508:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801750a:	4b11      	ldr	r3, [pc, #68]	@ (8017550 <vPortEnterCritical+0x64>)
 801750c:	681b      	ldr	r3, [r3, #0]
 801750e:	3301      	adds	r3, #1
 8017510:	4a0f      	ldr	r2, [pc, #60]	@ (8017550 <vPortEnterCritical+0x64>)
 8017512:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017514:	4b0e      	ldr	r3, [pc, #56]	@ (8017550 <vPortEnterCritical+0x64>)
 8017516:	681b      	ldr	r3, [r3, #0]
 8017518:	2b01      	cmp	r3, #1
 801751a:	d112      	bne.n	8017542 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801751c:	4b0d      	ldr	r3, [pc, #52]	@ (8017554 <vPortEnterCritical+0x68>)
 801751e:	681b      	ldr	r3, [r3, #0]
 8017520:	b2db      	uxtb	r3, r3
 8017522:	2b00      	cmp	r3, #0
 8017524:	d00d      	beq.n	8017542 <vPortEnterCritical+0x56>
	__asm volatile
 8017526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801752a:	b672      	cpsid	i
 801752c:	f383 8811 	msr	BASEPRI, r3
 8017530:	f3bf 8f6f 	isb	sy
 8017534:	f3bf 8f4f 	dsb	sy
 8017538:	b662      	cpsie	i
 801753a:	603b      	str	r3, [r7, #0]
}
 801753c:	bf00      	nop
 801753e:	bf00      	nop
 8017540:	e7fd      	b.n	801753e <vPortEnterCritical+0x52>
	}
}
 8017542:	bf00      	nop
 8017544:	370c      	adds	r7, #12
 8017546:	46bd      	mov	sp, r7
 8017548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801754c:	4770      	bx	lr
 801754e:	bf00      	nop
 8017550:	20012060 	.word	0x20012060
 8017554:	e000ed04 	.word	0xe000ed04

08017558 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017558:	b480      	push	{r7}
 801755a:	b083      	sub	sp, #12
 801755c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801755e:	4b13      	ldr	r3, [pc, #76]	@ (80175ac <vPortExitCritical+0x54>)
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	2b00      	cmp	r3, #0
 8017564:	d10d      	bne.n	8017582 <vPortExitCritical+0x2a>
	__asm volatile
 8017566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801756a:	b672      	cpsid	i
 801756c:	f383 8811 	msr	BASEPRI, r3
 8017570:	f3bf 8f6f 	isb	sy
 8017574:	f3bf 8f4f 	dsb	sy
 8017578:	b662      	cpsie	i
 801757a:	607b      	str	r3, [r7, #4]
}
 801757c:	bf00      	nop
 801757e:	bf00      	nop
 8017580:	e7fd      	b.n	801757e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017582:	4b0a      	ldr	r3, [pc, #40]	@ (80175ac <vPortExitCritical+0x54>)
 8017584:	681b      	ldr	r3, [r3, #0]
 8017586:	3b01      	subs	r3, #1
 8017588:	4a08      	ldr	r2, [pc, #32]	@ (80175ac <vPortExitCritical+0x54>)
 801758a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801758c:	4b07      	ldr	r3, [pc, #28]	@ (80175ac <vPortExitCritical+0x54>)
 801758e:	681b      	ldr	r3, [r3, #0]
 8017590:	2b00      	cmp	r3, #0
 8017592:	d105      	bne.n	80175a0 <vPortExitCritical+0x48>
 8017594:	2300      	movs	r3, #0
 8017596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017598:	683b      	ldr	r3, [r7, #0]
 801759a:	f383 8811 	msr	BASEPRI, r3
}
 801759e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80175a0:	bf00      	nop
 80175a2:	370c      	adds	r7, #12
 80175a4:	46bd      	mov	sp, r7
 80175a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175aa:	4770      	bx	lr
 80175ac:	20012060 	.word	0x20012060

080175b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80175b0:	f3ef 8009 	mrs	r0, PSP
 80175b4:	f3bf 8f6f 	isb	sy
 80175b8:	4b15      	ldr	r3, [pc, #84]	@ (8017610 <pxCurrentTCBConst>)
 80175ba:	681a      	ldr	r2, [r3, #0]
 80175bc:	f01e 0f10 	tst.w	lr, #16
 80175c0:	bf08      	it	eq
 80175c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80175c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175ca:	6010      	str	r0, [r2, #0]
 80175cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80175d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80175d4:	b672      	cpsid	i
 80175d6:	f380 8811 	msr	BASEPRI, r0
 80175da:	f3bf 8f4f 	dsb	sy
 80175de:	f3bf 8f6f 	isb	sy
 80175e2:	b662      	cpsie	i
 80175e4:	f7ff faf0 	bl	8016bc8 <vTaskSwitchContext>
 80175e8:	f04f 0000 	mov.w	r0, #0
 80175ec:	f380 8811 	msr	BASEPRI, r0
 80175f0:	bc09      	pop	{r0, r3}
 80175f2:	6819      	ldr	r1, [r3, #0]
 80175f4:	6808      	ldr	r0, [r1, #0]
 80175f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175fa:	f01e 0f10 	tst.w	lr, #16
 80175fe:	bf08      	it	eq
 8017600:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017604:	f380 8809 	msr	PSP, r0
 8017608:	f3bf 8f6f 	isb	sy
 801760c:	4770      	bx	lr
 801760e:	bf00      	nop

08017610 <pxCurrentTCBConst>:
 8017610:	20013a40 	.word	0x20013a40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017614:	bf00      	nop
 8017616:	bf00      	nop

08017618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b082      	sub	sp, #8
 801761c:	af00      	add	r7, sp, #0
	__asm volatile
 801761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017622:	b672      	cpsid	i
 8017624:	f383 8811 	msr	BASEPRI, r3
 8017628:	f3bf 8f6f 	isb	sy
 801762c:	f3bf 8f4f 	dsb	sy
 8017630:	b662      	cpsie	i
 8017632:	607b      	str	r3, [r7, #4]
}
 8017634:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017636:	f7ff fa0b 	bl	8016a50 <xTaskIncrementTick>
 801763a:	4603      	mov	r3, r0
 801763c:	2b00      	cmp	r3, #0
 801763e:	d003      	beq.n	8017648 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017640:	4b06      	ldr	r3, [pc, #24]	@ (801765c <SysTick_Handler+0x44>)
 8017642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017646:	601a      	str	r2, [r3, #0]
 8017648:	2300      	movs	r3, #0
 801764a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801764c:	683b      	ldr	r3, [r7, #0]
 801764e:	f383 8811 	msr	BASEPRI, r3
}
 8017652:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017654:	bf00      	nop
 8017656:	3708      	adds	r7, #8
 8017658:	46bd      	mov	sp, r7
 801765a:	bd80      	pop	{r7, pc}
 801765c:	e000ed04 	.word	0xe000ed04

08017660 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017660:	b480      	push	{r7}
 8017662:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017664:	4b0b      	ldr	r3, [pc, #44]	@ (8017694 <vPortSetupTimerInterrupt+0x34>)
 8017666:	2200      	movs	r2, #0
 8017668:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801766a:	4b0b      	ldr	r3, [pc, #44]	@ (8017698 <vPortSetupTimerInterrupt+0x38>)
 801766c:	2200      	movs	r2, #0
 801766e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017670:	4b0a      	ldr	r3, [pc, #40]	@ (801769c <vPortSetupTimerInterrupt+0x3c>)
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	4a0a      	ldr	r2, [pc, #40]	@ (80176a0 <vPortSetupTimerInterrupt+0x40>)
 8017676:	fba2 2303 	umull	r2, r3, r2, r3
 801767a:	099b      	lsrs	r3, r3, #6
 801767c:	4a09      	ldr	r2, [pc, #36]	@ (80176a4 <vPortSetupTimerInterrupt+0x44>)
 801767e:	3b01      	subs	r3, #1
 8017680:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017682:	4b04      	ldr	r3, [pc, #16]	@ (8017694 <vPortSetupTimerInterrupt+0x34>)
 8017684:	2207      	movs	r2, #7
 8017686:	601a      	str	r2, [r3, #0]
}
 8017688:	bf00      	nop
 801768a:	46bd      	mov	sp, r7
 801768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017690:	4770      	bx	lr
 8017692:	bf00      	nop
 8017694:	e000e010 	.word	0xe000e010
 8017698:	e000e018 	.word	0xe000e018
 801769c:	20012000 	.word	0x20012000
 80176a0:	10624dd3 	.word	0x10624dd3
 80176a4:	e000e014 	.word	0xe000e014

080176a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80176a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80176b8 <vPortEnableVFP+0x10>
 80176ac:	6801      	ldr	r1, [r0, #0]
 80176ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80176b2:	6001      	str	r1, [r0, #0]
 80176b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80176b6:	bf00      	nop
 80176b8:	e000ed88 	.word	0xe000ed88

080176bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80176bc:	b480      	push	{r7}
 80176be:	b085      	sub	sp, #20
 80176c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80176c2:	f3ef 8305 	mrs	r3, IPSR
 80176c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	2b0f      	cmp	r3, #15
 80176cc:	d917      	bls.n	80176fe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80176ce:	4a1a      	ldr	r2, [pc, #104]	@ (8017738 <vPortValidateInterruptPriority+0x7c>)
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	4413      	add	r3, r2
 80176d4:	781b      	ldrb	r3, [r3, #0]
 80176d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80176d8:	4b18      	ldr	r3, [pc, #96]	@ (801773c <vPortValidateInterruptPriority+0x80>)
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	7afa      	ldrb	r2, [r7, #11]
 80176de:	429a      	cmp	r2, r3
 80176e0:	d20d      	bcs.n	80176fe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80176e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176e6:	b672      	cpsid	i
 80176e8:	f383 8811 	msr	BASEPRI, r3
 80176ec:	f3bf 8f6f 	isb	sy
 80176f0:	f3bf 8f4f 	dsb	sy
 80176f4:	b662      	cpsie	i
 80176f6:	607b      	str	r3, [r7, #4]
}
 80176f8:	bf00      	nop
 80176fa:	bf00      	nop
 80176fc:	e7fd      	b.n	80176fa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80176fe:	4b10      	ldr	r3, [pc, #64]	@ (8017740 <vPortValidateInterruptPriority+0x84>)
 8017700:	681b      	ldr	r3, [r3, #0]
 8017702:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017706:	4b0f      	ldr	r3, [pc, #60]	@ (8017744 <vPortValidateInterruptPriority+0x88>)
 8017708:	681b      	ldr	r3, [r3, #0]
 801770a:	429a      	cmp	r2, r3
 801770c:	d90d      	bls.n	801772a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017712:	b672      	cpsid	i
 8017714:	f383 8811 	msr	BASEPRI, r3
 8017718:	f3bf 8f6f 	isb	sy
 801771c:	f3bf 8f4f 	dsb	sy
 8017720:	b662      	cpsie	i
 8017722:	603b      	str	r3, [r7, #0]
}
 8017724:	bf00      	nop
 8017726:	bf00      	nop
 8017728:	e7fd      	b.n	8017726 <vPortValidateInterruptPriority+0x6a>
	}
 801772a:	bf00      	nop
 801772c:	3714      	adds	r7, #20
 801772e:	46bd      	mov	sp, r7
 8017730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017734:	4770      	bx	lr
 8017736:	bf00      	nop
 8017738:	e000e3f0 	.word	0xe000e3f0
 801773c:	20013b6c 	.word	0x20013b6c
 8017740:	e000ed0c 	.word	0xe000ed0c
 8017744:	20013b70 	.word	0x20013b70

08017748 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017748:	b580      	push	{r7, lr}
 801774a:	b08a      	sub	sp, #40	@ 0x28
 801774c:	af00      	add	r7, sp, #0
 801774e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017750:	2300      	movs	r3, #0
 8017752:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017754:	f7ff f8ac 	bl	80168b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017758:	4b5f      	ldr	r3, [pc, #380]	@ (80178d8 <pvPortMalloc+0x190>)
 801775a:	681b      	ldr	r3, [r3, #0]
 801775c:	2b00      	cmp	r3, #0
 801775e:	d101      	bne.n	8017764 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017760:	f000 f924 	bl	80179ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017764:	4b5d      	ldr	r3, [pc, #372]	@ (80178dc <pvPortMalloc+0x194>)
 8017766:	681a      	ldr	r2, [r3, #0]
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	4013      	ands	r3, r2
 801776c:	2b00      	cmp	r3, #0
 801776e:	f040 8094 	bne.w	801789a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	2b00      	cmp	r3, #0
 8017776:	d020      	beq.n	80177ba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017778:	2208      	movs	r2, #8
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	4413      	add	r3, r2
 801777e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	f003 0307 	and.w	r3, r3, #7
 8017786:	2b00      	cmp	r3, #0
 8017788:	d017      	beq.n	80177ba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	f023 0307 	bic.w	r3, r3, #7
 8017790:	3308      	adds	r3, #8
 8017792:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	f003 0307 	and.w	r3, r3, #7
 801779a:	2b00      	cmp	r3, #0
 801779c:	d00d      	beq.n	80177ba <pvPortMalloc+0x72>
	__asm volatile
 801779e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177a2:	b672      	cpsid	i
 80177a4:	f383 8811 	msr	BASEPRI, r3
 80177a8:	f3bf 8f6f 	isb	sy
 80177ac:	f3bf 8f4f 	dsb	sy
 80177b0:	b662      	cpsie	i
 80177b2:	617b      	str	r3, [r7, #20]
}
 80177b4:	bf00      	nop
 80177b6:	bf00      	nop
 80177b8:	e7fd      	b.n	80177b6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d06c      	beq.n	801789a <pvPortMalloc+0x152>
 80177c0:	4b47      	ldr	r3, [pc, #284]	@ (80178e0 <pvPortMalloc+0x198>)
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	687a      	ldr	r2, [r7, #4]
 80177c6:	429a      	cmp	r2, r3
 80177c8:	d867      	bhi.n	801789a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80177ca:	4b46      	ldr	r3, [pc, #280]	@ (80178e4 <pvPortMalloc+0x19c>)
 80177cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80177ce:	4b45      	ldr	r3, [pc, #276]	@ (80178e4 <pvPortMalloc+0x19c>)
 80177d0:	681b      	ldr	r3, [r3, #0]
 80177d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80177d4:	e004      	b.n	80177e0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80177d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80177da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80177e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177e2:	685b      	ldr	r3, [r3, #4]
 80177e4:	687a      	ldr	r2, [r7, #4]
 80177e6:	429a      	cmp	r2, r3
 80177e8:	d903      	bls.n	80177f2 <pvPortMalloc+0xaa>
 80177ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177ec:	681b      	ldr	r3, [r3, #0]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d1f1      	bne.n	80177d6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80177f2:	4b39      	ldr	r3, [pc, #228]	@ (80178d8 <pvPortMalloc+0x190>)
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80177f8:	429a      	cmp	r2, r3
 80177fa:	d04e      	beq.n	801789a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80177fc:	6a3b      	ldr	r3, [r7, #32]
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	2208      	movs	r2, #8
 8017802:	4413      	add	r3, r2
 8017804:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017808:	681a      	ldr	r2, [r3, #0]
 801780a:	6a3b      	ldr	r3, [r7, #32]
 801780c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017810:	685a      	ldr	r2, [r3, #4]
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	1ad2      	subs	r2, r2, r3
 8017816:	2308      	movs	r3, #8
 8017818:	005b      	lsls	r3, r3, #1
 801781a:	429a      	cmp	r2, r3
 801781c:	d922      	bls.n	8017864 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801781e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	4413      	add	r3, r2
 8017824:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017826:	69bb      	ldr	r3, [r7, #24]
 8017828:	f003 0307 	and.w	r3, r3, #7
 801782c:	2b00      	cmp	r3, #0
 801782e:	d00d      	beq.n	801784c <pvPortMalloc+0x104>
	__asm volatile
 8017830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017834:	b672      	cpsid	i
 8017836:	f383 8811 	msr	BASEPRI, r3
 801783a:	f3bf 8f6f 	isb	sy
 801783e:	f3bf 8f4f 	dsb	sy
 8017842:	b662      	cpsie	i
 8017844:	613b      	str	r3, [r7, #16]
}
 8017846:	bf00      	nop
 8017848:	bf00      	nop
 801784a:	e7fd      	b.n	8017848 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801784c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801784e:	685a      	ldr	r2, [r3, #4]
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	1ad2      	subs	r2, r2, r3
 8017854:	69bb      	ldr	r3, [r7, #24]
 8017856:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801785a:	687a      	ldr	r2, [r7, #4]
 801785c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801785e:	69b8      	ldr	r0, [r7, #24]
 8017860:	f000 f906 	bl	8017a70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017864:	4b1e      	ldr	r3, [pc, #120]	@ (80178e0 <pvPortMalloc+0x198>)
 8017866:	681a      	ldr	r2, [r3, #0]
 8017868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801786a:	685b      	ldr	r3, [r3, #4]
 801786c:	1ad3      	subs	r3, r2, r3
 801786e:	4a1c      	ldr	r2, [pc, #112]	@ (80178e0 <pvPortMalloc+0x198>)
 8017870:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017872:	4b1b      	ldr	r3, [pc, #108]	@ (80178e0 <pvPortMalloc+0x198>)
 8017874:	681a      	ldr	r2, [r3, #0]
 8017876:	4b1c      	ldr	r3, [pc, #112]	@ (80178e8 <pvPortMalloc+0x1a0>)
 8017878:	681b      	ldr	r3, [r3, #0]
 801787a:	429a      	cmp	r2, r3
 801787c:	d203      	bcs.n	8017886 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801787e:	4b18      	ldr	r3, [pc, #96]	@ (80178e0 <pvPortMalloc+0x198>)
 8017880:	681b      	ldr	r3, [r3, #0]
 8017882:	4a19      	ldr	r2, [pc, #100]	@ (80178e8 <pvPortMalloc+0x1a0>)
 8017884:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017888:	685a      	ldr	r2, [r3, #4]
 801788a:	4b14      	ldr	r3, [pc, #80]	@ (80178dc <pvPortMalloc+0x194>)
 801788c:	681b      	ldr	r3, [r3, #0]
 801788e:	431a      	orrs	r2, r3
 8017890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017892:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017896:	2200      	movs	r2, #0
 8017898:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801789a:	f7ff f817 	bl	80168cc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801789e:	69fb      	ldr	r3, [r7, #28]
 80178a0:	2b00      	cmp	r3, #0
 80178a2:	d101      	bne.n	80178a8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80178a4:	f7e8 fe5c 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80178a8:	69fb      	ldr	r3, [r7, #28]
 80178aa:	f003 0307 	and.w	r3, r3, #7
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d00d      	beq.n	80178ce <pvPortMalloc+0x186>
	__asm volatile
 80178b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178b6:	b672      	cpsid	i
 80178b8:	f383 8811 	msr	BASEPRI, r3
 80178bc:	f3bf 8f6f 	isb	sy
 80178c0:	f3bf 8f4f 	dsb	sy
 80178c4:	b662      	cpsie	i
 80178c6:	60fb      	str	r3, [r7, #12]
}
 80178c8:	bf00      	nop
 80178ca:	bf00      	nop
 80178cc:	e7fd      	b.n	80178ca <pvPortMalloc+0x182>
	return pvReturn;
 80178ce:	69fb      	ldr	r3, [r7, #28]
}
 80178d0:	4618      	mov	r0, r3
 80178d2:	3728      	adds	r7, #40	@ 0x28
 80178d4:	46bd      	mov	sp, r7
 80178d6:	bd80      	pop	{r7, pc}
 80178d8:	2001bb7c 	.word	0x2001bb7c
 80178dc:	2001bb88 	.word	0x2001bb88
 80178e0:	2001bb80 	.word	0x2001bb80
 80178e4:	2001bb74 	.word	0x2001bb74
 80178e8:	2001bb84 	.word	0x2001bb84

080178ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80178ec:	b580      	push	{r7, lr}
 80178ee:	b086      	sub	sp, #24
 80178f0:	af00      	add	r7, sp, #0
 80178f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d04e      	beq.n	801799c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80178fe:	2308      	movs	r3, #8
 8017900:	425b      	negs	r3, r3
 8017902:	697a      	ldr	r2, [r7, #20]
 8017904:	4413      	add	r3, r2
 8017906:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017908:	697b      	ldr	r3, [r7, #20]
 801790a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801790c:	693b      	ldr	r3, [r7, #16]
 801790e:	685a      	ldr	r2, [r3, #4]
 8017910:	4b24      	ldr	r3, [pc, #144]	@ (80179a4 <vPortFree+0xb8>)
 8017912:	681b      	ldr	r3, [r3, #0]
 8017914:	4013      	ands	r3, r2
 8017916:	2b00      	cmp	r3, #0
 8017918:	d10d      	bne.n	8017936 <vPortFree+0x4a>
	__asm volatile
 801791a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801791e:	b672      	cpsid	i
 8017920:	f383 8811 	msr	BASEPRI, r3
 8017924:	f3bf 8f6f 	isb	sy
 8017928:	f3bf 8f4f 	dsb	sy
 801792c:	b662      	cpsie	i
 801792e:	60fb      	str	r3, [r7, #12]
}
 8017930:	bf00      	nop
 8017932:	bf00      	nop
 8017934:	e7fd      	b.n	8017932 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017936:	693b      	ldr	r3, [r7, #16]
 8017938:	681b      	ldr	r3, [r3, #0]
 801793a:	2b00      	cmp	r3, #0
 801793c:	d00d      	beq.n	801795a <vPortFree+0x6e>
	__asm volatile
 801793e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017942:	b672      	cpsid	i
 8017944:	f383 8811 	msr	BASEPRI, r3
 8017948:	f3bf 8f6f 	isb	sy
 801794c:	f3bf 8f4f 	dsb	sy
 8017950:	b662      	cpsie	i
 8017952:	60bb      	str	r3, [r7, #8]
}
 8017954:	bf00      	nop
 8017956:	bf00      	nop
 8017958:	e7fd      	b.n	8017956 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801795a:	693b      	ldr	r3, [r7, #16]
 801795c:	685a      	ldr	r2, [r3, #4]
 801795e:	4b11      	ldr	r3, [pc, #68]	@ (80179a4 <vPortFree+0xb8>)
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	4013      	ands	r3, r2
 8017964:	2b00      	cmp	r3, #0
 8017966:	d019      	beq.n	801799c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017968:	693b      	ldr	r3, [r7, #16]
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d115      	bne.n	801799c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017970:	693b      	ldr	r3, [r7, #16]
 8017972:	685a      	ldr	r2, [r3, #4]
 8017974:	4b0b      	ldr	r3, [pc, #44]	@ (80179a4 <vPortFree+0xb8>)
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	43db      	mvns	r3, r3
 801797a:	401a      	ands	r2, r3
 801797c:	693b      	ldr	r3, [r7, #16]
 801797e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017980:	f7fe ff96 	bl	80168b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017984:	693b      	ldr	r3, [r7, #16]
 8017986:	685a      	ldr	r2, [r3, #4]
 8017988:	4b07      	ldr	r3, [pc, #28]	@ (80179a8 <vPortFree+0xbc>)
 801798a:	681b      	ldr	r3, [r3, #0]
 801798c:	4413      	add	r3, r2
 801798e:	4a06      	ldr	r2, [pc, #24]	@ (80179a8 <vPortFree+0xbc>)
 8017990:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017992:	6938      	ldr	r0, [r7, #16]
 8017994:	f000 f86c 	bl	8017a70 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017998:	f7fe ff98 	bl	80168cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801799c:	bf00      	nop
 801799e:	3718      	adds	r7, #24
 80179a0:	46bd      	mov	sp, r7
 80179a2:	bd80      	pop	{r7, pc}
 80179a4:	2001bb88 	.word	0x2001bb88
 80179a8:	2001bb80 	.word	0x2001bb80

080179ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80179ac:	b480      	push	{r7}
 80179ae:	b085      	sub	sp, #20
 80179b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80179b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80179b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80179b8:	4b27      	ldr	r3, [pc, #156]	@ (8017a58 <prvHeapInit+0xac>)
 80179ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	f003 0307 	and.w	r3, r3, #7
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d00c      	beq.n	80179e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80179c6:	68fb      	ldr	r3, [r7, #12]
 80179c8:	3307      	adds	r3, #7
 80179ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	f023 0307 	bic.w	r3, r3, #7
 80179d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80179d4:	68ba      	ldr	r2, [r7, #8]
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	1ad3      	subs	r3, r2, r3
 80179da:	4a1f      	ldr	r2, [pc, #124]	@ (8017a58 <prvHeapInit+0xac>)
 80179dc:	4413      	add	r3, r2
 80179de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80179e0:	68fb      	ldr	r3, [r7, #12]
 80179e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80179e4:	4a1d      	ldr	r2, [pc, #116]	@ (8017a5c <prvHeapInit+0xb0>)
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80179ea:	4b1c      	ldr	r3, [pc, #112]	@ (8017a5c <prvHeapInit+0xb0>)
 80179ec:	2200      	movs	r2, #0
 80179ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	68ba      	ldr	r2, [r7, #8]
 80179f4:	4413      	add	r3, r2
 80179f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80179f8:	2208      	movs	r2, #8
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	1a9b      	subs	r3, r3, r2
 80179fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	f023 0307 	bic.w	r3, r3, #7
 8017a06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017a08:	68fb      	ldr	r3, [r7, #12]
 8017a0a:	4a15      	ldr	r2, [pc, #84]	@ (8017a60 <prvHeapInit+0xb4>)
 8017a0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017a0e:	4b14      	ldr	r3, [pc, #80]	@ (8017a60 <prvHeapInit+0xb4>)
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	2200      	movs	r2, #0
 8017a14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017a16:	4b12      	ldr	r3, [pc, #72]	@ (8017a60 <prvHeapInit+0xb4>)
 8017a18:	681b      	ldr	r3, [r3, #0]
 8017a1a:	2200      	movs	r2, #0
 8017a1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017a22:	683b      	ldr	r3, [r7, #0]
 8017a24:	68fa      	ldr	r2, [r7, #12]
 8017a26:	1ad2      	subs	r2, r2, r3
 8017a28:	683b      	ldr	r3, [r7, #0]
 8017a2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8017a60 <prvHeapInit+0xb4>)
 8017a2e:	681a      	ldr	r2, [r3, #0]
 8017a30:	683b      	ldr	r3, [r7, #0]
 8017a32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017a34:	683b      	ldr	r3, [r7, #0]
 8017a36:	685b      	ldr	r3, [r3, #4]
 8017a38:	4a0a      	ldr	r2, [pc, #40]	@ (8017a64 <prvHeapInit+0xb8>)
 8017a3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017a3c:	683b      	ldr	r3, [r7, #0]
 8017a3e:	685b      	ldr	r3, [r3, #4]
 8017a40:	4a09      	ldr	r2, [pc, #36]	@ (8017a68 <prvHeapInit+0xbc>)
 8017a42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017a44:	4b09      	ldr	r3, [pc, #36]	@ (8017a6c <prvHeapInit+0xc0>)
 8017a46:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017a4a:	601a      	str	r2, [r3, #0]
}
 8017a4c:	bf00      	nop
 8017a4e:	3714      	adds	r7, #20
 8017a50:	46bd      	mov	sp, r7
 8017a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a56:	4770      	bx	lr
 8017a58:	20013b74 	.word	0x20013b74
 8017a5c:	2001bb74 	.word	0x2001bb74
 8017a60:	2001bb7c 	.word	0x2001bb7c
 8017a64:	2001bb84 	.word	0x2001bb84
 8017a68:	2001bb80 	.word	0x2001bb80
 8017a6c:	2001bb88 	.word	0x2001bb88

08017a70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017a70:	b480      	push	{r7}
 8017a72:	b085      	sub	sp, #20
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017a78:	4b28      	ldr	r3, [pc, #160]	@ (8017b1c <prvInsertBlockIntoFreeList+0xac>)
 8017a7a:	60fb      	str	r3, [r7, #12]
 8017a7c:	e002      	b.n	8017a84 <prvInsertBlockIntoFreeList+0x14>
 8017a7e:	68fb      	ldr	r3, [r7, #12]
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	60fb      	str	r3, [r7, #12]
 8017a84:	68fb      	ldr	r3, [r7, #12]
 8017a86:	681b      	ldr	r3, [r3, #0]
 8017a88:	687a      	ldr	r2, [r7, #4]
 8017a8a:	429a      	cmp	r2, r3
 8017a8c:	d8f7      	bhi.n	8017a7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017a8e:	68fb      	ldr	r3, [r7, #12]
 8017a90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	685b      	ldr	r3, [r3, #4]
 8017a96:	68ba      	ldr	r2, [r7, #8]
 8017a98:	4413      	add	r3, r2
 8017a9a:	687a      	ldr	r2, [r7, #4]
 8017a9c:	429a      	cmp	r2, r3
 8017a9e:	d108      	bne.n	8017ab2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017aa0:	68fb      	ldr	r3, [r7, #12]
 8017aa2:	685a      	ldr	r2, [r3, #4]
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	685b      	ldr	r3, [r3, #4]
 8017aa8:	441a      	add	r2, r3
 8017aaa:	68fb      	ldr	r3, [r7, #12]
 8017aac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017aae:	68fb      	ldr	r3, [r7, #12]
 8017ab0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017ab2:	687b      	ldr	r3, [r7, #4]
 8017ab4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	685b      	ldr	r3, [r3, #4]
 8017aba:	68ba      	ldr	r2, [r7, #8]
 8017abc:	441a      	add	r2, r3
 8017abe:	68fb      	ldr	r3, [r7, #12]
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	429a      	cmp	r2, r3
 8017ac4:	d118      	bne.n	8017af8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017ac6:	68fb      	ldr	r3, [r7, #12]
 8017ac8:	681a      	ldr	r2, [r3, #0]
 8017aca:	4b15      	ldr	r3, [pc, #84]	@ (8017b20 <prvInsertBlockIntoFreeList+0xb0>)
 8017acc:	681b      	ldr	r3, [r3, #0]
 8017ace:	429a      	cmp	r2, r3
 8017ad0:	d00d      	beq.n	8017aee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	685a      	ldr	r2, [r3, #4]
 8017ad6:	68fb      	ldr	r3, [r7, #12]
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	685b      	ldr	r3, [r3, #4]
 8017adc:	441a      	add	r2, r3
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017ae2:	68fb      	ldr	r3, [r7, #12]
 8017ae4:	681b      	ldr	r3, [r3, #0]
 8017ae6:	681a      	ldr	r2, [r3, #0]
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	601a      	str	r2, [r3, #0]
 8017aec:	e008      	b.n	8017b00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017aee:	4b0c      	ldr	r3, [pc, #48]	@ (8017b20 <prvInsertBlockIntoFreeList+0xb0>)
 8017af0:	681a      	ldr	r2, [r3, #0]
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	601a      	str	r2, [r3, #0]
 8017af6:	e003      	b.n	8017b00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017af8:	68fb      	ldr	r3, [r7, #12]
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017b00:	68fa      	ldr	r2, [r7, #12]
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	429a      	cmp	r2, r3
 8017b06:	d002      	beq.n	8017b0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017b08:	68fb      	ldr	r3, [r7, #12]
 8017b0a:	687a      	ldr	r2, [r7, #4]
 8017b0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017b0e:	bf00      	nop
 8017b10:	3714      	adds	r7, #20
 8017b12:	46bd      	mov	sp, r7
 8017b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b18:	4770      	bx	lr
 8017b1a:	bf00      	nop
 8017b1c:	2001bb74 	.word	0x2001bb74
 8017b20:	2001bb7c 	.word	0x2001bb7c

08017b24 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8017b24:	b580      	push	{r7, lr}
 8017b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8017b28:	2201      	movs	r2, #1
 8017b2a:	490e      	ldr	r1, [pc, #56]	@ (8017b64 <MX_USB_HOST_Init+0x40>)
 8017b2c:	480e      	ldr	r0, [pc, #56]	@ (8017b68 <MX_USB_HOST_Init+0x44>)
 8017b2e:	f7fb fde3 	bl	80136f8 <USBH_Init>
 8017b32:	4603      	mov	r3, r0
 8017b34:	2b00      	cmp	r3, #0
 8017b36:	d001      	beq.n	8017b3c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8017b38:	f7ea f9da 	bl	8001ef0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8017b3c:	490b      	ldr	r1, [pc, #44]	@ (8017b6c <MX_USB_HOST_Init+0x48>)
 8017b3e:	480a      	ldr	r0, [pc, #40]	@ (8017b68 <MX_USB_HOST_Init+0x44>)
 8017b40:	f7fb fead 	bl	801389e <USBH_RegisterClass>
 8017b44:	4603      	mov	r3, r0
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d001      	beq.n	8017b4e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8017b4a:	f7ea f9d1 	bl	8001ef0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8017b4e:	4806      	ldr	r0, [pc, #24]	@ (8017b68 <MX_USB_HOST_Init+0x44>)
 8017b50:	f7fb ff31 	bl	80139b6 <USBH_Start>
 8017b54:	4603      	mov	r3, r0
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	d001      	beq.n	8017b5e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8017b5a:	f7ea f9c9 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8017b5e:	bf00      	nop
 8017b60:	bd80      	pop	{r7, pc}
 8017b62:	bf00      	nop
 8017b64:	08017b71 	.word	0x08017b71
 8017b68:	2001bb8c 	.word	0x2001bb8c
 8017b6c:	20012040 	.word	0x20012040

08017b70 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017b70:	b480      	push	{r7}
 8017b72:	b083      	sub	sp, #12
 8017b74:	af00      	add	r7, sp, #0
 8017b76:	6078      	str	r0, [r7, #4]
 8017b78:	460b      	mov	r3, r1
 8017b7a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8017b7c:	78fb      	ldrb	r3, [r7, #3]
 8017b7e:	3b01      	subs	r3, #1
 8017b80:	2b04      	cmp	r3, #4
 8017b82:	d819      	bhi.n	8017bb8 <USBH_UserProcess+0x48>
 8017b84:	a201      	add	r2, pc, #4	@ (adr r2, 8017b8c <USBH_UserProcess+0x1c>)
 8017b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b8a:	bf00      	nop
 8017b8c:	08017bb9 	.word	0x08017bb9
 8017b90:	08017ba9 	.word	0x08017ba9
 8017b94:	08017bb9 	.word	0x08017bb9
 8017b98:	08017bb1 	.word	0x08017bb1
 8017b9c:	08017ba1 	.word	0x08017ba1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8017ba0:	4b09      	ldr	r3, [pc, #36]	@ (8017bc8 <USBH_UserProcess+0x58>)
 8017ba2:	2203      	movs	r2, #3
 8017ba4:	701a      	strb	r2, [r3, #0]
  break;
 8017ba6:	e008      	b.n	8017bba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8017ba8:	4b07      	ldr	r3, [pc, #28]	@ (8017bc8 <USBH_UserProcess+0x58>)
 8017baa:	2202      	movs	r2, #2
 8017bac:	701a      	strb	r2, [r3, #0]
  break;
 8017bae:	e004      	b.n	8017bba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017bb0:	4b05      	ldr	r3, [pc, #20]	@ (8017bc8 <USBH_UserProcess+0x58>)
 8017bb2:	2201      	movs	r2, #1
 8017bb4:	701a      	strb	r2, [r3, #0]
  break;
 8017bb6:	e000      	b.n	8017bba <USBH_UserProcess+0x4a>

  default:
  break;
 8017bb8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8017bba:	bf00      	nop
 8017bbc:	370c      	adds	r7, #12
 8017bbe:	46bd      	mov	sp, r7
 8017bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bc4:	4770      	bx	lr
 8017bc6:	bf00      	nop
 8017bc8:	2001bf70 	.word	0x2001bf70

08017bcc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8017bcc:	b580      	push	{r7, lr}
 8017bce:	b08a      	sub	sp, #40	@ 0x28
 8017bd0:	af00      	add	r7, sp, #0
 8017bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017bd4:	f107 0314 	add.w	r3, r7, #20
 8017bd8:	2200      	movs	r2, #0
 8017bda:	601a      	str	r2, [r3, #0]
 8017bdc:	605a      	str	r2, [r3, #4]
 8017bde:	609a      	str	r2, [r3, #8]
 8017be0:	60da      	str	r2, [r3, #12]
 8017be2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	681b      	ldr	r3, [r3, #0]
 8017be8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017bec:	d13c      	bne.n	8017c68 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017bee:	4b20      	ldr	r3, [pc, #128]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017bf4:	f043 0301 	orr.w	r3, r3, #1
 8017bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8017bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017bfe:	f003 0301 	and.w	r3, r3, #1
 8017c02:	613b      	str	r3, [r7, #16]
 8017c04:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8017c06:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8017c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017c0c:	2302      	movs	r3, #2
 8017c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017c10:	2300      	movs	r3, #0
 8017c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017c14:	2303      	movs	r3, #3
 8017c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017c18:	230a      	movs	r3, #10
 8017c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017c1c:	f107 0314 	add.w	r3, r7, #20
 8017c20:	4619      	mov	r1, r3
 8017c22:	4814      	ldr	r0, [pc, #80]	@ (8017c74 <HAL_HCD_MspInit+0xa8>)
 8017c24:	f7ef fdba 	bl	800779c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017c28:	4b11      	ldr	r3, [pc, #68]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017c2c:	4a10      	ldr	r2, [pc, #64]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017c32:	6353      	str	r3, [r2, #52]	@ 0x34
 8017c34:	4b0e      	ldr	r3, [pc, #56]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017c3c:	60fb      	str	r3, [r7, #12]
 8017c3e:	68fb      	ldr	r3, [r7, #12]
 8017c40:	4b0b      	ldr	r3, [pc, #44]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017c44:	4a0a      	ldr	r2, [pc, #40]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017c4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8017c4c:	4b08      	ldr	r3, [pc, #32]	@ (8017c70 <HAL_HCD_MspInit+0xa4>)
 8017c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017c54:	60bb      	str	r3, [r7, #8]
 8017c56:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017c58:	2200      	movs	r2, #0
 8017c5a:	2105      	movs	r1, #5
 8017c5c:	2043      	movs	r0, #67	@ 0x43
 8017c5e:	f7ee f8c3 	bl	8005de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017c62:	2043      	movs	r0, #67	@ 0x43
 8017c64:	f7ee f8dc 	bl	8005e20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017c68:	bf00      	nop
 8017c6a:	3728      	adds	r7, #40	@ 0x28
 8017c6c:	46bd      	mov	sp, r7
 8017c6e:	bd80      	pop	{r7, pc}
 8017c70:	40023800 	.word	0x40023800
 8017c74:	40020000 	.word	0x40020000

08017c78 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017c78:	b580      	push	{r7, lr}
 8017c7a:	b082      	sub	sp, #8
 8017c7c:	af00      	add	r7, sp, #0
 8017c7e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017c80:	687b      	ldr	r3, [r7, #4]
 8017c82:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017c86:	4618      	mov	r0, r3
 8017c88:	f7fc facd 	bl	8014226 <USBH_LL_IncTimer>
}
 8017c8c:	bf00      	nop
 8017c8e:	3708      	adds	r7, #8
 8017c90:	46bd      	mov	sp, r7
 8017c92:	bd80      	pop	{r7, pc}

08017c94 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017c94:	b580      	push	{r7, lr}
 8017c96:	b082      	sub	sp, #8
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8017c9c:	687b      	ldr	r3, [r7, #4]
 8017c9e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	f7fc fb0d 	bl	80142c2 <USBH_LL_Connect>
}
 8017ca8:	bf00      	nop
 8017caa:	3708      	adds	r7, #8
 8017cac:	46bd      	mov	sp, r7
 8017cae:	bd80      	pop	{r7, pc}

08017cb0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b082      	sub	sp, #8
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017cbe:	4618      	mov	r0, r3
 8017cc0:	f7fc fb1a 	bl	80142f8 <USBH_LL_Disconnect>
}
 8017cc4:	bf00      	nop
 8017cc6:	3708      	adds	r7, #8
 8017cc8:	46bd      	mov	sp, r7
 8017cca:	bd80      	pop	{r7, pc}

08017ccc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017ccc:	b580      	push	{r7, lr}
 8017cce:	b082      	sub	sp, #8
 8017cd0:	af00      	add	r7, sp, #0
 8017cd2:	6078      	str	r0, [r7, #4]
 8017cd4:	460b      	mov	r3, r1
 8017cd6:	70fb      	strb	r3, [r7, #3]
 8017cd8:	4613      	mov	r3, r2
 8017cda:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ce2:	4618      	mov	r0, r3
 8017ce4:	f7fc fb6e 	bl	80143c4 <USBH_LL_NotifyURBChange>
#endif
}
 8017ce8:	bf00      	nop
 8017cea:	3708      	adds	r7, #8
 8017cec:	46bd      	mov	sp, r7
 8017cee:	bd80      	pop	{r7, pc}

08017cf0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b082      	sub	sp, #8
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017cfe:	4618      	mov	r0, r3
 8017d00:	f7fc fabb 	bl	801427a <USBH_LL_PortEnabled>
}
 8017d04:	bf00      	nop
 8017d06:	3708      	adds	r7, #8
 8017d08:	46bd      	mov	sp, r7
 8017d0a:	bd80      	pop	{r7, pc}

08017d0c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017d0c:	b580      	push	{r7, lr}
 8017d0e:	b082      	sub	sp, #8
 8017d10:	af00      	add	r7, sp, #0
 8017d12:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017d1a:	4618      	mov	r0, r3
 8017d1c:	f7fc fabf 	bl	801429e <USBH_LL_PortDisabled>
}
 8017d20:	bf00      	nop
 8017d22:	3708      	adds	r7, #8
 8017d24:	46bd      	mov	sp, r7
 8017d26:	bd80      	pop	{r7, pc}

08017d28 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	b082      	sub	sp, #8
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017d36:	2b01      	cmp	r3, #1
 8017d38:	d12a      	bne.n	8017d90 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8017d3a:	4a18      	ldr	r2, [pc, #96]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d3c:	687b      	ldr	r3, [r7, #4]
 8017d3e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	4a15      	ldr	r2, [pc, #84]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d46:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017d4a:	4b14      	ldr	r3, [pc, #80]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d4c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8017d50:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8017d52:	4b12      	ldr	r3, [pc, #72]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d54:	2208      	movs	r2, #8
 8017d56:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8017d58:	4b10      	ldr	r3, [pc, #64]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d5a:	2201      	movs	r2, #1
 8017d5c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d60:	2200      	movs	r2, #0
 8017d62:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8017d64:	4b0d      	ldr	r3, [pc, #52]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d66:	2202      	movs	r2, #2
 8017d68:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d6c:	2200      	movs	r2, #0
 8017d6e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017d70:	480a      	ldr	r0, [pc, #40]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d72:	f7ef fffc 	bl	8007d6e <HAL_HCD_Init>
 8017d76:	4603      	mov	r3, r0
 8017d78:	2b00      	cmp	r3, #0
 8017d7a:	d001      	beq.n	8017d80 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8017d7c:	f7ea f8b8 	bl	8001ef0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017d80:	4806      	ldr	r0, [pc, #24]	@ (8017d9c <USBH_LL_Init+0x74>)
 8017d82:	f7f0 fc39 	bl	80085f8 <HAL_HCD_GetCurrentFrame>
 8017d86:	4603      	mov	r3, r0
 8017d88:	4619      	mov	r1, r3
 8017d8a:	6878      	ldr	r0, [r7, #4]
 8017d8c:	f7fc fa3c 	bl	8014208 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017d90:	2300      	movs	r3, #0
}
 8017d92:	4618      	mov	r0, r3
 8017d94:	3708      	adds	r7, #8
 8017d96:	46bd      	mov	sp, r7
 8017d98:	bd80      	pop	{r7, pc}
 8017d9a:	bf00      	nop
 8017d9c:	2001bf74 	.word	0x2001bf74

08017da0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8017da0:	b580      	push	{r7, lr}
 8017da2:	b084      	sub	sp, #16
 8017da4:	af00      	add	r7, sp, #0
 8017da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017da8:	2300      	movs	r3, #0
 8017daa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017dac:	2300      	movs	r3, #0
 8017dae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017db6:	4618      	mov	r0, r3
 8017db8:	f7f0 fba6 	bl	8008508 <HAL_HCD_Start>
 8017dbc:	4603      	mov	r3, r0
 8017dbe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017dc0:	7bfb      	ldrb	r3, [r7, #15]
 8017dc2:	4618      	mov	r0, r3
 8017dc4:	f000 f94c 	bl	8018060 <USBH_Get_USB_Status>
 8017dc8:	4603      	mov	r3, r0
 8017dca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017dcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8017dce:	4618      	mov	r0, r3
 8017dd0:	3710      	adds	r7, #16
 8017dd2:	46bd      	mov	sp, r7
 8017dd4:	bd80      	pop	{r7, pc}

08017dd6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017dd6:	b580      	push	{r7, lr}
 8017dd8:	b084      	sub	sp, #16
 8017dda:	af00      	add	r7, sp, #0
 8017ddc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017dde:	2300      	movs	r3, #0
 8017de0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017de2:	2300      	movs	r3, #0
 8017de4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017dec:	4618      	mov	r0, r3
 8017dee:	f7f0 fbae 	bl	800854e <HAL_HCD_Stop>
 8017df2:	4603      	mov	r3, r0
 8017df4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017df6:	7bfb      	ldrb	r3, [r7, #15]
 8017df8:	4618      	mov	r0, r3
 8017dfa:	f000 f931 	bl	8018060 <USBH_Get_USB_Status>
 8017dfe:	4603      	mov	r3, r0
 8017e00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e02:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e04:	4618      	mov	r0, r3
 8017e06:	3710      	adds	r7, #16
 8017e08:	46bd      	mov	sp, r7
 8017e0a:	bd80      	pop	{r7, pc}

08017e0c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8017e0c:	b580      	push	{r7, lr}
 8017e0e:	b084      	sub	sp, #16
 8017e10:	af00      	add	r7, sp, #0
 8017e12:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8017e14:	2301      	movs	r3, #1
 8017e16:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017e1e:	4618      	mov	r0, r3
 8017e20:	f7f0 fbf8 	bl	8008614 <HAL_HCD_GetCurrentSpeed>
 8017e24:	4603      	mov	r3, r0
 8017e26:	2b02      	cmp	r3, #2
 8017e28:	d00c      	beq.n	8017e44 <USBH_LL_GetSpeed+0x38>
 8017e2a:	2b02      	cmp	r3, #2
 8017e2c:	d80d      	bhi.n	8017e4a <USBH_LL_GetSpeed+0x3e>
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d002      	beq.n	8017e38 <USBH_LL_GetSpeed+0x2c>
 8017e32:	2b01      	cmp	r3, #1
 8017e34:	d003      	beq.n	8017e3e <USBH_LL_GetSpeed+0x32>
 8017e36:	e008      	b.n	8017e4a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8017e38:	2300      	movs	r3, #0
 8017e3a:	73fb      	strb	r3, [r7, #15]
    break;
 8017e3c:	e008      	b.n	8017e50 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8017e3e:	2301      	movs	r3, #1
 8017e40:	73fb      	strb	r3, [r7, #15]
    break;
 8017e42:	e005      	b.n	8017e50 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8017e44:	2302      	movs	r3, #2
 8017e46:	73fb      	strb	r3, [r7, #15]
    break;
 8017e48:	e002      	b.n	8017e50 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8017e4a:	2301      	movs	r3, #1
 8017e4c:	73fb      	strb	r3, [r7, #15]
    break;
 8017e4e:	bf00      	nop
  }
  return  speed;
 8017e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e52:	4618      	mov	r0, r3
 8017e54:	3710      	adds	r7, #16
 8017e56:	46bd      	mov	sp, r7
 8017e58:	bd80      	pop	{r7, pc}

08017e5a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8017e5a:	b580      	push	{r7, lr}
 8017e5c:	b084      	sub	sp, #16
 8017e5e:	af00      	add	r7, sp, #0
 8017e60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e62:	2300      	movs	r3, #0
 8017e64:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017e66:	2300      	movs	r3, #0
 8017e68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017e70:	4618      	mov	r0, r3
 8017e72:	f7f0 fb89 	bl	8008588 <HAL_HCD_ResetPort>
 8017e76:	4603      	mov	r3, r0
 8017e78:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017e7a:	7bfb      	ldrb	r3, [r7, #15]
 8017e7c:	4618      	mov	r0, r3
 8017e7e:	f000 f8ef 	bl	8018060 <USBH_Get_USB_Status>
 8017e82:	4603      	mov	r3, r0
 8017e84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e86:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e88:	4618      	mov	r0, r3
 8017e8a:	3710      	adds	r7, #16
 8017e8c:	46bd      	mov	sp, r7
 8017e8e:	bd80      	pop	{r7, pc}

08017e90 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017e90:	b580      	push	{r7, lr}
 8017e92:	b082      	sub	sp, #8
 8017e94:	af00      	add	r7, sp, #0
 8017e96:	6078      	str	r0, [r7, #4]
 8017e98:	460b      	mov	r3, r1
 8017e9a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017ea2:	78fa      	ldrb	r2, [r7, #3]
 8017ea4:	4611      	mov	r1, r2
 8017ea6:	4618      	mov	r0, r3
 8017ea8:	f7f0 fb91 	bl	80085ce <HAL_HCD_HC_GetXferCount>
 8017eac:	4603      	mov	r3, r0
}
 8017eae:	4618      	mov	r0, r3
 8017eb0:	3708      	adds	r7, #8
 8017eb2:	46bd      	mov	sp, r7
 8017eb4:	bd80      	pop	{r7, pc}

08017eb6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8017eb6:	b590      	push	{r4, r7, lr}
 8017eb8:	b089      	sub	sp, #36	@ 0x24
 8017eba:	af04      	add	r7, sp, #16
 8017ebc:	6078      	str	r0, [r7, #4]
 8017ebe:	4608      	mov	r0, r1
 8017ec0:	4611      	mov	r1, r2
 8017ec2:	461a      	mov	r2, r3
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	70fb      	strb	r3, [r7, #3]
 8017ec8:	460b      	mov	r3, r1
 8017eca:	70bb      	strb	r3, [r7, #2]
 8017ecc:	4613      	mov	r3, r2
 8017ece:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ed0:	2300      	movs	r3, #0
 8017ed2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017ed4:	2300      	movs	r3, #0
 8017ed6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017ede:	787c      	ldrb	r4, [r7, #1]
 8017ee0:	78ba      	ldrb	r2, [r7, #2]
 8017ee2:	78f9      	ldrb	r1, [r7, #3]
 8017ee4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017ee6:	9302      	str	r3, [sp, #8]
 8017ee8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017eec:	9301      	str	r3, [sp, #4]
 8017eee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017ef2:	9300      	str	r3, [sp, #0]
 8017ef4:	4623      	mov	r3, r4
 8017ef6:	f7ef ffa1 	bl	8007e3c <HAL_HCD_HC_Init>
 8017efa:	4603      	mov	r3, r0
 8017efc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8017efe:	7bfb      	ldrb	r3, [r7, #15]
 8017f00:	4618      	mov	r0, r3
 8017f02:	f000 f8ad 	bl	8018060 <USBH_Get_USB_Status>
 8017f06:	4603      	mov	r3, r0
 8017f08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	3714      	adds	r7, #20
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bd90      	pop	{r4, r7, pc}

08017f14 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017f14:	b480      	push	{r7}
 8017f16:	b083      	sub	sp, #12
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	6078      	str	r0, [r7, #4]
 8017f1c:	460b      	mov	r3, r1
 8017f1e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8017f20:	2300      	movs	r3, #0
}
 8017f22:	4618      	mov	r0, r3
 8017f24:	370c      	adds	r7, #12
 8017f26:	46bd      	mov	sp, r7
 8017f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f2c:	4770      	bx	lr

08017f2e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8017f2e:	b590      	push	{r4, r7, lr}
 8017f30:	b089      	sub	sp, #36	@ 0x24
 8017f32:	af04      	add	r7, sp, #16
 8017f34:	6078      	str	r0, [r7, #4]
 8017f36:	4608      	mov	r0, r1
 8017f38:	4611      	mov	r1, r2
 8017f3a:	461a      	mov	r2, r3
 8017f3c:	4603      	mov	r3, r0
 8017f3e:	70fb      	strb	r3, [r7, #3]
 8017f40:	460b      	mov	r3, r1
 8017f42:	70bb      	strb	r3, [r7, #2]
 8017f44:	4613      	mov	r3, r2
 8017f46:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f48:	2300      	movs	r3, #0
 8017f4a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017f4c:	2300      	movs	r3, #0
 8017f4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017f56:	787c      	ldrb	r4, [r7, #1]
 8017f58:	78ba      	ldrb	r2, [r7, #2]
 8017f5a:	78f9      	ldrb	r1, [r7, #3]
 8017f5c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017f60:	9303      	str	r3, [sp, #12]
 8017f62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017f64:	9302      	str	r3, [sp, #8]
 8017f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f68:	9301      	str	r3, [sp, #4]
 8017f6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017f6e:	9300      	str	r3, [sp, #0]
 8017f70:	4623      	mov	r3, r4
 8017f72:	f7f0 f81b 	bl	8007fac <HAL_HCD_HC_SubmitRequest>
 8017f76:	4603      	mov	r3, r0
 8017f78:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8017f7a:	7bfb      	ldrb	r3, [r7, #15]
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	f000 f86f 	bl	8018060 <USBH_Get_USB_Status>
 8017f82:	4603      	mov	r3, r0
 8017f84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f88:	4618      	mov	r0, r3
 8017f8a:	3714      	adds	r7, #20
 8017f8c:	46bd      	mov	sp, r7
 8017f8e:	bd90      	pop	{r4, r7, pc}

08017f90 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	b082      	sub	sp, #8
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
 8017f98:	460b      	mov	r3, r1
 8017f9a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8017f9c:	687b      	ldr	r3, [r7, #4]
 8017f9e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017fa2:	78fa      	ldrb	r2, [r7, #3]
 8017fa4:	4611      	mov	r1, r2
 8017fa6:	4618      	mov	r0, r3
 8017fa8:	f7f0 fafc 	bl	80085a4 <HAL_HCD_HC_GetURBState>
 8017fac:	4603      	mov	r3, r0
}
 8017fae:	4618      	mov	r0, r3
 8017fb0:	3708      	adds	r7, #8
 8017fb2:	46bd      	mov	sp, r7
 8017fb4:	bd80      	pop	{r7, pc}

08017fb6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8017fb6:	b580      	push	{r7, lr}
 8017fb8:	b082      	sub	sp, #8
 8017fba:	af00      	add	r7, sp, #0
 8017fbc:	6078      	str	r0, [r7, #4]
 8017fbe:	460b      	mov	r3, r1
 8017fc0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017fc8:	2b01      	cmp	r3, #1
 8017fca:	d103      	bne.n	8017fd4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8017fcc:	78fb      	ldrb	r3, [r7, #3]
 8017fce:	4618      	mov	r0, r3
 8017fd0:	f000 f872 	bl	80180b8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8017fd4:	20c8      	movs	r0, #200	@ 0xc8
 8017fd6:	f7ed fb93 	bl	8005700 <HAL_Delay>
  return USBH_OK;
 8017fda:	2300      	movs	r3, #0
}
 8017fdc:	4618      	mov	r0, r3
 8017fde:	3708      	adds	r7, #8
 8017fe0:	46bd      	mov	sp, r7
 8017fe2:	bd80      	pop	{r7, pc}

08017fe4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8017fe4:	b480      	push	{r7}
 8017fe6:	b085      	sub	sp, #20
 8017fe8:	af00      	add	r7, sp, #0
 8017fea:	6078      	str	r0, [r7, #4]
 8017fec:	460b      	mov	r3, r1
 8017fee:	70fb      	strb	r3, [r7, #3]
 8017ff0:	4613      	mov	r3, r2
 8017ff2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017ffa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8017ffc:	78fa      	ldrb	r2, [r7, #3]
 8017ffe:	68f9      	ldr	r1, [r7, #12]
 8018000:	4613      	mov	r3, r2
 8018002:	011b      	lsls	r3, r3, #4
 8018004:	1a9b      	subs	r3, r3, r2
 8018006:	009b      	lsls	r3, r3, #2
 8018008:	440b      	add	r3, r1
 801800a:	3317      	adds	r3, #23
 801800c:	781b      	ldrb	r3, [r3, #0]
 801800e:	2b00      	cmp	r3, #0
 8018010:	d00a      	beq.n	8018028 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8018012:	78fa      	ldrb	r2, [r7, #3]
 8018014:	68f9      	ldr	r1, [r7, #12]
 8018016:	4613      	mov	r3, r2
 8018018:	011b      	lsls	r3, r3, #4
 801801a:	1a9b      	subs	r3, r3, r2
 801801c:	009b      	lsls	r3, r3, #2
 801801e:	440b      	add	r3, r1
 8018020:	333c      	adds	r3, #60	@ 0x3c
 8018022:	78ba      	ldrb	r2, [r7, #2]
 8018024:	701a      	strb	r2, [r3, #0]
 8018026:	e009      	b.n	801803c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8018028:	78fa      	ldrb	r2, [r7, #3]
 801802a:	68f9      	ldr	r1, [r7, #12]
 801802c:	4613      	mov	r3, r2
 801802e:	011b      	lsls	r3, r3, #4
 8018030:	1a9b      	subs	r3, r3, r2
 8018032:	009b      	lsls	r3, r3, #2
 8018034:	440b      	add	r3, r1
 8018036:	333d      	adds	r3, #61	@ 0x3d
 8018038:	78ba      	ldrb	r2, [r7, #2]
 801803a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801803c:	2300      	movs	r3, #0
}
 801803e:	4618      	mov	r0, r3
 8018040:	3714      	adds	r7, #20
 8018042:	46bd      	mov	sp, r7
 8018044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018048:	4770      	bx	lr

0801804a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801804a:	b580      	push	{r7, lr}
 801804c:	b082      	sub	sp, #8
 801804e:	af00      	add	r7, sp, #0
 8018050:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8018052:	6878      	ldr	r0, [r7, #4]
 8018054:	f7ed fb54 	bl	8005700 <HAL_Delay>
}
 8018058:	bf00      	nop
 801805a:	3708      	adds	r7, #8
 801805c:	46bd      	mov	sp, r7
 801805e:	bd80      	pop	{r7, pc}

08018060 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018060:	b480      	push	{r7}
 8018062:	b085      	sub	sp, #20
 8018064:	af00      	add	r7, sp, #0
 8018066:	4603      	mov	r3, r0
 8018068:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801806a:	2300      	movs	r3, #0
 801806c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801806e:	79fb      	ldrb	r3, [r7, #7]
 8018070:	2b03      	cmp	r3, #3
 8018072:	d817      	bhi.n	80180a4 <USBH_Get_USB_Status+0x44>
 8018074:	a201      	add	r2, pc, #4	@ (adr r2, 801807c <USBH_Get_USB_Status+0x1c>)
 8018076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801807a:	bf00      	nop
 801807c:	0801808d 	.word	0x0801808d
 8018080:	08018093 	.word	0x08018093
 8018084:	08018099 	.word	0x08018099
 8018088:	0801809f 	.word	0x0801809f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801808c:	2300      	movs	r3, #0
 801808e:	73fb      	strb	r3, [r7, #15]
    break;
 8018090:	e00b      	b.n	80180aa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8018092:	2302      	movs	r3, #2
 8018094:	73fb      	strb	r3, [r7, #15]
    break;
 8018096:	e008      	b.n	80180aa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8018098:	2301      	movs	r3, #1
 801809a:	73fb      	strb	r3, [r7, #15]
    break;
 801809c:	e005      	b.n	80180aa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801809e:	2302      	movs	r3, #2
 80180a0:	73fb      	strb	r3, [r7, #15]
    break;
 80180a2:	e002      	b.n	80180aa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80180a4:	2302      	movs	r3, #2
 80180a6:	73fb      	strb	r3, [r7, #15]
    break;
 80180a8:	bf00      	nop
  }
  return usb_status;
 80180aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80180ac:	4618      	mov	r0, r3
 80180ae:	3714      	adds	r7, #20
 80180b0:	46bd      	mov	sp, r7
 80180b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180b6:	4770      	bx	lr

080180b8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80180b8:	b580      	push	{r7, lr}
 80180ba:	b084      	sub	sp, #16
 80180bc:	af00      	add	r7, sp, #0
 80180be:	4603      	mov	r3, r0
 80180c0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80180c2:	79fb      	ldrb	r3, [r7, #7]
 80180c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80180c6:	79fb      	ldrb	r3, [r7, #7]
 80180c8:	2b00      	cmp	r3, #0
 80180ca:	d102      	bne.n	80180d2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80180cc:	2300      	movs	r3, #0
 80180ce:	73fb      	strb	r3, [r7, #15]
 80180d0:	e001      	b.n	80180d6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80180d2:	2301      	movs	r3, #1
 80180d4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80180d6:	7bfb      	ldrb	r3, [r7, #15]
 80180d8:	461a      	mov	r2, r3
 80180da:	2120      	movs	r1, #32
 80180dc:	4803      	ldr	r0, [pc, #12]	@ (80180ec <MX_DriverVbusFS+0x34>)
 80180de:	f7ef fe2d 	bl	8007d3c <HAL_GPIO_WritePin>
}
 80180e2:	bf00      	nop
 80180e4:	3710      	adds	r7, #16
 80180e6:	46bd      	mov	sp, r7
 80180e8:	bd80      	pop	{r7, pc}
 80180ea:	bf00      	nop
 80180ec:	40020c00 	.word	0x40020c00

080180f0 <malloc>:
 80180f0:	4b02      	ldr	r3, [pc, #8]	@ (80180fc <malloc+0xc>)
 80180f2:	4601      	mov	r1, r0
 80180f4:	6818      	ldr	r0, [r3, #0]
 80180f6:	f000 b82d 	b.w	8018154 <_malloc_r>
 80180fa:	bf00      	nop
 80180fc:	20012064 	.word	0x20012064

08018100 <free>:
 8018100:	4b02      	ldr	r3, [pc, #8]	@ (801810c <free+0xc>)
 8018102:	4601      	mov	r1, r0
 8018104:	6818      	ldr	r0, [r3, #0]
 8018106:	f000 b903 	b.w	8018310 <_free_r>
 801810a:	bf00      	nop
 801810c:	20012064 	.word	0x20012064

08018110 <sbrk_aligned>:
 8018110:	b570      	push	{r4, r5, r6, lr}
 8018112:	4e0f      	ldr	r6, [pc, #60]	@ (8018150 <sbrk_aligned+0x40>)
 8018114:	460c      	mov	r4, r1
 8018116:	6831      	ldr	r1, [r6, #0]
 8018118:	4605      	mov	r5, r0
 801811a:	b911      	cbnz	r1, 8018122 <sbrk_aligned+0x12>
 801811c:	f000 f8ae 	bl	801827c <_sbrk_r>
 8018120:	6030      	str	r0, [r6, #0]
 8018122:	4621      	mov	r1, r4
 8018124:	4628      	mov	r0, r5
 8018126:	f000 f8a9 	bl	801827c <_sbrk_r>
 801812a:	1c43      	adds	r3, r0, #1
 801812c:	d103      	bne.n	8018136 <sbrk_aligned+0x26>
 801812e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018132:	4620      	mov	r0, r4
 8018134:	bd70      	pop	{r4, r5, r6, pc}
 8018136:	1cc4      	adds	r4, r0, #3
 8018138:	f024 0403 	bic.w	r4, r4, #3
 801813c:	42a0      	cmp	r0, r4
 801813e:	d0f8      	beq.n	8018132 <sbrk_aligned+0x22>
 8018140:	1a21      	subs	r1, r4, r0
 8018142:	4628      	mov	r0, r5
 8018144:	f000 f89a 	bl	801827c <_sbrk_r>
 8018148:	3001      	adds	r0, #1
 801814a:	d1f2      	bne.n	8018132 <sbrk_aligned+0x22>
 801814c:	e7ef      	b.n	801812e <sbrk_aligned+0x1e>
 801814e:	bf00      	nop
 8018150:	2001c354 	.word	0x2001c354

08018154 <_malloc_r>:
 8018154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018158:	1ccd      	adds	r5, r1, #3
 801815a:	f025 0503 	bic.w	r5, r5, #3
 801815e:	3508      	adds	r5, #8
 8018160:	2d0c      	cmp	r5, #12
 8018162:	bf38      	it	cc
 8018164:	250c      	movcc	r5, #12
 8018166:	2d00      	cmp	r5, #0
 8018168:	4606      	mov	r6, r0
 801816a:	db01      	blt.n	8018170 <_malloc_r+0x1c>
 801816c:	42a9      	cmp	r1, r5
 801816e:	d904      	bls.n	801817a <_malloc_r+0x26>
 8018170:	230c      	movs	r3, #12
 8018172:	6033      	str	r3, [r6, #0]
 8018174:	2000      	movs	r0, #0
 8018176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801817a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018250 <_malloc_r+0xfc>
 801817e:	f000 f869 	bl	8018254 <__malloc_lock>
 8018182:	f8d8 3000 	ldr.w	r3, [r8]
 8018186:	461c      	mov	r4, r3
 8018188:	bb44      	cbnz	r4, 80181dc <_malloc_r+0x88>
 801818a:	4629      	mov	r1, r5
 801818c:	4630      	mov	r0, r6
 801818e:	f7ff ffbf 	bl	8018110 <sbrk_aligned>
 8018192:	1c43      	adds	r3, r0, #1
 8018194:	4604      	mov	r4, r0
 8018196:	d158      	bne.n	801824a <_malloc_r+0xf6>
 8018198:	f8d8 4000 	ldr.w	r4, [r8]
 801819c:	4627      	mov	r7, r4
 801819e:	2f00      	cmp	r7, #0
 80181a0:	d143      	bne.n	801822a <_malloc_r+0xd6>
 80181a2:	2c00      	cmp	r4, #0
 80181a4:	d04b      	beq.n	801823e <_malloc_r+0xea>
 80181a6:	6823      	ldr	r3, [r4, #0]
 80181a8:	4639      	mov	r1, r7
 80181aa:	4630      	mov	r0, r6
 80181ac:	eb04 0903 	add.w	r9, r4, r3
 80181b0:	f000 f864 	bl	801827c <_sbrk_r>
 80181b4:	4581      	cmp	r9, r0
 80181b6:	d142      	bne.n	801823e <_malloc_r+0xea>
 80181b8:	6821      	ldr	r1, [r4, #0]
 80181ba:	1a6d      	subs	r5, r5, r1
 80181bc:	4629      	mov	r1, r5
 80181be:	4630      	mov	r0, r6
 80181c0:	f7ff ffa6 	bl	8018110 <sbrk_aligned>
 80181c4:	3001      	adds	r0, #1
 80181c6:	d03a      	beq.n	801823e <_malloc_r+0xea>
 80181c8:	6823      	ldr	r3, [r4, #0]
 80181ca:	442b      	add	r3, r5
 80181cc:	6023      	str	r3, [r4, #0]
 80181ce:	f8d8 3000 	ldr.w	r3, [r8]
 80181d2:	685a      	ldr	r2, [r3, #4]
 80181d4:	bb62      	cbnz	r2, 8018230 <_malloc_r+0xdc>
 80181d6:	f8c8 7000 	str.w	r7, [r8]
 80181da:	e00f      	b.n	80181fc <_malloc_r+0xa8>
 80181dc:	6822      	ldr	r2, [r4, #0]
 80181de:	1b52      	subs	r2, r2, r5
 80181e0:	d420      	bmi.n	8018224 <_malloc_r+0xd0>
 80181e2:	2a0b      	cmp	r2, #11
 80181e4:	d917      	bls.n	8018216 <_malloc_r+0xc2>
 80181e6:	1961      	adds	r1, r4, r5
 80181e8:	42a3      	cmp	r3, r4
 80181ea:	6025      	str	r5, [r4, #0]
 80181ec:	bf18      	it	ne
 80181ee:	6059      	strne	r1, [r3, #4]
 80181f0:	6863      	ldr	r3, [r4, #4]
 80181f2:	bf08      	it	eq
 80181f4:	f8c8 1000 	streq.w	r1, [r8]
 80181f8:	5162      	str	r2, [r4, r5]
 80181fa:	604b      	str	r3, [r1, #4]
 80181fc:	4630      	mov	r0, r6
 80181fe:	f000 f82f 	bl	8018260 <__malloc_unlock>
 8018202:	f104 000b 	add.w	r0, r4, #11
 8018206:	1d23      	adds	r3, r4, #4
 8018208:	f020 0007 	bic.w	r0, r0, #7
 801820c:	1ac2      	subs	r2, r0, r3
 801820e:	bf1c      	itt	ne
 8018210:	1a1b      	subne	r3, r3, r0
 8018212:	50a3      	strne	r3, [r4, r2]
 8018214:	e7af      	b.n	8018176 <_malloc_r+0x22>
 8018216:	6862      	ldr	r2, [r4, #4]
 8018218:	42a3      	cmp	r3, r4
 801821a:	bf0c      	ite	eq
 801821c:	f8c8 2000 	streq.w	r2, [r8]
 8018220:	605a      	strne	r2, [r3, #4]
 8018222:	e7eb      	b.n	80181fc <_malloc_r+0xa8>
 8018224:	4623      	mov	r3, r4
 8018226:	6864      	ldr	r4, [r4, #4]
 8018228:	e7ae      	b.n	8018188 <_malloc_r+0x34>
 801822a:	463c      	mov	r4, r7
 801822c:	687f      	ldr	r7, [r7, #4]
 801822e:	e7b6      	b.n	801819e <_malloc_r+0x4a>
 8018230:	461a      	mov	r2, r3
 8018232:	685b      	ldr	r3, [r3, #4]
 8018234:	42a3      	cmp	r3, r4
 8018236:	d1fb      	bne.n	8018230 <_malloc_r+0xdc>
 8018238:	2300      	movs	r3, #0
 801823a:	6053      	str	r3, [r2, #4]
 801823c:	e7de      	b.n	80181fc <_malloc_r+0xa8>
 801823e:	230c      	movs	r3, #12
 8018240:	6033      	str	r3, [r6, #0]
 8018242:	4630      	mov	r0, r6
 8018244:	f000 f80c 	bl	8018260 <__malloc_unlock>
 8018248:	e794      	b.n	8018174 <_malloc_r+0x20>
 801824a:	6005      	str	r5, [r0, #0]
 801824c:	e7d6      	b.n	80181fc <_malloc_r+0xa8>
 801824e:	bf00      	nop
 8018250:	2001c358 	.word	0x2001c358

08018254 <__malloc_lock>:
 8018254:	4801      	ldr	r0, [pc, #4]	@ (801825c <__malloc_lock+0x8>)
 8018256:	f000 b84b 	b.w	80182f0 <__retarget_lock_acquire_recursive>
 801825a:	bf00      	nop
 801825c:	2001c498 	.word	0x2001c498

08018260 <__malloc_unlock>:
 8018260:	4801      	ldr	r0, [pc, #4]	@ (8018268 <__malloc_unlock+0x8>)
 8018262:	f000 b846 	b.w	80182f2 <__retarget_lock_release_recursive>
 8018266:	bf00      	nop
 8018268:	2001c498 	.word	0x2001c498

0801826c <memset>:
 801826c:	4402      	add	r2, r0
 801826e:	4603      	mov	r3, r0
 8018270:	4293      	cmp	r3, r2
 8018272:	d100      	bne.n	8018276 <memset+0xa>
 8018274:	4770      	bx	lr
 8018276:	f803 1b01 	strb.w	r1, [r3], #1
 801827a:	e7f9      	b.n	8018270 <memset+0x4>

0801827c <_sbrk_r>:
 801827c:	b538      	push	{r3, r4, r5, lr}
 801827e:	4d06      	ldr	r5, [pc, #24]	@ (8018298 <_sbrk_r+0x1c>)
 8018280:	2300      	movs	r3, #0
 8018282:	4604      	mov	r4, r0
 8018284:	4608      	mov	r0, r1
 8018286:	602b      	str	r3, [r5, #0]
 8018288:	f7eb f8b2 	bl	80033f0 <_sbrk>
 801828c:	1c43      	adds	r3, r0, #1
 801828e:	d102      	bne.n	8018296 <_sbrk_r+0x1a>
 8018290:	682b      	ldr	r3, [r5, #0]
 8018292:	b103      	cbz	r3, 8018296 <_sbrk_r+0x1a>
 8018294:	6023      	str	r3, [r4, #0]
 8018296:	bd38      	pop	{r3, r4, r5, pc}
 8018298:	2001c494 	.word	0x2001c494

0801829c <__errno>:
 801829c:	4b01      	ldr	r3, [pc, #4]	@ (80182a4 <__errno+0x8>)
 801829e:	6818      	ldr	r0, [r3, #0]
 80182a0:	4770      	bx	lr
 80182a2:	bf00      	nop
 80182a4:	20012064 	.word	0x20012064

080182a8 <__libc_init_array>:
 80182a8:	b570      	push	{r4, r5, r6, lr}
 80182aa:	4d0d      	ldr	r5, [pc, #52]	@ (80182e0 <__libc_init_array+0x38>)
 80182ac:	4c0d      	ldr	r4, [pc, #52]	@ (80182e4 <__libc_init_array+0x3c>)
 80182ae:	1b64      	subs	r4, r4, r5
 80182b0:	10a4      	asrs	r4, r4, #2
 80182b2:	2600      	movs	r6, #0
 80182b4:	42a6      	cmp	r6, r4
 80182b6:	d109      	bne.n	80182cc <__libc_init_array+0x24>
 80182b8:	4d0b      	ldr	r5, [pc, #44]	@ (80182e8 <__libc_init_array+0x40>)
 80182ba:	4c0c      	ldr	r4, [pc, #48]	@ (80182ec <__libc_init_array+0x44>)
 80182bc:	f000 f872 	bl	80183a4 <_init>
 80182c0:	1b64      	subs	r4, r4, r5
 80182c2:	10a4      	asrs	r4, r4, #2
 80182c4:	2600      	movs	r6, #0
 80182c6:	42a6      	cmp	r6, r4
 80182c8:	d105      	bne.n	80182d6 <__libc_init_array+0x2e>
 80182ca:	bd70      	pop	{r4, r5, r6, pc}
 80182cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80182d0:	4798      	blx	r3
 80182d2:	3601      	adds	r6, #1
 80182d4:	e7ee      	b.n	80182b4 <__libc_init_array+0xc>
 80182d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80182da:	4798      	blx	r3
 80182dc:	3601      	adds	r6, #1
 80182de:	e7f2      	b.n	80182c6 <__libc_init_array+0x1e>
 80182e0:	08018474 	.word	0x08018474
 80182e4:	08018474 	.word	0x08018474
 80182e8:	08018474 	.word	0x08018474
 80182ec:	08018478 	.word	0x08018478

080182f0 <__retarget_lock_acquire_recursive>:
 80182f0:	4770      	bx	lr

080182f2 <__retarget_lock_release_recursive>:
 80182f2:	4770      	bx	lr

080182f4 <memcpy>:
 80182f4:	440a      	add	r2, r1
 80182f6:	4291      	cmp	r1, r2
 80182f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80182fc:	d100      	bne.n	8018300 <memcpy+0xc>
 80182fe:	4770      	bx	lr
 8018300:	b510      	push	{r4, lr}
 8018302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018306:	f803 4f01 	strb.w	r4, [r3, #1]!
 801830a:	4291      	cmp	r1, r2
 801830c:	d1f9      	bne.n	8018302 <memcpy+0xe>
 801830e:	bd10      	pop	{r4, pc}

08018310 <_free_r>:
 8018310:	b538      	push	{r3, r4, r5, lr}
 8018312:	4605      	mov	r5, r0
 8018314:	2900      	cmp	r1, #0
 8018316:	d041      	beq.n	801839c <_free_r+0x8c>
 8018318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801831c:	1f0c      	subs	r4, r1, #4
 801831e:	2b00      	cmp	r3, #0
 8018320:	bfb8      	it	lt
 8018322:	18e4      	addlt	r4, r4, r3
 8018324:	f7ff ff96 	bl	8018254 <__malloc_lock>
 8018328:	4a1d      	ldr	r2, [pc, #116]	@ (80183a0 <_free_r+0x90>)
 801832a:	6813      	ldr	r3, [r2, #0]
 801832c:	b933      	cbnz	r3, 801833c <_free_r+0x2c>
 801832e:	6063      	str	r3, [r4, #4]
 8018330:	6014      	str	r4, [r2, #0]
 8018332:	4628      	mov	r0, r5
 8018334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018338:	f7ff bf92 	b.w	8018260 <__malloc_unlock>
 801833c:	42a3      	cmp	r3, r4
 801833e:	d908      	bls.n	8018352 <_free_r+0x42>
 8018340:	6820      	ldr	r0, [r4, #0]
 8018342:	1821      	adds	r1, r4, r0
 8018344:	428b      	cmp	r3, r1
 8018346:	bf01      	itttt	eq
 8018348:	6819      	ldreq	r1, [r3, #0]
 801834a:	685b      	ldreq	r3, [r3, #4]
 801834c:	1809      	addeq	r1, r1, r0
 801834e:	6021      	streq	r1, [r4, #0]
 8018350:	e7ed      	b.n	801832e <_free_r+0x1e>
 8018352:	461a      	mov	r2, r3
 8018354:	685b      	ldr	r3, [r3, #4]
 8018356:	b10b      	cbz	r3, 801835c <_free_r+0x4c>
 8018358:	42a3      	cmp	r3, r4
 801835a:	d9fa      	bls.n	8018352 <_free_r+0x42>
 801835c:	6811      	ldr	r1, [r2, #0]
 801835e:	1850      	adds	r0, r2, r1
 8018360:	42a0      	cmp	r0, r4
 8018362:	d10b      	bne.n	801837c <_free_r+0x6c>
 8018364:	6820      	ldr	r0, [r4, #0]
 8018366:	4401      	add	r1, r0
 8018368:	1850      	adds	r0, r2, r1
 801836a:	4283      	cmp	r3, r0
 801836c:	6011      	str	r1, [r2, #0]
 801836e:	d1e0      	bne.n	8018332 <_free_r+0x22>
 8018370:	6818      	ldr	r0, [r3, #0]
 8018372:	685b      	ldr	r3, [r3, #4]
 8018374:	6053      	str	r3, [r2, #4]
 8018376:	4408      	add	r0, r1
 8018378:	6010      	str	r0, [r2, #0]
 801837a:	e7da      	b.n	8018332 <_free_r+0x22>
 801837c:	d902      	bls.n	8018384 <_free_r+0x74>
 801837e:	230c      	movs	r3, #12
 8018380:	602b      	str	r3, [r5, #0]
 8018382:	e7d6      	b.n	8018332 <_free_r+0x22>
 8018384:	6820      	ldr	r0, [r4, #0]
 8018386:	1821      	adds	r1, r4, r0
 8018388:	428b      	cmp	r3, r1
 801838a:	bf04      	itt	eq
 801838c:	6819      	ldreq	r1, [r3, #0]
 801838e:	685b      	ldreq	r3, [r3, #4]
 8018390:	6063      	str	r3, [r4, #4]
 8018392:	bf04      	itt	eq
 8018394:	1809      	addeq	r1, r1, r0
 8018396:	6021      	streq	r1, [r4, #0]
 8018398:	6054      	str	r4, [r2, #4]
 801839a:	e7ca      	b.n	8018332 <_free_r+0x22>
 801839c:	bd38      	pop	{r3, r4, r5, pc}
 801839e:	bf00      	nop
 80183a0:	2001c358 	.word	0x2001c358

080183a4 <_init>:
 80183a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80183a6:	bf00      	nop
 80183a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80183aa:	bc08      	pop	{r3}
 80183ac:	469e      	mov	lr, r3
 80183ae:	4770      	bx	lr

080183b0 <_fini>:
 80183b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80183b2:	bf00      	nop
 80183b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80183b6:	bc08      	pop	{r3}
 80183b8:	469e      	mov	lr, r3
 80183ba:	4770      	bx	lr
