// Seed: 1042542637
module module_0 #(
    parameter id_6 = 32'd0
) (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3,
    input uwire id_4
);
  wor _id_6, id_7;
  assign id_7 = 1 & -1 / id_3;
  reg [-1 : id_6] id_8, id_9, id_10, id_11;
  assign id_0 = 1;
  always @("") id_10 = -1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3#(.id_19(-(""))),
    input uwire id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wand id_8,
    output uwire id_9,
    input wand id_10,
    input uwire id_11,
    output tri id_12
    , id_20,
    output tri1 id_13,
    input wand id_14,
    output supply1 id_15,
    output tri0 id_16,
    input wand id_17
);
  parameter id_21 = 1;
  assign id_8 = 1;
  wire id_22, id_23;
  wire id_24, id_25;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_17,
      id_2,
      id_10
  );
  assign modCall_1.id_1 = 0;
  initial if ({id_21, 1}) if ("" * -1) id_0 <= id_5;
  logic id_26;
  logic id_27;
endmodule
