#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 31 15:14:39 2024
# Process ID: 11448
# Current directory: F:/VSR/video_decoder/video_decoder.runs/synth_1
# Command line: vivado.exe -log display_mem_reader.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_mem_reader.tcl
# Log file: F:/VSR/video_decoder/video_decoder.runs/synth_1/display_mem_reader.vds
# Journal file: F:/VSR/video_decoder/video_decoder.runs/synth_1\vivado.jou
# Running On: LAPTOP-L5KSI83J, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16940 MB
#-----------------------------------------------------------
source display_mem_reader.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 448.707 ; gain = 163.180
Command: synth_design -top display_mem_reader -part xq7z020cl484-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xq7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xq7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15028
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 897.363 ; gain = 424.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_mem_reader' [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:13]
INFO: [Synth 8-6157] synthesizing module 'sync_ram_display' [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/sync_ram_display.v:2]
INFO: [Synth 8-6157] synthesizing module 'dp_ram_display' [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/dp_ram_display.v:2]
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dp_ram_display' (0#1) [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/dp_ram_display.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sync_ram_display' (0#1) [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/sync_ram_display.v:2]
INFO: [Synth 8-6157] synthesizing module 'dp_ram_display__parameterized0' [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/dp_ram_display.v:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dp_ram_display__parameterized0' (0#1) [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/dp_ram_display.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'display_mem_reader' (0#1) [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:13]
WARNING: [Synth 8-3848] Net rdusedw in module/entity sync_ram_display does not have driver. [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/sync_ram_display.v:21]
WARNING: [Synth 8-3848] Net wrusedw in module/entity sync_ram_display does not have driver. [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/sync_ram_display.v:22]
WARNING: [Synth 8-7137] Register video_hs_n_d_reg in module display_mem_reader has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:102]
WARNING: [Synth 8-7137] Register video_y_valid_d_reg in module display_mem_reader has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:378]
WARNING: [Synth 8-7137] Register y_addr_base_reg in module display_mem_reader has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:402]
WARNING: [Synth 8-7137] Register u_addr_base_reg in module display_mem_reader has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:403]
WARNING: [Synth 8-7137] Register v_addr_base_reg in module display_mem_reader has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/display_mem_reader.sv:404]
WARNING: [Synth 8-3917] design display_mem_reader has port ext_mem_reader_data_ready driven by constant 1
WARNING: [Synth 8-7129] Port rdusedw[3] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdusedw[2] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdusedw[1] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdusedw[0] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrusedw[3] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrusedw[2] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrusedw[1] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrusedw[0] in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdreq in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrreq in module sync_ram_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_of_frame in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[63] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[62] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[61] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[60] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[59] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[58] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[57] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[56] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[55] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[54] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[53] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[52] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[51] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[50] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[49] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[48] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[47] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[46] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[45] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[44] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[43] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[42] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[41] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[40] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[39] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[38] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[37] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[36] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[35] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[34] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[33] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[32] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[31] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[30] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[29] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[28] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[27] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[26] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[25] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[24] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[23] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[22] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[21] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[20] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[19] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[18] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[17] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[16] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[15] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[14] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[13] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[12] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[11] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[10] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[9] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[8] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[7] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[6] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[5] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[4] in module display_mem_reader is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 991.828 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 991.828 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xq7z020cl484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 991.828 ; gain = 519.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xq7z020cl484-1I
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 991.828 ; gain = 519.254
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               26 Bit    Registers := 27    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 3     
	              656 Bit	(16 X 41 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_ram_display_0/dp_ram/q_reg' and it is trimmed from '41' to '40' bits. [F:/VSR/video_decoder/video_decoder.srcs/sources_1/imports/OSD10_rtl_no_df/display/dp_ram_display.v:23]
WARNING: [Synth 8-3917] design display_mem_reader has port ext_mem_reader_data_ready driven by constant 1
WARNING: [Synth 8-7129] Port start_of_frame in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[63] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[62] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[61] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[60] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[59] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[58] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[57] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[56] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[55] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[54] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[53] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[52] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[51] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[50] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[49] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[48] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[47] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[46] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[45] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[44] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[43] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[42] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[41] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[40] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[39] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[38] in module display_mem_reader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pic_num[37] in module display_mem_reader is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1235.539 ; gain = 762.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|display_mem_reader | y_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|display_mem_reader | u_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|display_mem_reader | v_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+-----------------------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object                        | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+-----------------------------------+-----------+----------------------+----------------+
|display_mem_reader | sync_ram_display_0/dp_ram/ram_reg | Implied   | 16 x 41              | RAM16X1S x 41  | 
+-------------------+-----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1236.410 ; gain = 763.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|display_mem_reader | y_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|display_mem_reader | u_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|display_mem_reader | v_ram/ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------+-----------------------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object                        | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+-----------------------------------+-----------+----------------------+----------------+
|display_mem_reader | sync_ram_display_0/dp_ram/ram_reg | Implied   | 16 x 41              | RAM16X1S x 41  | 
+-------------------+-----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance y_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance v_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    87|
|3     |LUT1     |    10|
|4     |LUT2     |   132|
|5     |LUT3     |    95|
|6     |LUT4     |    81|
|7     |LUT5     |   130|
|8     |LUT6     |   185|
|9     |RAM16X1S |    39|
|10    |RAMB36E1 |     3|
|11    |FDCE     |   674|
|12    |FDRE     |   114|
|13    |IBUF     |   148|
|14    |OBUF     |   266|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------------------+------+
|      |Instance             |Module                           |Cells |
+------+---------------------+---------------------------------+------+
|1     |top                  |                                 |  1967|
|2     |  sync_ram_display_0 |sync_ram_display                 |   596|
|3     |    dp_ram           |dp_ram_display                   |   596|
|4     |  u_ram              |dp_ram_display__parameterized0   |     2|
|5     |  v_ram              |dp_ram_display__parameterized0_0 |     2|
|6     |  y_ram              |dp_ram_display__parameterized0_1 |     2|
+------+---------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.559 ; gain = 763.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1248.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 39 instances

Synth Design complete | Checksum: f6a6a881
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1327.387 ; gain = 878.680
INFO: [Common 17-1381] The checkpoint 'F:/VSR/video_decoder/video_decoder.runs/synth_1/display_mem_reader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_mem_reader_utilization_synth.rpt -pb display_mem_reader_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 15:15:27 2024...
