Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_spi_system_led_single_reset_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_spi_system_led_single_reset_time_impl.sdf", for root module "tb_spi_system_led_single_reset/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_spi_system_led_single_reset_time_impl.sdf", for root module "tb_spi_system_led_single_reset/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.ffsrce_fdpe
Compiling module simprims_ver.FDPE
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_slave_led_0
Compiling module xil_defaultlib.spi_slave_led_1
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_time_impl
