{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571091237675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571091237676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 19:13:57 2019 " "Processing started: Mon Oct 14 19:13:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571091237676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091237676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII_freeRTOS_DE0_nano -c niosII_freeRTOS_DE0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII_freeRTOS_DE0_nano -c niosII_freeRTOS_DE0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091237677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571091238357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571091238357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/niosII.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/niosII.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "niosII/synthesis/niosII.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "niosII/synthesis/submodules/niosII_irq_mapper.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_009" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "niosII/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_006 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_006" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_006 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_006" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252748 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252748 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252748 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252748 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "niosII/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "niosII/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_011_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_011_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252764 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_011 " "Found entity 2: niosII_mm_interconnect_0_router_011" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_008_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_008_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252765 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_008 " "Found entity 2: niosII_mm_interconnect_0_router_008" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252767 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252769 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571091252770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252771 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/niosII_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_uart_tx " "Found entity 1: niosII_uart_tx" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252789 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_uart_rx_stimulus_source " "Found entity 2: niosII_uart_rx_stimulus_source" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252789 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_uart_rx " "Found entity 3: niosII_uart_rx" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252789 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_uart_regs " "Found entity 4: niosII_uart_regs" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252789 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_uart " "Found entity 5: niosII_uart" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file niosII/synthesis/submodules/niosII_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_pll_dffpipe_l2c " "Found entity 1: niosII_sys_pll_dffpipe_l2c" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252792 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sys_pll_stdsync_sv6 " "Found entity 2: niosII_sys_pll_stdsync_sv6" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252792 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_sys_pll_altpll_8ra2 " "Found entity 3: niosII_sys_pll_altpll_8ra2" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252792 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_sys_pll " "Found entity 4: niosII_sys_pll" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_id " "Found entity 1: niosII_sys_id" {  } { { "niosII/synthesis/submodules/niosII_sys_id.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_clk_timer " "Found entity 1: niosII_sys_clk_timer" {  } { { "niosII/synthesis/submodules/niosII_sys_clk_timer.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sdram_input_efifo_module " "Found entity 1: niosII_sdram_input_efifo_module" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252798 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sdram " "Found entity 2: niosII_sdram" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/niosII_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_sim_scfifo_w " "Found entity 1: niosII_jtag_sim_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252802 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_scfifo_w " "Found entity 2: niosII_jtag_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252802 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_sim_scfifo_r " "Found entity 3: niosII_jtag_sim_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252802 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_scfifo_r " "Found entity 4: niosII_jtag_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252802 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag " "Found entity 5: niosII_jtag" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_epcs_sub " "Found entity 1: niosII_epcs_sub" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252805 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_epcs " "Found entity 2: niosII_epcs" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_Switch_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_Switch_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_Switch_Pio " "Found entity 1: niosII_Switch_Pio" {  } { { "niosII/synthesis/submodules/niosII_Switch_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Switch_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_LED_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_LED_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_LED_Pio " "Found entity 1: niosII_LED_Pio" {  } { { "niosII/synthesis/submodules/niosII_LED_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_LED_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_IO_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_IO_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_IO_Pio " "Found entity 1: niosII_IO_Pio" {  } { { "niosII/synthesis/submodules/niosII_IO_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_IO_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_Button_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_Button_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_Button_Pio " "Found entity 1: niosII_Button_Pio" {  } { { "niosII/synthesis/submodules/niosII_Button_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Button_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0Nano_FreeRTOS.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0Nano_FreeRTOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Nano_FreeRTOS " "Found entity 1: DE0Nano_FreeRTOS" {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091252840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091252840 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_epcs.v(402) " "Verilog HDL or VHDL warning at niosII_epcs.v(402): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1571091252869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(318) " "Verilog HDL or VHDL warning at niosII_sdram.v(318): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1571091252871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(328) " "Verilog HDL or VHDL warning at niosII_sdram.v(328): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1571091252871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(338) " "Verilog HDL or VHDL warning at niosII_sdram.v(338): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1571091252871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(682) " "Verilog HDL or VHDL warning at niosII_sdram.v(682): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1571091252873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0Nano_FreeRTOS " "Elaborating entity \"DE0Nano_FreeRTOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571091253046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII niosII:u0 " "Elaborating entity \"niosII\" for hierarchy \"niosII:u0\"" {  } { { "DE0Nano_FreeRTOS.v" "u0" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_Button_Pio niosII:u0\|niosII_Button_Pio:button_pio " "Elaborating entity \"niosII_Button_Pio\" for hierarchy \"niosII:u0\|niosII_Button_Pio:button_pio\"" {  } { { "niosII/synthesis/niosII.v" "button_pio" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosII_Button_Pio.v(91) " "Verilog HDL or VHDL warning at niosII_Button_Pio.v(91): object \"data\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/niosII_Button_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Button_Pio.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571091253134 "|DE0Nano_FreeRTOS|niosII:u0|niosII_Button_Pio:button_pio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_IO_Pio niosII:u0\|niosII_IO_Pio:io_pio " "Elaborating entity \"niosII_IO_Pio\" for hierarchy \"niosII:u0\|niosII_IO_Pio:io_pio\"" {  } { { "niosII/synthesis/niosII.v" "io_pio" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_LED_Pio niosII:u0\|niosII_LED_Pio:led_pio " "Elaborating entity \"niosII_LED_Pio\" for hierarchy \"niosII:u0\|niosII_LED_Pio:led_pio\"" {  } { { "niosII/synthesis/niosII.v" "led_pio" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_Switch_Pio niosII:u0\|niosII_Switch_Pio:switch_pio " "Elaborating entity \"niosII_Switch_Pio\" for hierarchy \"niosII:u0\|niosII_Switch_Pio:switch_pio\"" {  } { { "niosII/synthesis/niosII.v" "switch_pio" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosII_Switch_Pio.v(91) " "Verilog HDL or VHDL warning at niosII_Switch_Pio.v(91): object \"data\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/niosII_Switch_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Switch_Pio.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571091253196 "|DE0Nano_FreeRTOS|niosII:u0|niosII_Switch_Pio:switch_pio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII:u0\|niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\"" {  } { { "niosII/synthesis/niosII.v" "cpu" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "niosII/synthesis/submodules/niosII_cpu.v" "cpu" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253629 ""}  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091253629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091253707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091253707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091253843 ""}  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091253843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091253972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254359 ""}  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091254359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091254425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091254425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091254675 ""}  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091254675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091254683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091255641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091255990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs niosII:u0\|niosII_epcs:epcs " "Elaborating entity \"niosII_epcs\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\"" {  } { { "niosII/synthesis/niosII.v" "epcs" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs_sub niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub " "Elaborating entity \"niosII_epcs_sub\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub\"" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "the_niosII_epcs_sub" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "the_boot_copier_rom" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_epcs_boot_rom.hex " "Parameter \"init_file\" = \"niosII_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256194 ""}  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091256194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0941 " "Found entity 1: altsyncram_0941" {  } { { "db/altsyncram_0941.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/altsyncram_0941.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091256262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091256262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0941 niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated " "Elaborating entity \"altsyncram_0941\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag niosII:u0\|niosII_jtag:jtag " "Elaborating entity \"niosII_jtag\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\"" {  } { { "niosII/synthesis/niosII.v" "jtag" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_w niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w " "Elaborating entity \"niosII_jtag_scfifo_w\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "the_niosII_jtag_scfifo_w" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "wfifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091256786 ""}  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091256786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091256857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091256857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091256865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091256865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091256874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091256874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091256957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091256957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091256958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091257025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091257025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091257093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091257093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_r niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r " "Elaborating entity \"niosII_jtag_scfifo_r\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "the_niosII_jtag_scfifo_r" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "niosII_jtag_alt_jtag_atlantic" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091257673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091257673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091257673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091257673 ""}  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091257673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram niosII:u0\|niosII_sdram:sdram " "Elaborating entity \"niosII_sdram\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\"" {  } { { "niosII/synthesis/niosII.v" "sdram" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram_input_efifo_module niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module " "Elaborating entity \"niosII_sdram_input_efifo_module\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module\"" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "the_niosII_sdram_input_efifo_module" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_clk_timer niosII:u0\|niosII_sys_clk_timer:sys_clk_timer " "Elaborating entity \"niosII_sys_clk_timer\" for hierarchy \"niosII:u0\|niosII_sys_clk_timer:sys_clk_timer\"" {  } { { "niosII/synthesis/niosII.v" "sys_clk_timer" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_id niosII:u0\|niosII_sys_id:sys_id " "Elaborating entity \"niosII_sys_id\" for hierarchy \"niosII:u0\|niosII_sys_id:sys_id\"" {  } { { "niosII/synthesis/niosII.v" "sys_id" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll niosII:u0\|niosII_sys_pll:sys_pll " "Elaborating entity \"niosII_sys_pll\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\"" {  } { { "niosII/synthesis/niosII.v" "sys_pll" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_stdsync_sv6 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"niosII_sys_pll_stdsync_sv6\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "stdsync2" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091257999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_dffpipe_l2c niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosII_sys_pll_dffpipe_l2c\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "dffpipe3" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_altpll_8ra2 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1 " "Elaborating entity \"niosII_sys_pll_altpll_8ra2\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\"" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "sd1" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_uart niosII:u0\|niosII_uart:uart " "Elaborating entity \"niosII_uart\" for hierarchy \"niosII:u0\|niosII_uart:uart\"" {  } { { "niosII/synthesis/niosII.v" "uart" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_uart_tx niosII:u0\|niosII_uart:uart\|niosII_uart_tx:the_niosII_uart_tx " "Elaborating entity \"niosII_uart_tx\" for hierarchy \"niosII:u0\|niosII_uart:uart\|niosII_uart_tx:the_niosII_uart_tx\"" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "the_niosII_uart_tx" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_uart_rx niosII:u0\|niosII_uart:uart\|niosII_uart_rx:the_niosII_uart_rx " "Elaborating entity \"niosII_uart_rx\" for hierarchy \"niosII:u0\|niosII_uart:uart\|niosII_uart_rx:the_niosII_uart_rx\"" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "the_niosII_uart_rx" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_uart_rx_stimulus_source niosII:u0\|niosII_uart:uart\|niosII_uart_rx:the_niosII_uart_rx\|niosII_uart_rx_stimulus_source:the_niosII_uart_rx_stimulus_source " "Elaborating entity \"niosII_uart_rx_stimulus_source\" for hierarchy \"niosII:u0\|niosII_uart:uart\|niosII_uart_rx:the_niosII_uart_rx\|niosII_uart_rx_stimulus_source:the_niosII_uart_rx_stimulus_source\"" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "the_niosII_uart_rx_stimulus_source" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_uart_regs niosII:u0\|niosII_uart:uart\|niosII_uart_regs:the_niosII_uart_regs " "Elaborating entity \"niosII_uart_regs\" for hierarchy \"niosII:u0\|niosII_uart:uart\|niosII_uart_regs:the_niosII_uart_regs\"" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "the_niosII_uart_regs" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosII/synthesis/niosII.v" "mm_interconnect_0" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_avalon_parallel_port_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "led_pio_avalon_parallel_port_slave_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sys_pll_pll_slave_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "uart_s1_translator" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091258979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_001" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_002" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"niosII_mm_interconnect_0_router_008\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_008" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_008_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_011 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"niosII_mm_interconnect_0_router_011\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_011" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_011_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\|niosII_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_011_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\|niosII_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_demux" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_mux" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_006 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_006\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_mux_006" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_demux" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_006 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_006\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_demux_006" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_mux" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091259994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571091260026 "|DE0Nano_FreeRTOS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571091260028 "|DE0Nano_FreeRTOS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571091260028 "|DE0Nano_FreeRTOS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "crosser" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 5049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_009 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_009\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "avalon_st_adapter_009" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 5310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" "error_adapter_0" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII:u0\|niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII:u0\|niosII_irq_mapper:irq_mapper\"" {  } { { "niosII/synthesis/niosII.v" "irq_mapper" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosII:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "niosII/synthesis/niosII.v" "irq_synchronizer" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091260458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571091260458 ""}  } { { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571091260458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosII/synthesis/niosII.v" "rst_controller" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niosII/synthesis/niosII.v" "rst_controller_001" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "niosII/synthesis/niosII.v" "rst_controller_002" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091260514 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1571091264730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.14.19:14:31 Progress: Loading sld83509ecd/alt_sld_fab_wrapper_hw.tcl " "2019.10.14.19:14:31 Progress: Loading sld83509ecd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091271294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091275261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091275594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091277544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091277834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091278134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091278503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091278512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091278515 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1571091279238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83509ecd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld83509ecd/alt_sld_fab.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091279784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091279784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091280020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091280022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091280211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091280444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/db/ip/sld83509ecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571091280644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091280644 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "niosII/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1571091286948 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1571091286948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571091290965 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1571091291184 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1571091291184 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571091291184 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1571091291184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 442 -1 0 } } { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 243 -1 0 } } { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 132 -1 0 } } { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 356 -1 0 } } { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 253 -1 0 } } { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 44 -1 0 } } { "niosII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2878 -1 0 } } { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3878 -1 0 } } { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 306 -1 0 } } { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niosII/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3500 -1 0 } } { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2099 -1 0 } } { "niosII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 352 -1 0 } } { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 42 -1 0 } } { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 43 -1 0 } } { "niosII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571091291223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571091291224 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571091293751 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571091293751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571091293751 "|DE0Nano_FreeRTOS|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571091293751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091294484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "368 " "368 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571091299808 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/nestor/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571091300063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571091300063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091300384 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO 178 " "Ignored 178 assignments for entity \"DE0_NANO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SADDR -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SADDR -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDAT -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDAT -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_ASDO -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_ASDO -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_DATA0 -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_DATA0 -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_DCLK -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_DCLK -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_NCSO -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EPCS_NCSO -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0_IN\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0_IN\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0_IN\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0_IN\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1_IN\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1_IN\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1_IN\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1_IN\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[10\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[10\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[11\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[11\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[12\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[12\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[8\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[8\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[9\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2\[9\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_2_IN\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[4\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[4\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[5\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[5\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[6\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[6\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[7\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[7\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_NANO " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_NANO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1571091301217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1571091301217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/output_files/niosII_freeRTOS_DE0_nano.map.smsg " "Generated suppressed messages file /home/nestor/repositorios/niosII_freeRTOS_DE0_nano/output_files/niosII_freeRTOS_DE0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091302049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571091307007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571091307007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4530 " "Implemented 4530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571091307924 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571091307924 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1571091307924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4288 " "Implemented 4288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571091307924 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571091307924 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1571091307924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571091307924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571091308015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 19:15:08 2019 " "Processing ended: Mon Oct 14 19:15:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571091308015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571091308015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571091308015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571091308015 ""}
