Analysis & Synthesis report for UC
Thu Oct 25 15:11:53 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ROM:MEMORY|altsyncram:altsyncram_component|altsyncram_1u14:auto_generated
 13. Parameter Settings for User Entity Instance: Ulala:ULA|LPM_MUX:instmux
 14. Parameter Settings for User Entity Instance: ROM:MEMORY|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: debouncer:instDB
 16. Parameter Settings for User Entity Instance: LPM_MUX:inst9
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 25 15:11:53 2018      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; UC                                         ;
; Top-level Entity Name           ; CPU                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 34                                         ;
; Total pins                      ; 53                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 4,096                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; CPU                ; UC                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                             ; Library ;
+-------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------+---------+
; Register.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10692179/Downloads/UC-Final/Register.bdf                        ;         ;
; data.mif                            ; yes             ; User Memory Initialization File          ; C:/Users/10692179/Downloads/UC-Final/data.mif                            ;         ;
; ROM.vhd                             ; yes             ; User Wizard-Generated File               ; C:/Users/10692179/Downloads/UC-Final/ROM.vhd                             ;         ;
; CPU.bdf                             ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10692179/Downloads/UC-Final/CPU.bdf                             ;         ;
; UC.bdf                              ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10692179/Downloads/UC-Final/UC.bdf                              ;         ;
; Ulala.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10692179/Downloads/UC-Final/Ulala.bdf                           ;         ;
; output_files/ContadorAssincrono.bdf ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10692179/Downloads/UC-Final/output_files/ContadorAssincrono.bdf ;         ;
; hexade.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/hexade.bdf                          ;         ;
; lpm_mux.tdf                         ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf               ;         ;
; aglobal141.inc                      ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc            ;         ;
; muxlut.inc                          ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                ;         ;
; bypassff.inc                        ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                        ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mux_vjc.tdf                      ; yes             ; Auto-Generated Megafunction              ; C:/Users/10692179/Downloads/UC-Final/db/mux_vjc.tdf                      ;         ;
; shift-left1.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/shift-left1.bdf                     ;         ;
; somasubtrai.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/somasubtrai.bdf                     ;         ;
; cont.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/cont.bdf                            ;         ;
; somatop.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/somatop.bdf                         ;         ;
; shift-right1.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10692179/Downloads/UC-Final/shift-right1.bdf                    ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                          ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                          ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                        ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_1u14.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/10692179/Downloads/UC-Final/db/altsyncram_1u14.tdf              ;         ;
; debouncer.v                         ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/10692179/Downloads/UC-Final/debouncer.v                         ;         ;
; db/mux_tjc.tdf                      ; yes             ; Auto-Generated Megafunction              ; C:/Users/10692179/Downloads/UC-Final/db/mux_tjc.tdf                      ;         ;
+-------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 61                    ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 111                   ;
;     -- 7 input functions                    ; 1                     ;
;     -- 6 input functions                    ; 8                     ;
;     -- 5 input functions                    ; 3                     ;
;     -- 4 input functions                    ; 54                    ;
;     -- <=3 input functions                  ; 45                    ;
;                                             ;                       ;
; Dedicated logic registers                   ; 34                    ;
;                                             ;                       ;
; I/O pins                                    ; 53                    ;
; Total MLAB memory bits                      ; 0                     ;
; Total block memory bits                     ; 4096                  ;
;                                             ;                       ;
; Total DSP Blocks                            ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; debouncer:instDB|outb ;
; Maximum fan-out                             ; 20                    ;
; Total fan-out                               ; 747                   ;
; Average fan-out                             ; 2.80                  ;
+---------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |CPU                                      ; 111 (2)           ; 34 (0)       ; 4096              ; 0          ; 53   ; 0            ; |CPU                                                                           ; work         ;
;    |ContadorAssincrono:inst23|            ; 26 (26)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|ContadorAssincrono:inst23                                                 ; work         ;
;    |ROM:MEMORY|                           ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPU|ROM:MEMORY                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPU|ROM:MEMORY|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1u14:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPU|ROM:MEMORY|altsyncram:altsyncram_component|altsyncram_1u14:auto_generated ; work         ;
;    |Register:inst14|                      ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Register:inst14                                                           ; work         ;
;    |Register:inst15|                      ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Register:inst15                                                           ; work         ;
;    |UC:inst1|                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|UC:inst1                                                                  ; work         ;
;    |Ulala:ULA|                            ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA                                                                 ; work         ;
;       |SomaSubtrai:inst7|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst7                                               ; work         ;
;          |Cont:inst1|                     ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst7|Cont:inst1                                    ; work         ;
;             |somatop:inst8|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst7|Cont:inst1|somatop:inst8                      ; work         ;
;             |somatop:inst9|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst7|Cont:inst1|somatop:inst9                      ; work         ;
;       |SomaSubtrai:inst8|                 ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst8                                               ; work         ;
;          |Cont:inst1|                     ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst8|Cont:inst1                                    ; work         ;
;             |somatop:inst8|               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst8|Cont:inst1|somatop:inst8                      ; work         ;
;             |somatop:inst|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|SomaSubtrai:inst8|Cont:inst1|somatop:inst                       ; work         ;
;       |lpm_mux:instmux|                   ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|lpm_mux:instmux                                                 ; work         ;
;          |mux_vjc:auto_generated|         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|Ulala:ULA|lpm_mux:instmux|mux_vjc:auto_generated                          ; work         ;
;    |debouncer:instDB|                     ; 22 (22)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|debouncer:instDB                                                          ; work         ;
;    |hexade:inst17|                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst17                                                             ; work         ;
;    |hexade:inst3|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst3                                                              ; work         ;
;    |hexade:inst4|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst4                                                              ; work         ;
;    |hexade:inst5|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst5                                                              ; work         ;
;    |hexade:inst6|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst6                                                              ; work         ;
;    |hexade:inst|                          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|hexade:inst                                                               ; work         ;
;    |lpm_mux:inst9|                        ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_mux:inst9                                                             ; work         ;
;       |mux_tjc:auto_generated|            ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_mux:inst9|mux_tjc:auto_generated                                      ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; ROM:MEMORY|altsyncram:altsyncram_component|altsyncram_1u14:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; data.mif ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |CPU|ROM:MEMORY ; ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|debouncer:instDB|counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ROM:MEMORY|altsyncram:altsyncram_component|altsyncram_1u14:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ulala:ULA|LPM_MUX:instmux ;
+------------------------+-----------+-----------------------------------+
; Parameter Name         ; Value     ; Type                              ;
+------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTH              ; 4         ; Untyped                           ;
; LPM_SIZE               ; 4         ; Untyped                           ;
; LPM_WIDTHS             ; 2         ; Untyped                           ;
; LPM_PIPELINE           ; 0         ; Untyped                           ;
; CBXI_PARAMETER         ; mux_vjc   ; Untyped                           ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                           ;
+------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; data.mif             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_1u14      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:instDB ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DELAY_BITS     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_MUX:inst9 ;
+------------------------+-----------+-----------------------+
; Parameter Name         ; Value     ; Type                  ;
+------------------------+-----------+-----------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE        ;
; LPM_WIDTH              ; 4         ; Untyped               ;
; LPM_SIZE               ; 2         ; Untyped               ;
; LPM_WIDTHS             ; 1         ; Untyped               ;
; LPM_PIPELINE           ; 0         ; Untyped               ;
; CBXI_PARAMETER         ; mux_tjc   ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped               ;
+------------------------+-----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ROM:MEMORY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 34                          ;
;     CLR               ; 16                          ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 111                         ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 94                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 54                          ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 8                           ;
; boundary_port         ; 53                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Oct 25 15:11:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UC -c UC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file register.bdf
    Info (12023): Found entity 1: Register
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: ROM
Warning (12019): Can't analyze file -- file MemoryROM.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Warning (12019): Can't analyze file -- file output_files/UC.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file contador.bdf
    Info (12023): Found entity 1: Contador
Info (12021): Found 1 design units, including 1 entities, in source file uc.bdf
    Info (12023): Found entity 1: UC
Info (12021): Found 1 design units, including 1 entities, in source file debugger.bdf
    Info (12023): Found entity 1: debugger
Info (12021): Found 1 design units, including 1 entities, in source file ulala.bdf
    Info (12023): Found entity 1: Ulala
Info (12021): Found 1 design units, including 1 entities, in source file output_files/contadorassincrono.bdf
    Info (12023): Found entity 1: ContadorAssincrono
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (275011): Block or symbol "hexade" of instance "inst4" overlaps another block or symbol
Warning (12125): Using design file hexade.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hexade
Info (12128): Elaborating entity "hexade" for hierarchy "hexade:inst"
Info (12128): Elaborating entity "Register" for hierarchy "Register:inst15"
Info (12128): Elaborating entity "Ulala" for hierarchy "Ulala:ULA"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "Ulala:ULA|LPM_MUX:instmux"
Info (12130): Elaborated megafunction instantiation "Ulala:ULA|LPM_MUX:instmux"
Info (12133): Instantiated megafunction "Ulala:ULA|LPM_MUX:instmux" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf
    Info (12023): Found entity 1: mux_vjc
Info (12128): Elaborating entity "mux_vjc" for hierarchy "Ulala:ULA|LPM_MUX:instmux|mux_vjc:auto_generated"
Warning (12125): Using design file shift-left1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift-left1
Info (12128): Elaborating entity "shift-left1" for hierarchy "Ulala:ULA|shift-left1:inst2"
Warning (275009): Pin "1" not connected
Warning (12125): Using design file somasubtrai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SomaSubtrai
Info (12128): Elaborating entity "somasubtrai" for hierarchy "Ulala:ULA|somasubtrai:inst8"
Warning (12125): Using design file cont.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Cont
Info (12128): Elaborating entity "Cont" for hierarchy "Ulala:ULA|somasubtrai:inst8|Cont:inst1"
Warning (12125): Using design file somatop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somatop
Info (12128): Elaborating entity "somatop" for hierarchy "Ulala:ULA|somasubtrai:inst8|Cont:inst1|somatop:inst10"
Warning (12125): Using design file shift-right1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift-right1
Info (12128): Elaborating entity "shift-right1" for hierarchy "Ulala:ULA|shift-right1:inst4"
Warning (275009): Pin "4" not connected
Warning (275008): Primitive "GND" of instance "inst" not used
Info (12128): Elaborating entity "UC" for hierarchy "UC:inst1"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1u14.tdf
    Info (12023): Found entity 1: altsyncram_1u14
Info (12128): Elaborating entity "altsyncram_1u14" for hierarchy "ROM:MEMORY|altsyncram:altsyncram_component|altsyncram_1u14:auto_generated"
Warning (12125): Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debouncer
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:instDB"
Warning (10230): Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "ContadorAssincrono" for hierarchy "ContadorAssincrono:inst23"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "LPM_MUX:inst9"
Info (12130): Elaborated megafunction instantiation "LPM_MUX:inst9"
Info (12133): Instantiated megafunction "LPM_MUX:inst9" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tjc.tdf
    Info (12023): Found entity 1: mux_tjc
Info (12128): Elaborating entity "mux_tjc" for hierarchy "LPM_MUX:inst9|mux_tjc:auto_generated"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ContadorAssincrono:inst23|inst20" is converted into an equivalent circuit using register "ContadorAssincrono:inst23|inst20~_emulated" and latch "ContadorAssincrono:inst23|inst20~1"
    Warning (13310): Register "ContadorAssincrono:inst23|inst19" is converted into an equivalent circuit using register "ContadorAssincrono:inst23|inst19~_emulated" and latch "ContadorAssincrono:inst23|inst19~1"
    Warning (13310): Register "ContadorAssincrono:inst23|inst18" is converted into an equivalent circuit using register "ContadorAssincrono:inst23|inst18~_emulated" and latch "ContadorAssincrono:inst23|inst18~1"
    Warning (13310): Register "ContadorAssincrono:inst23|inst9" is converted into an equivalent circuit using register "ContadorAssincrono:inst23|inst9~_emulated" and latch "ContadorAssincrono:inst23|inst9~1"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 120 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Thu Oct 25 15:11:53 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


