Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Dec 16 09:36:02 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             137 |           42 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                    |                                           Enable Signal                                          |                                           Set/Reset Signal                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_1_n_0                        |                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_next                                     |                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_next                                       |                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_next_reg[9]_i_2_n_0 |                                                                                                  |                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/VGA_timings_0/inst/cntH/E[0]                                                          | design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next                                            |                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_next                                            |                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_1__0_n_0                                     |                3 |             10 |         3.33 |
|  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_next_reg[9]_i_2_n_0 |                                                                                                  |                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_5/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_1/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_2/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_4/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_3/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/Debounce_Switch_6/inst/p_0_in                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]                        |                9 |             19 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_move/r_iEn_timer                                               | design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0         |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_2_n_0 | design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0    |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_timer                                       | design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0 |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                  |                                                                                                     |               16 |             26 |         1.62 |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


