// Seed: 2125014162
module module_0 #(
    parameter id_1 = 32'd18
) ();
  wire [1 'b0 : ( "" )] _id_1;
  logic [7:0][1 : -1 'b0] id_2;
  assign id_1 = id_2[id_1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1);
  always_ff #1 disable id_11;
  logic id_12;
  parameter id_13 = -1 == 1;
endmodule
