Analysis & Synthesis report for DE2_TOP
Wed Mar 06 23:17:18 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_TOP|I2C_AV_Config:u3|mSetup_ST
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 18. Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "nodes:drum|node:n4_4"
 21. Port Connectivity Checks: "nodes:drum|node:n4_3"
 22. Port Connectivity Checks: "nodes:drum|node:n4_2"
 23. Port Connectivity Checks: "nodes:drum|node:n4_1"
 24. Port Connectivity Checks: "nodes:drum|node:n4_0"
 25. Port Connectivity Checks: "nodes:drum|node:n3_4"
 26. Port Connectivity Checks: "nodes:drum|node:n3_3"
 27. Port Connectivity Checks: "nodes:drum|node:n3_2"
 28. Port Connectivity Checks: "nodes:drum|node:n3_1"
 29. Port Connectivity Checks: "nodes:drum|node:n3_0"
 30. Port Connectivity Checks: "nodes:drum|node:n2_4"
 31. Port Connectivity Checks: "nodes:drum|node:n2_3"
 32. Port Connectivity Checks: "nodes:drum|node:n2_2"
 33. Port Connectivity Checks: "nodes:drum|node:n2_1"
 34. Port Connectivity Checks: "nodes:drum|node:n2_0"
 35. Port Connectivity Checks: "nodes:drum|node:n1_4"
 36. Port Connectivity Checks: "nodes:drum|node:n1_3"
 37. Port Connectivity Checks: "nodes:drum|node:n1_2"
 38. Port Connectivity Checks: "nodes:drum|node:n1_1"
 39. Port Connectivity Checks: "nodes:drum|node:n1_0"
 40. Port Connectivity Checks: "nodes:drum|node:n0_4"
 41. Port Connectivity Checks: "nodes:drum|node:n0_3"
 42. Port Connectivity Checks: "nodes:drum|node:n0_2"
 43. Port Connectivity Checks: "nodes:drum|node:n0_1"
 44. Port Connectivity Checks: "nodes:drum|node:n0_0"
 45. Port Connectivity Checks: "AUDIO_DAC_ADC:u4"
 46. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 47. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 06 23:17:18 2013     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_TOP                                   ;
; Top-level Entity Name              ; DE2_TOP                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 12,741                                    ;
;     Total combinational functions  ; 12,290                                    ;
;     Dedicated logic registers      ; 1,390                                     ;
; Total registers                    ; 1390                                      ;
; Total pins                         ; 425                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_TOP            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+
; nodes.v                          ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/nodes.v                                          ;
; AUDIO_DAC_ADC.v                  ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/AUDIO_DAC_ADC.v                                  ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/I2C_AV_Config.v                                  ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/I2C_Controller.v                                 ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/Reset_Delay.v                                    ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File  ; C:/ece5760/lab3/VGA_Audio_PLL.v                                  ;
; Audio_Filter_18bit_parallel.v    ; yes             ; User Verilog HDL File       ; C:/ece5760/lab3/Audio_Filter_18bit_parallel.v                    ;
; altpll.tdf                       ; yes             ; Megafunction                ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal110.inc                   ; yes             ; Megafunction                ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc    ;
; stratix_pll.inc                  ; yes             ; Megafunction                ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                ; yes             ; Megafunction                ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                ; yes             ; Megafunction                ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 12,741                   ;
;                                             ;                          ;
; Total combinational functions               ; 12290                    ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 5117                     ;
;     -- 3 input functions                    ; 6270                     ;
;     -- <=2 input functions                  ; 903                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 7825                     ;
;     -- arithmetic mode                      ; 4465                     ;
;                                             ;                          ;
; Total registers                             ; 1390                     ;
;     -- Dedicated logic registers            ; 1390                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 425                      ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; AUDIO_DAC_ADC:u4|LRCK_1X ;
; Maximum fan-out                             ; 1294                     ;
; Total fan-out                               ; 44426                    ;
; Average fan-out                             ; 3.15                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; |DE2_TOP                        ; 12290 (1)         ; 1390 (0)     ; 0           ; 0            ; 0       ; 0         ; 425  ; 0            ; |DE2_TOP                                          ;              ;
;    |AUDIO_DAC_ADC:u4|           ; 31 (31)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|AUDIO_DAC_ADC:u4                         ;              ;
;    |I2C_AV_Config:u3|           ; 93 (49)           ; 61 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|I2C_AV_Config:u3                         ;              ;
;       |I2C_Controller:u0|       ; 44 (44)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|I2C_AV_Config:u3|I2C_Controller:u0       ;              ;
;    |Reset_Delay:r0|             ; 29 (29)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|Reset_Delay:r0                           ;              ;
;    |VGA_Audio_PLL:p1|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1                         ;              ;
;       |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1|altpll:altpll_component ;              ;
;    |nodes:drum|                 ; 12136 (0)         ; 1275 (425)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum                               ;              ;
;       |node:n0_0|               ; 496 (496)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n0_0                     ;              ;
;       |node:n0_1|               ; 484 (484)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n0_1                     ;              ;
;       |node:n0_2|               ; 474 (474)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n0_2                     ;              ;
;       |node:n0_3|               ; 473 (473)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n0_3                     ;              ;
;       |node:n0_4|               ; 458 (458)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n0_4                     ;              ;
;       |node:n1_0|               ; 502 (502)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n1_0                     ;              ;
;       |node:n1_1|               ; 503 (503)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n1_1                     ;              ;
;       |node:n1_2|               ; 498 (498)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n1_2                     ;              ;
;       |node:n1_3|               ; 497 (497)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n1_3                     ;              ;
;       |node:n1_4|               ; 475 (475)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n1_4                     ;              ;
;       |node:n2_0|               ; 498 (498)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n2_0                     ;              ;
;       |node:n2_1|               ; 498 (498)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n2_1                     ;              ;
;       |node:n2_2|               ; 497 (497)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n2_2                     ;              ;
;       |node:n2_3|               ; 497 (497)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n2_3                     ;              ;
;       |node:n2_4|               ; 475 (475)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n2_4                     ;              ;
;       |node:n3_0|               ; 494 (494)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n3_0                     ;              ;
;       |node:n3_1|               ; 496 (496)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n3_1                     ;              ;
;       |node:n3_2|               ; 496 (496)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n3_2                     ;              ;
;       |node:n3_3|               ; 497 (497)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n3_3                     ;              ;
;       |node:n3_4|               ; 475 (475)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n3_4                     ;              ;
;       |node:n4_0|               ; 475 (475)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n4_0                     ;              ;
;       |node:n4_1|               ; 473 (473)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n4_1                     ;              ;
;       |node:n4_2|               ; 473 (473)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n4_2                     ;              ;
;       |node:n4_3|               ; 475 (475)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n4_3                     ;              ;
;       |node:n4_4|               ; 457 (457)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|nodes:drum|node:n4_4                     ;              ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |DE2_TOP|VGA_Audio_PLL:p1 ; C:/ece5760/lab3/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_TOP|I2C_AV_Config:u3|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                 ;
+--------------------------------------------------------+-----+
; Logic Cell Name                                        ;     ;
+--------------------------------------------------------+-----+
; nodes:drum|node:n0_0|Add8~5                            ;     ;
; nodes:drum|node:n0_0|Add8~19                           ;     ;
; nodes:drum|node:n0_0|Add8~20                           ;     ;
; nodes:drum|node:n0_0|Add8~21                           ;     ;
; nodes:drum|node:n0_0|Add8~16                           ;     ;
; nodes:drum|node:n0_0|Add8~15                           ;     ;
; nodes:drum|node:n0_0|Add8~14                           ;     ;
; nodes:drum|node:n0_0|Add8~13                           ;     ;
; nodes:drum|node:n0_0|Add8~12                           ;     ;
; nodes:drum|node:n0_0|Add8~11                           ;     ;
; nodes:drum|node:n0_0|Add8~10                           ;     ;
; nodes:drum|node:n0_0|Add8~6                            ;     ;
; nodes:drum|node:n0_0|Add8~7                            ;     ;
; nodes:drum|node:n0_0|Add8~8                            ;     ;
; nodes:drum|node:n0_0|Add8~9                            ;     ;
; nodes:drum|node:n0_0|Add8~0                            ;     ;
; nodes:drum|node:n0_0|Add8~1                            ;     ;
; nodes:drum|node:n0_0|Add8~2                            ;     ;
; nodes:drum|node:n0_0|Add8~3                            ;     ;
; nodes:drum|node:n0_0|Add8~4                            ;     ;
; nodes:drum|node:n0_0|Add8~18                           ;     ;
; nodes:drum|node:n0_0|Add8~17                           ;     ;
; nodes:drum|node:n0_1|Add8~4                            ;     ;
; nodes:drum|node:n0_1|Add8~5                            ;     ;
; nodes:drum|node:n0_1|Add8~3                            ;     ;
; nodes:drum|node:n0_1|Add8~2                            ;     ;
; nodes:drum|node:n0_1|Add8~1                            ;     ;
; nodes:drum|node:n0_1|Add8~0                            ;     ;
; nodes:drum|node:n0_1|Add8~13                           ;     ;
; nodes:drum|node:n0_1|Add8~12                           ;     ;
; nodes:drum|node:n0_1|Add8~11                           ;     ;
; nodes:drum|node:n0_1|Add8~10                           ;     ;
; nodes:drum|node:n0_1|Add8~9                            ;     ;
; nodes:drum|node:n0_1|Add8~8                            ;     ;
; nodes:drum|node:n0_1|Add8~7                            ;     ;
; nodes:drum|node:n0_1|Add8~6                            ;     ;
; nodes:drum|node:n0_1|Add8~14                           ;     ;
; nodes:drum|node:n0_1|Add8~15                           ;     ;
; nodes:drum|node:n0_1|Add8~16                           ;     ;
; rtl~7                                                  ;     ;
; rtl~0                                                  ;     ;
; rtl~5                                                  ;     ;
; rtl~4                                                  ;     ;
; rtl~3                                                  ;     ;
; rtl~2                                                  ;     ;
; rtl~1                                                  ;     ;
; rtl~6                                                  ;     ;
; nodes:drum|node:n0_2|Add8~1                            ;     ;
; rtl~16                                                 ;     ;
; rtl~15                                                 ;     ;
; rtl~17                                                 ;     ;
; rtl~18                                                 ;     ;
; rtl~19                                                 ;     ;
; nodes:drum|node:n0_2|Add8~13                           ;     ;
; nodes:drum|node:n0_2|Add8~12                           ;     ;
; nodes:drum|node:n0_2|Add8~11                           ;     ;
; nodes:drum|node:n0_2|Add8~10                           ;     ;
; nodes:drum|node:n0_2|Add8~6                            ;     ;
; nodes:drum|node:n0_2|Add8~7                            ;     ;
; nodes:drum|node:n0_2|Add8~8                            ;     ;
; nodes:drum|node:n0_2|Add8~9                            ;     ;
; nodes:drum|node:n0_2|Add8~5                            ;     ;
; nodes:drum|node:n0_2|Add8~4                            ;     ;
; nodes:drum|node:n0_2|Add8~3                            ;     ;
; nodes:drum|node:n0_2|Add8~2                            ;     ;
; nodes:drum|node:n0_2|Add8~0                            ;     ;
; rtl~9                                                  ;     ;
; rtl~8                                                  ;     ;
; rtl~14                                                 ;     ;
; rtl~13                                                 ;     ;
; rtl~12                                                 ;     ;
; rtl~11                                                 ;     ;
; rtl~10                                                 ;     ;
; rtl~21                                                 ;     ;
; rtl~20                                                 ;     ;
; rtl~26                                                 ;     ;
; rtl~25                                                 ;     ;
; rtl~24                                                 ;     ;
; rtl~23                                                 ;     ;
; rtl~22                                                 ;     ;
; rtl~28                                                 ;     ;
; rtl~27                                                 ;     ;
; rtl~33                                                 ;     ;
; rtl~32                                                 ;     ;
; rtl~31                                                 ;     ;
; rtl~30                                                 ;     ;
; rtl~29                                                 ;     ;
; rtl~35                                                 ;     ;
; rtl~34                                                 ;     ;
; rtl~40                                                 ;     ;
; rtl~39                                                 ;     ;
; rtl~38                                                 ;     ;
; rtl~37                                                 ;     ;
; rtl~36                                                 ;     ;
; rtl~42                                                 ;     ;
; rtl~41                                                 ;     ;
; rtl~47                                                 ;     ;
; rtl~46                                                 ;     ;
; rtl~45                                                 ;     ;
; rtl~44                                                 ;     ;
; Number of logic cells representing combinational loops ; 218 ;
+--------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+---------------------------------------------------------+--------------------------------------------+
; Register name                                           ; Reason for Removal                         ;
+---------------------------------------------------------+--------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[7,8,13..17,19,23]            ; Stuck at GND due to stuck port data_in     ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[7,8,13..17,19,23] ; Stuck at GND due to stuck port data_in     ;
; nodes:drum|node:n4_4|prev[17]                           ; Merged with nodes:drum|node:n4_4|value[17] ;
; nodes:drum|node:n4_4|prev[16]                           ; Merged with nodes:drum|node:n4_4|value[16] ;
; nodes:drum|node:n4_4|prev[15]                           ; Merged with nodes:drum|node:n4_4|value[15] ;
; nodes:drum|node:n4_4|prev[14]                           ; Merged with nodes:drum|node:n4_4|value[14] ;
; nodes:drum|node:n4_4|prev[13]                           ; Merged with nodes:drum|node:n4_4|value[13] ;
; nodes:drum|node:n4_4|prev[12]                           ; Merged with nodes:drum|node:n4_4|value[12] ;
; nodes:drum|node:n4_4|prev[11]                           ; Merged with nodes:drum|node:n4_4|value[11] ;
; nodes:drum|node:n4_4|prev[10]                           ; Merged with nodes:drum|node:n4_4|value[10] ;
; nodes:drum|node:n4_4|prev[9]                            ; Merged with nodes:drum|node:n4_4|value[9]  ;
; nodes:drum|node:n4_4|prev[8]                            ; Merged with nodes:drum|node:n4_4|value[8]  ;
; nodes:drum|node:n4_4|prev[7]                            ; Merged with nodes:drum|node:n4_4|value[7]  ;
; nodes:drum|node:n4_4|prev[6]                            ; Merged with nodes:drum|node:n4_4|value[6]  ;
; nodes:drum|node:n4_4|prev[5]                            ; Merged with nodes:drum|node:n4_4|value[5]  ;
; nodes:drum|node:n4_4|prev[4]                            ; Merged with nodes:drum|node:n4_4|value[4]  ;
; nodes:drum|node:n4_4|prev[3]                            ; Merged with nodes:drum|node:n4_4|value[3]  ;
; nodes:drum|node:n4_4|prev[2]                            ; Merged with nodes:drum|node:n4_4|value[2]  ;
; nodes:drum|node:n4_4|prev[1]                            ; Merged with nodes:drum|node:n4_4|value[1]  ;
; nodes:drum|node:n4_4|prev[0]                            ; Merged with nodes:drum|node:n4_4|value[0]  ;
; nodes:drum|node:n4_3|prev[17]                           ; Merged with nodes:drum|node:n4_3|value[17] ;
; nodes:drum|node:n4_3|prev[16]                           ; Merged with nodes:drum|node:n4_3|value[16] ;
; nodes:drum|node:n4_3|prev[15]                           ; Merged with nodes:drum|node:n4_3|value[15] ;
; nodes:drum|node:n4_3|prev[14]                           ; Merged with nodes:drum|node:n4_3|value[14] ;
; nodes:drum|node:n4_3|prev[13]                           ; Merged with nodes:drum|node:n4_3|value[13] ;
; nodes:drum|node:n4_3|prev[12]                           ; Merged with nodes:drum|node:n4_3|value[12] ;
; nodes:drum|node:n4_3|prev[11]                           ; Merged with nodes:drum|node:n4_3|value[11] ;
; nodes:drum|node:n4_3|prev[10]                           ; Merged with nodes:drum|node:n4_3|value[10] ;
; nodes:drum|node:n4_3|prev[9]                            ; Merged with nodes:drum|node:n4_3|value[9]  ;
; nodes:drum|node:n4_3|prev[8]                            ; Merged with nodes:drum|node:n4_3|value[8]  ;
; nodes:drum|node:n4_3|prev[7]                            ; Merged with nodes:drum|node:n4_3|value[7]  ;
; nodes:drum|node:n4_3|prev[6]                            ; Merged with nodes:drum|node:n4_3|value[6]  ;
; nodes:drum|node:n4_3|prev[5]                            ; Merged with nodes:drum|node:n4_3|value[5]  ;
; nodes:drum|node:n4_3|prev[4]                            ; Merged with nodes:drum|node:n4_3|value[4]  ;
; nodes:drum|node:n4_3|prev[3]                            ; Merged with nodes:drum|node:n4_3|value[3]  ;
; nodes:drum|node:n4_3|prev[2]                            ; Merged with nodes:drum|node:n4_3|value[2]  ;
; nodes:drum|node:n4_3|prev[1]                            ; Merged with nodes:drum|node:n4_3|value[1]  ;
; nodes:drum|node:n4_3|prev[0]                            ; Merged with nodes:drum|node:n4_3|value[0]  ;
; nodes:drum|node:n4_2|prev[17]                           ; Merged with nodes:drum|node:n4_2|value[17] ;
; nodes:drum|node:n4_2|prev[16]                           ; Merged with nodes:drum|node:n4_2|value[16] ;
; nodes:drum|node:n4_2|prev[15]                           ; Merged with nodes:drum|node:n4_2|value[15] ;
; nodes:drum|node:n4_2|prev[14]                           ; Merged with nodes:drum|node:n4_2|value[14] ;
; nodes:drum|node:n4_2|prev[13]                           ; Merged with nodes:drum|node:n4_2|value[13] ;
; nodes:drum|node:n4_2|prev[12]                           ; Merged with nodes:drum|node:n4_2|value[12] ;
; nodes:drum|node:n4_2|prev[11]                           ; Merged with nodes:drum|node:n4_2|value[11] ;
; nodes:drum|node:n4_2|prev[10]                           ; Merged with nodes:drum|node:n4_2|value[10] ;
; nodes:drum|node:n4_2|prev[9]                            ; Merged with nodes:drum|node:n4_2|value[9]  ;
; nodes:drum|node:n4_2|prev[8]                            ; Merged with nodes:drum|node:n4_2|value[8]  ;
; nodes:drum|node:n4_2|prev[7]                            ; Merged with nodes:drum|node:n4_2|value[7]  ;
; nodes:drum|node:n4_2|prev[6]                            ; Merged with nodes:drum|node:n4_2|value[6]  ;
; nodes:drum|node:n4_2|prev[5]                            ; Merged with nodes:drum|node:n4_2|value[5]  ;
; nodes:drum|node:n4_2|prev[4]                            ; Merged with nodes:drum|node:n4_2|value[4]  ;
; nodes:drum|node:n4_2|prev[3]                            ; Merged with nodes:drum|node:n4_2|value[3]  ;
; nodes:drum|node:n4_2|prev[2]                            ; Merged with nodes:drum|node:n4_2|value[2]  ;
; nodes:drum|node:n4_2|prev[1]                            ; Merged with nodes:drum|node:n4_2|value[1]  ;
; nodes:drum|node:n4_2|prev[0]                            ; Merged with nodes:drum|node:n4_2|value[0]  ;
; nodes:drum|node:n4_1|prev[17]                           ; Merged with nodes:drum|node:n4_1|value[17] ;
; nodes:drum|node:n4_1|prev[16]                           ; Merged with nodes:drum|node:n4_1|value[16] ;
; nodes:drum|node:n4_1|prev[15]                           ; Merged with nodes:drum|node:n4_1|value[15] ;
; nodes:drum|node:n4_1|prev[14]                           ; Merged with nodes:drum|node:n4_1|value[14] ;
; nodes:drum|node:n4_1|prev[13]                           ; Merged with nodes:drum|node:n4_1|value[13] ;
; nodes:drum|node:n4_1|prev[12]                           ; Merged with nodes:drum|node:n4_1|value[12] ;
; nodes:drum|node:n4_1|prev[11]                           ; Merged with nodes:drum|node:n4_1|value[11] ;
; nodes:drum|node:n4_1|prev[10]                           ; Merged with nodes:drum|node:n4_1|value[10] ;
; nodes:drum|node:n4_1|prev[9]                            ; Merged with nodes:drum|node:n4_1|value[9]  ;
; nodes:drum|node:n4_1|prev[8]                            ; Merged with nodes:drum|node:n4_1|value[8]  ;
; nodes:drum|node:n4_1|prev[7]                            ; Merged with nodes:drum|node:n4_1|value[7]  ;
; nodes:drum|node:n4_1|prev[6]                            ; Merged with nodes:drum|node:n4_1|value[6]  ;
; nodes:drum|node:n4_1|prev[5]                            ; Merged with nodes:drum|node:n4_1|value[5]  ;
; nodes:drum|node:n4_1|prev[4]                            ; Merged with nodes:drum|node:n4_1|value[4]  ;
; nodes:drum|node:n4_1|prev[3]                            ; Merged with nodes:drum|node:n4_1|value[3]  ;
; nodes:drum|node:n4_1|prev[2]                            ; Merged with nodes:drum|node:n4_1|value[2]  ;
; nodes:drum|node:n4_1|prev[1]                            ; Merged with nodes:drum|node:n4_1|value[1]  ;
; nodes:drum|node:n4_1|prev[0]                            ; Merged with nodes:drum|node:n4_1|value[0]  ;
; nodes:drum|node:n4_0|prev[17]                           ; Merged with nodes:drum|node:n4_0|value[17] ;
; nodes:drum|node:n4_0|prev[16]                           ; Merged with nodes:drum|node:n4_0|value[16] ;
; nodes:drum|node:n4_0|prev[15]                           ; Merged with nodes:drum|node:n4_0|value[15] ;
; nodes:drum|node:n4_0|prev[14]                           ; Merged with nodes:drum|node:n4_0|value[14] ;
; nodes:drum|node:n4_0|prev[13]                           ; Merged with nodes:drum|node:n4_0|value[13] ;
; nodes:drum|node:n4_0|prev[12]                           ; Merged with nodes:drum|node:n4_0|value[12] ;
; nodes:drum|node:n4_0|prev[11]                           ; Merged with nodes:drum|node:n4_0|value[11] ;
; nodes:drum|node:n4_0|prev[10]                           ; Merged with nodes:drum|node:n4_0|value[10] ;
; nodes:drum|node:n4_0|prev[9]                            ; Merged with nodes:drum|node:n4_0|value[9]  ;
; nodes:drum|node:n4_0|prev[8]                            ; Merged with nodes:drum|node:n4_0|value[8]  ;
; nodes:drum|node:n4_0|prev[7]                            ; Merged with nodes:drum|node:n4_0|value[7]  ;
; nodes:drum|node:n4_0|prev[6]                            ; Merged with nodes:drum|node:n4_0|value[6]  ;
; nodes:drum|node:n4_0|prev[5]                            ; Merged with nodes:drum|node:n4_0|value[5]  ;
; nodes:drum|node:n4_0|prev[4]                            ; Merged with nodes:drum|node:n4_0|value[4]  ;
; nodes:drum|node:n4_0|prev[3]                            ; Merged with nodes:drum|node:n4_0|value[3]  ;
; nodes:drum|node:n4_0|prev[2]                            ; Merged with nodes:drum|node:n4_0|value[2]  ;
; nodes:drum|node:n4_0|prev[1]                            ; Merged with nodes:drum|node:n4_0|value[1]  ;
; nodes:drum|node:n4_0|prev[0]                            ; Merged with nodes:drum|node:n4_0|value[0]  ;
; nodes:drum|node:n3_4|prev[17]                           ; Merged with nodes:drum|node:n3_4|value[17] ;
; nodes:drum|node:n3_4|prev[16]                           ; Merged with nodes:drum|node:n3_4|value[16] ;
; nodes:drum|node:n3_4|prev[15]                           ; Merged with nodes:drum|node:n3_4|value[15] ;
; nodes:drum|node:n3_4|prev[14]                           ; Merged with nodes:drum|node:n3_4|value[14] ;
; nodes:drum|node:n3_4|prev[13]                           ; Merged with nodes:drum|node:n3_4|value[13] ;
; nodes:drum|node:n3_4|prev[12]                           ; Merged with nodes:drum|node:n3_4|value[12] ;
; nodes:drum|node:n3_4|prev[11]                           ; Merged with nodes:drum|node:n3_4|value[11] ;
; nodes:drum|node:n3_4|prev[10]                           ; Merged with nodes:drum|node:n3_4|value[10] ;
; Total Number of Removed Registers = 571                 ;                                            ;
+---------------------------------------------------------+--------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[15] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[15] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[14] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[14] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[13] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[13] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[8]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[8]  ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[7]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[7]  ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1390  ;
; Number of registers using Synchronous Clear  ; 195   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; 16      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; 19      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; 13      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_AV_Config:u3|I2C_Controller:u0|END           ; 5       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9           ;         ;
+--------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+
; 3:1                ; 100 bits  ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; |DE2_TOP|nodes:drum|node:n3_3|ShiftRight0 ;                            ;
; 3:1                ; 125 bits  ; 250 LEs       ; 250 LEs              ; 0 LEs                  ; |DE2_TOP|nodes:drum|node:n4_4|ShiftRight0 ;                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; |DE2_TOP|nodes:drum|node:n0_2|ShiftRight0 ;                            ;
; 4:1                ; 150 bits  ; 300 LEs       ; 150 LEs              ; 150 LEs                ; |DE2_TOP|nodes:drum|node:n3_0|ShiftRight1 ;                            ;
; 5:1                ; 50 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; |DE2_TOP|nodes:drum|node:n3_0|ShiftRight0 ;                            ;
; 5:1                ; 250 bits  ; 750 LEs       ; 250 LEs              ; 500 LEs                ; |DE2_TOP|nodes:drum|node:n0_0|ShiftRight1 ;                            ;
; 5:1                ; 150 bits  ; 450 LEs       ; 300 LEs              ; 150 LEs                ; |DE2_TOP|nodes:drum|node:n4_0|ShiftRight2 ;                            ;
; 6:1                ; 175 bits  ; 700 LEs       ; 350 LEs              ; 350 LEs                ; |DE2_TOP|nodes:drum|node:n0_2|ShiftRight2 ;                            ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; |DE2_TOP|nodes:drum|node:n0_2|ShiftRight2 ;                            ;
; 7:1                ; 50 bits   ; 200 LEs       ; 150 LEs              ; 50 LEs                 ; |DE2_TOP|nodes:drum|node:n4_1|ShiftRight1 ;                            ;
; 7:1                ; 50 bits   ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; |DE2_TOP|nodes:drum|node:n0_2|ShiftRight2 ;                            ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; |DE2_TOP|nodes:drum|node:n4_1|ShiftRight1 ;                            ;
; 8:1                ; 75 bits   ; 375 LEs       ; 300 LEs              ; 75 LEs                 ; |DE2_TOP|nodes:drum|node:n0_1|ShiftRight2 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 13       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                    ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                    ;
; DATA_WIDTH     ; 16       ; Signed Integer                    ;
; CHANNEL_NUM    ; 2        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n4_4" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; right    ; Input ; Info     ; Stuck at GND       ;
; up       ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n4_3" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; right    ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n4_2" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; right    ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n4_1" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; right    ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n4_0" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; right    ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n3_4" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; up       ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n3_3" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n3_2"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[5..0]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..6] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n3_1"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[4..3]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..9] ; Input ; Info     ; Stuck at GND ;
; resetval[7..5]  ; Input ; Info     ; Stuck at GND ;
; resetval[2..1]  ; Input ; Info     ; Stuck at GND ;
; resetval[8]     ; Input ; Info     ; Stuck at VCC ;
; resetval[0]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n3_0"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[8..6]  ; Input ; Info     ; Stuck at VCC ;
; resetval[3..0]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..9] ; Input ; Info     ; Stuck at GND ;
; resetval[5..4]  ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n2_4" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; up       ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n2_3"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[5..0]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..6] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n2_2"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[7..2]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..10] ; Input ; Info     ; Stuck at GND ;
; resetval[1..0]   ; Input ; Info     ; Stuck at GND ;
; resetval[9]      ; Input ; Info     ; Stuck at VCC ;
; resetval[8]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n2_1"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[11..10] ; Input ; Info     ; Stuck at VCC ;
; resetval[6..5]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..12] ; Input ; Info     ; Stuck at GND ;
; resetval[4..1]   ; Input ; Info     ; Stuck at GND ;
; resetval[9]      ; Input ; Info     ; Stuck at GND ;
; resetval[8]      ; Input ; Info     ; Stuck at VCC ;
; resetval[7]      ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n2_0"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[10..9]  ; Input ; Info     ; Stuck at VCC ;
; resetval[3..1]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..13] ; Input ; Info     ; Stuck at GND ;
; resetval[8..4]   ; Input ; Info     ; Stuck at GND ;
; resetval[12]     ; Input ; Info     ; Stuck at VCC ;
; resetval[11]     ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n1_4" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; up       ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n1_3"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[4..3]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..9] ; Input ; Info     ; Stuck at GND ;
; resetval[7..5]  ; Input ; Info     ; Stuck at GND ;
; resetval[2..1]  ; Input ; Info     ; Stuck at GND ;
; resetval[8]     ; Input ; Info     ; Stuck at VCC ;
; resetval[0]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n1_2"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[11..10] ; Input ; Info     ; Stuck at VCC ;
; resetval[6..5]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..12] ; Input ; Info     ; Stuck at GND ;
; resetval[4..1]   ; Input ; Info     ; Stuck at GND ;
; resetval[9]      ; Input ; Info     ; Stuck at GND ;
; resetval[8]      ; Input ; Info     ; Stuck at VCC ;
; resetval[7]      ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n1_1"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[13..11] ; Input ; Info     ; Stuck at VCC ;
; resetval[9..4]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..14] ; Input ; Info     ; Stuck at GND ;
; resetval[1..0]   ; Input ; Info     ; Stuck at GND ;
; resetval[10]     ; Input ; Info     ; Stuck at GND ;
; resetval[3]      ; Input ; Info     ; Stuck at GND ;
; resetval[2]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n1_0"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[14..13] ; Input ; Info     ; Stuck at VCC ;
; resetval[7..6]   ; Input ; Info     ; Stuck at VCC ;
; resetval[4..3]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..15] ; Input ; Info     ; Stuck at GND ;
; resetval[12..10] ; Input ; Info     ; Stuck at GND ;
; resetval[2..1]   ; Input ; Info     ; Stuck at GND ;
; resetval[9]      ; Input ; Info     ; Stuck at VCC ;
; resetval[8]      ; Input ; Info     ; Stuck at GND ;
; resetval[5]      ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n0_4" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; up       ; Input ; Info     ; Stuck at GND       ;
; resetval ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n0_3"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; resetval[8..6]  ; Input ; Info     ; Stuck at VCC ;
; resetval[3..0]  ; Input ; Info     ; Stuck at VCC ;
; resetval[17..9] ; Input ; Info     ; Stuck at GND ;
; resetval[5..4]  ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n0_2"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[10..9]  ; Input ; Info     ; Stuck at VCC ;
; resetval[3..1]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..13] ; Input ; Info     ; Stuck at GND ;
; resetval[8..4]   ; Input ; Info     ; Stuck at GND ;
; resetval[12]     ; Input ; Info     ; Stuck at VCC ;
; resetval[11]     ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n0_1"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[14..13] ; Input ; Info     ; Stuck at VCC ;
; resetval[7..6]   ; Input ; Info     ; Stuck at VCC ;
; resetval[4..3]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..15] ; Input ; Info     ; Stuck at GND ;
; resetval[12..10] ; Input ; Info     ; Stuck at GND ;
; resetval[2..1]   ; Input ; Info     ; Stuck at GND ;
; resetval[9]      ; Input ; Info     ; Stuck at VCC ;
; resetval[8]      ; Input ; Info     ; Stuck at GND ;
; resetval[5]      ; Input ; Info     ; Stuck at GND ;
; resetval[0]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nodes:drum|node:n0_0"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; resetval[7..3]   ; Input ; Info     ; Stuck at VCC ;
; resetval[17..16] ; Input ; Info     ; Stuck at GND ;
; resetval[12..10] ; Input ; Info     ; Stuck at GND ;
; resetval[15]     ; Input ; Info     ; Stuck at VCC ;
; resetval[14]     ; Input ; Info     ; Stuck at GND ;
; resetval[13]     ; Input ; Info     ; Stuck at VCC ;
; resetval[9]      ; Input ; Info     ; Stuck at VCC ;
; resetval[8]      ; Input ; Info     ; Stuck at GND ;
; resetval[2]      ; Input ; Info     ; Stuck at GND ;
; resetval[1]      ; Input ; Info     ; Stuck at VCC ;
; resetval[0]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC_ADC:u4"                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; oAUD_inL ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inL[15..1]" have no fanouts ;
; oAUD_inL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; oAUD_inR ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inR[15..1]" have no fanouts ;
; oAUD_inR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Mar 06 23:16:22 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP
Info: Found 1 design units, including 1 entities, in source file nodes.v
    Info: Found entity 1: nodes
Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v
    Info: Found entity 1: AUDIO_DAC_ADC
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 3 design units, including 3 entities, in source file audio_filter_18bit_parallel.v
    Info: Found entity 1: DE2_TOP
    Info: Found entity 2: node
    Info: Found entity 3: signed_mult
Warning (10236): Verilog HDL Implicit Net warning at Audio_Filter_18bit_parallel.v(279): created implicit net for "audio_inL"
Warning (10236): Verilog HDL Implicit Net warning at Audio_Filter_18bit_parallel.v(280): created implicit net for "audio_inR"
Warning (10236): Verilog HDL Implicit Net warning at Audio_Filter_18bit_parallel.v(295): created implicit net for "restart"
Info: Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Audio_Filter_18bit_parallel.v(292): object "reset" assigned a value but never read
Warning (10034): Output port "LEDG[8]" at Audio_Filter_18bit_parallel.v(41) has no driver
Warning (10034): Output port "LEDR[17..16]" at Audio_Filter_18bit_parallel.v(42) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at Audio_Filter_18bit_parallel.v(136) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning (10665): Bidirectional port "AUD_DACLRCK" at Audio_Filter_18bit_parallel.v(136) has a one-way connection to bidirectional port "GPIO_0[0]"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "AUDIO_DAC_ADC" for hierarchy "AUDIO_DAC_ADC:u4"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "nodes" for hierarchy "nodes:drum"
Info: Elaborating entity "node" for hierarchy "nodes:drum|node:n0_0"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "GPIO_0[19]" has no driver
    Warning: Bidir "GPIO_0[20]" has no driver
    Warning: Bidir "GPIO_0[21]" has no driver
    Warning: Bidir "GPIO_0[22]" has no driver
    Warning: Bidir "GPIO_0[23]" has no driver
    Warning: Bidir "GPIO_0[24]" has no driver
    Warning: Bidir "GPIO_0[25]" has no driver
    Warning: Bidir "GPIO_0[26]" has no driver
    Warning: Bidir "GPIO_0[27]" has no driver
    Warning: Bidir "GPIO_0[28]" has no driver
    Warning: Bidir "GPIO_0[29]" has no driver
    Warning: Bidir "GPIO_0[30]" has no driver
    Warning: Bidir "GPIO_0[31]" has no driver
    Warning: Bidir "GPIO_0[32]" has no driver
    Warning: Bidir "GPIO_0[33]" has no driver
    Warning: Bidir "GPIO_0[34]" has no driver
    Warning: Bidir "GPIO_0[35]" has no driver
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_DACLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
    Warning: Node "GPIO_0[0]~synth"
    Warning: Node "GPIO_0[1]~synth"
    Warning: Node "GPIO_0[2]~synth"
    Warning: Node "GPIO_0[3]~synth"
    Warning: Node "GPIO_0[4]~synth"
    Warning: Node "GPIO_0[5]~synth"
    Warning: Node "GPIO_0[6]~synth"
    Warning: Node "GPIO_0[7]~synth"
    Warning: Node "GPIO_0[8]~synth"
    Warning: Node "GPIO_0[9]~synth"
    Warning: Node "GPIO_0[10]~synth"
    Warning: Node "GPIO_0[11]~synth"
    Warning: Node "GPIO_0[12]~synth"
    Warning: Node "GPIO_0[13]~synth"
    Warning: Node "GPIO_0[14]~synth"
    Warning: Node "GPIO_0[15]~synth"
    Warning: Node "GPIO_0[16]~synth"
    Warning: Node "GPIO_0[17]~synth"
    Warning: Node "GPIO_0[18]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/ece5760/lab3/DE2_TOP.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning: Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 13167 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 12741 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 473 megabytes
    Info: Processing ended: Wed Mar 06 23:17:18 2013
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ece5760/lab3/DE2_TOP.map.smsg.


