                                                                                                                     LSM6DSO
                                                                                                                  Register mapping




8                 Register mapping

                  The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding
                  addresses.


                                                  Table 20. Registers address map

                                                                           Register address
Name                                                          Type                                    Default         Comment
                                                                         Hex          Binary

FUNC_CFG_ACCESS                                               RW         01         00000001         00000000
PIN_CTRL                                                      RW         02         00000010         00111111
RESERVED                                                        -       03-06
FIFO_CTRL1                                                    RW         07         00000111         00000000
FIFO_CTRL2                                                    RW         08         00001000         00000000
FIFO_CTRL3                                                    RW         09         00001001         00000000
FIFO_CTRL4                                                    RW         0A         00001010         00000000
COUNTER_BDR_REG1                                              RW         0B         00001011         00000000
COUNTER_BDR_REG2                                              RW         0C         00001100         00000000
INT1_CTRL                                                     RW         0D         00001101         00000000
INT2_CTRL                                                     RW         0E         00001110         00000000
WHO_AM_I                                                       R         0F         00001111         01101100          R (SPI2)
CTRL1_XL                                                      RW         10         00010000         00000000          R (SPI2)
CTRL2_G                                                       RW         11         00010001         00000000          R (SPI2)
CTRL3_C                                                       RW         12         00010010         00000100          R (SPI2)
CTRL4_C                                                       RW         13         00010011         00000000          R (SPI2)
CTRL5_C                                                       RW         14         00010100         00000000          R (SPI2)
CTRL6_C                                                       RW         15         00010101         00000000          R (SPI2)
CTRL7_G                                                       RW         16         00010110         00000000          R (SPI2)
CTRL8_XL                                                      RW         17         0001 0111        00000000          R (SPI2)
CTRL9_XL                                                      RW         18         00011000         11100000          R (SPI2)
CTRL10_C                                                      RW         19         00011001         00000000          R (SPI2)
ALL_INT_SRC                                                    R         1A         00011010           output
WAKE_UP_SRC                                                    R         1B         00011011           output
TAP_SRC                                                        R         1C         00011100           output
D6D_SRC                                                        R         1D         00011101           output
STATUS_REG(1) / STATUS_SPIAux(2)                               R         1E         00011110           output
RESERVED                                                        -        1F         00011111
OUT_TEMP_L                                                     R         20         00100000           output
OUT_TEMP_H                                                     R         21         00100001           output
OUTX_L_G                                                       R         22         00100010           output
OUTX_H_G                                                       R         23         00100011           output
OUTY_L_G                                                       R         24         00100100           output

                                                                       Register address
Name                                                          Type                         Default       Comment
                                                                     Hex         Binary

OUTY_H_G                                                       R      25        00100101    output
OUTZ_L_G                                                       R      26        00100110    output
OUTZ_H_G                                                       R      27        00100111    output
OUTX_L_A                                                       R      28        00101000    output
OUTX_H_A                                                       R      29        00101001    output
OUTY_L_A                                                       R      2A        00101010    output
OUTY_H_A                                                       R      2B        00101011    output
OUTZ_L_A                                                       R      2C        00101100    output
OUTZ_H_A                                                       R      2D        00101101    output
RESERVED                                                       -     2E-34
EMB_FUNC_STATUS_MAINPAGE                                       R      35        00110101    output
FSM_STATUS_A_MAINPAGE                                          R      36        00110110    output
FSM_STATUS_B_MAINPAGE                                          R      37        00110111    output
RESERVED                                                       -      38
STATUS_MASTER_MAINPAGE                                         R      39        00111001    output
FIFO_STATUS1                                                   R      3A        00111010    output
FIFO_STATUS2                                                   R      3B        00111011    output
RESERVED                                                       -     3C-3F
TIMESTAMP0                                                     R      40        01000000    output        R (SPI2)
TIMESTAMP1                                                     R      41        01000001    output        R (SPI2)
TIMESTAMP2                                                     R      42        01000010    output        R (SPI2)
TIMESTAMP3                                                     R      43        01000011    output        R (SPI2)
RESERVED                                                       -     44-55
TAP_CFG0                                                      RW      56        01010110   00000000
TAP_CFG1                                                      RW      57        01010111   00000000
TAP_CFG2                                                      RW      58        01011000   00000000
TAP_THS_6D                                                    RW      59        01011001   00000000
INT_DUR2                                                      RW      5A        01011010   00000000
WAKE_UP_THS                                                   RW      5B        01011011   00000000
WAKE_UP_DUR                                                   RW      5C        01011100   00000000
FREE_FALL                                                     RW      5D        01011101   00000000
MD1_CFG                                                       RW      5E        01011110   00000000
MD2_CFG                                                       RW      5F        01011111   00000000
RESERVED                                                       -     60-61                 00000000
I3C_BUS_AVB                                                   RW      62        01100010   00000000
INTERNAL_FREQ_FINE                                             R      63        01100011    output
RESERVED                                                       -     64-6E
INT_OIS                                                        R      6F        01101111   00000000      RW (SPI2)
CTRL1_OIS                                                      R      70        01110000   00000000      RW (SPI2)


                                                                                   Register address
Name                                                                Type                               Default       Comment
                                                                                Hex          Binary

CTRL2_OIS                                                               R        71         01110001   00000000      RW (SPI2)
CTRL3_OIS                                                               R        72         01110010   00000000      RW (SPI2)
X_OFS_USR                                                           RW           73         01110011   00000000
Y_OFS_USR                                                           RW           74         01110100   00000000
Z_OFS_USR                                                           RW           75         01110101   00000000
RESERVED                                                                -      76-77
FIFO_DATA_OUT_TAG                                                       R        78         01111000    output
FIFO_DATA_OUT_X_L                                                       R        79         01111001    output
FIFO_DATA_OUT_X_H                                                       R        7A         01111010    output
FIFO_DATA_OUT_Y_L                                                       R        7B         01111011    output
FIFO_DATA_OUT_Y_H                                                       R        7C         01111100    output
FIFO_DATA_OUT_Z_L                                                       R        7D         01111101    output
FIFO_DATA_OUT_X_H                                                       R        7E         01111110    output

1. This register status is read using the primary interface for user interface data.
2. This register status is read using the auxiliary SPI for OIS data.





9                 Register description

                  The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration,
                  angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to
                  write the data through the serial interface.



9.1               FUNC_CFG_ACCESS (01h)
                  Enable embedded functions register (r/w)


                                                            Table 21. FUNC_CFG_ACCESS register

                   FUNC_CFG_        SHUB_REG
                                                          0(1)             0(1)             0(1)          0(1)              0(1)            0(1)
                    ACCESS           ACCESS

                  1. This bit must be set to '0' for the correct operation of the device.


                                                    Table 22. FUNC_CFG_ACCESS register description

                                                      Enable access to the embedded functions configuration registers.(1)
                  FUNC_CFG_ACCESS
                                                      Default value: 0

                                                      Enable access to the sensor hub (I²C master) registers.(2)
                  SHUB_REG_ACCESS
                                                      Default value: 0

                  1. Details concerning the embedded functions configuration registers are available in Section 10 Embedded functions register
                     mapping and Section 11 Embedded functions register description.
                  2. Details concerning the sensor hub registers are available in Section 14 Sensor hub register mapping and Section 15 Sensor
                     hub register description.

9.2               PIN_CTRL (02h)
                  SDO, OCS_AUX, SDO_AUX pins pull-up enable/disable register (r/w)


                                                                   Table 23. PIN_CTRL register

                       OIS_            SDO_
                                                           1                1                1             1                 1               1
                      PU_DIS           PU_EN




                                                           Table 24. PIN_CTRL register description

                                          Disable pull-up on both OCS_Aux and SDO_Aux pins. Default value: 0
                  OIS_PU_DIS              (0: OCS_Aux and SDO_Aux pins with pull-up;
                                          1: OCS_Aux and SDO_Aux pins pull-up disconnected)
                                          Enable pull-up on SDO pin
                  SDO_PU_EN
                                          (0: SDO pin pull-up disconnected (default); 1: SDO pin with pull-up)




DS12140 - Rev 2                                                                                                                            page 43/172
                                                                                                                                 LSM6DSO
                                                                                                                             FIFO_CTRL1 (07h)




9.3               FIFO_CTRL1 (07h)
                  FIFO control register 1 (r/w)


                                                               Table 25. FIFO_CTRL1 register

                      WTM7           WTM6             WTM5             WTM4             WTM3          WTM2            WTM1            WTM0




                                                        Table 26. FIFO_CTRL1 register description

                             FIFO watermark threshold, in conjunction with WTM8 in FIFO_CTRL2 (08h)
                  WTM[7:0] 1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO
                             Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.


9.4               FIFO_CTRL2 (08h)
                  FIFO control register 2 (r/w)


                                                               Table 27. FIFO_CTRL2 register

                                     FIFO_
                    STOP_ON         COMPR_                           ODRCHG                        UNCOPTR_        UNCOPTR_
                                                         0                               0                                            WTM8
                     _WTM                                              _EN                          RATE_1          RATE_0
                                     RT_EN




                                                        Table 28. FIFO_CTRL2 register description

                                             Sensing chain FIFO stop values memorization at threshold level
                  STOP_ON_WTM                (0: FIFO depth is not limited (default);
                                             1: FIFO depth is limited to threshold level, defined in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h))

                  FIFO_COMPR_RT_EN(1)        Enables/Disables compression algorithm runtime

                  ODRCHG_EN                  Enables ODR CHANGE virtual sensor to be batched in FIFO
                                             This field configures the compression algorithm to write non-compressed data at each rate.
                                             (0: Non-compressed data writing is not forced;
                  UNCOPTR_RATE_[1:0]         1: Non-compressed data every 8 batch data rate;
                                             2: Non-compressed data every 16 batch data rate;
                                             3: Non-compressed data every 32 batch data rate)
                                             FIFO watermark threshold, in conjunction with WTM_FIFO[7:0] in FIFO_CTRL1 (07h)
                                             1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO
                  WTM8
                                             Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the
                                             threshold level.

                  1. This bit is effective if the FIFO_COMPR_EN bit of EMB_FUNC_EN_B (05h) is set to 1.




DS12140 - Rev 2                                                                                                                       page 44/172
                                                                                                                               LSM6DSO
                                                                                                                          FIFO_CTRL3 (09h)




9.5               FIFO_CTRL3 (09h)
                  FIFO control register 3 (r/w)


                                                             Table 29. FIFO_CTRL3 register

                    BDR_GY_3       BDR_GY_2       BDR_GY_1         BDR_GY_0         BDR_XL_3      BDR_XL_2          BDR_XL_1    BDR_XL_0




                                                        Table 30. FIFO_CTRL3 register description

                                       Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.
                                       (0000: Gyro not batched in FIFO (default);
                                       0001: 12.5 Hz;
                                       0010: 26 Hz;
                                       0011: 52 Hz;
                                       0100: 104 Hz;
                                       0101: 208 Hz;
                  BDR_GY_[3:0]
                                       0110: 417 Hz;
                                       0111: 833 Hz;
                                       1000: 1667 Hz;
                                       1001: 3333 Hz;
                                       1010: 6667 Hz;
                                       1011: 6.5 Hz;
                                       1100-1111: not allowed)
                                       Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.
                                       (0000: Accelerometer not batched in FIFO (default);
                                       0001: 12.5 Hz;
                                       0010: 26 Hz;
                                       0011: 52 Hz;
                                       0100: 104 Hz;
                                       0101: 208 Hz;
                  BDR_XL_[3:0]
                                       0110: 417 Hz;
                                       0111: 833 Hz;
                                       1000: 1667 Hz;
                                       1001: 3333 Hz;
                                       1010: 6667 Hz;
                                       1011: 1.6 Hz;
                                       1100-1111: not allowed)




DS12140 - Rev 2                                                                                                                  page 45/172
                                                                                                                                LSM6DSO
                                                                                                                           FIFO_CTRL4 (0Ah)




9.6               FIFO_CTRL4 (0Ah)
                  FIFO control register 4 (r/w)


                                                              Table 31. FIFO_CTRL4 register

                    DEC_TS_        DEC_TS_         ODR_T_          ODR_T_                            FIFO_          FIFO_         FIFO_
                                                                                       0
                    BATCH_1        BATCH_0         BATCH_1         BATCH_0                           MODE2          MODE1         MODE0




                                                         Table 32. FIFO_CTRL4 register description

                                          Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between
                                          XL and GYRO BDR divided by decimation decoder.
                                          (00: Timestamp not batched in FIFO (default);
                  DEC_TS_BATCH_[1:0]
                                          01: Decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz];
                                          10: Decimation 8: max(BDR_XL[Hz],BDR_GY[Hz])/8 [Hz];
                                          11: Decimation 32: max(BDR_XL[Hz],BDR_GY[Hz])/32 [Hz])
                                          Selects batching data rate (writing frequency in FIFO) for temperature data
                                          (00: Temperature not batched in FIFO (default);
                  ODR_T_BATCH_[1:0]       01: 1.6 Hz;
                                          10: 12.5 Hz;
                                          11: 52 Hz)
                                          FIFO mode selection
                                          (000: Bypass mode: FIFO disabled;
                                          001: FIFO mode: stops collecting data when FIFO is full;
                                          010: Reserved;
                  FIFO_MODE[2:0]          011: Continuous-to-FIFO mode: Continuous mode until trigger is deasserted, then FIFO mode;
                                          100: Bypass-to-Continuous mode: Bypass mode until trigger is deasserted, then Continuous mode;
                                          101: Reserved;
                                          110: Continuous mode: if the FIFO is full, the new sample overwrites the older one;
                                          111: Bypass-to-FIFO mode: Bypass mode until trigger is deasserted, then FIFO mode.)




DS12140 - Rev 2                                                                                                                   page 46/172
                                                                                                                                  LSM6DSO
                                                                                                                     COUNTER_BDR_REG1 (0Bh)




9.7               COUNTER_BDR_REG1 (0Bh)
                  Counter batch data rate register 1 (r/w)


                                                        Table 33. COUNTER_BDR_REG1 register

                                    RST_           TRIG_
                    dataready_    COUNTER         COUNTER                                                 CNT_BDR_    CNT_BDR_     CNT_BDR_
                                                                          0                 0
                      pulsed                                                                                TH_10       TH_9         TH_8
                                     _BDR            _BDR




                                                Table 34. COUNTER_BDR_REG1 register description

                                          Enables pulsed data-ready mode
                  dataready_pulsed        (0: Data-ready latched mode (returns to 0 only after an interface reading) (default);
                                          1: Data-ready pulsed mode (the data ready pulses are 75 µs long)
                                          Resets the internal counter of batching events for a single sensor.
                  RST_COUNTER_BDR
                                          This bit is automatically reset to zero if it was set to ‘1’.
                                          Selects the trigger for the internal counter of batching events between XL and gyro.
                  TRIG_COUNTER_BDR (0: XL batching event;
                                          1: GYRO batching event)
                                          In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch), sets the threshold for the
                  CNT_BDR_TH_[10:8]       internal counter of batching events. When this counter reaches the threshold, the counter is reset
                                          and the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to ‘1’.




DS12140 - Rev 2                                                                                                                     page 47/172
                                                                                                                                 LSM6DSO
                                                                                                                 COUNTER_BDR_REG2 (0Ch)




9.8               COUNTER_BDR_REG2 (0Ch)
                  Counter batch data rate register 2 (r/w)


                                                        Table 35. COUNTER_BDR_REG2 register

                   CNT_BDR_        CNT_BDR_         CNT_BDR_      CNT_BDR_         CNT_BDR_        CNT_BDR_        CNT_BDR_         CNT_BDR_
                     TH_7            TH_6             TH_5          TH_4             TH_3            TH_2            TH_1             TH_0




                                                Table 36. COUNTER_BDR_REG2 register description

                                   In conjunction with CNT_BDR_TH_[10:8] in COUNTER_BDR_REG1 (0Bh), sets the threshold for the
                  CNT_BDR_TH_[7:0] internal counter of batching events. When this counter reaches the threshold, the counter is reset and
                                   the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to ‘1’.


9.9               INT1_CTRL (0Dh)
                  INT1 pin control register (r/w)
                  Each bit in this register enables a signal to be carried out on INT1 when the MIPI I3CSM dynamic address is not
                  assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI (In-Band Interrupt) when the MIPI
                  I3CSM interface is used. The output of the pin will be the OR combination of the signals selected here and in
                  MD1_CFG (5Eh).


                                                                Table 37. INT1_CTRL register

                   DEN_DRDY         INT1_              INT1_         INT1_           INT1_            INT1_           INT1_          INT1_
                     _flag         CNT_BDR          FIFO_FULL      FIFO_OVR         FIFO_TH           BOOT           DRDY_G         DRDY_XL




                                                       Table 38. INT1_CTRL register description

                  DEN_DRDY_flag      Sends DEN_DRDY (DEN stamped on Sensor Data flag) to INT1 pin
                  INT1_CNT_BDR       Enables COUNTER_BDR_IA interrupt on INT1

                                     Enables FIFO full flag interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM
                  INT1_FIFO_FULL
                                     interface is used.

                                     Enables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM
                  INT1_FIFO_OVR
                                     interface is used.

                                     Enables FIFO threshold interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM
                  INT1_FIFO_TH
                                     interface is used.
                  INT1_BOOT          Enables boot status on INT1 pin
                                     Enables gyroscope data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI
                  INT1_DRDY_G
                                     I3CSM interface is used.
                                     Enables accelerometer data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the
                  INT1_DRDY_XL
                                     MIPI I3CSM interface is used.




DS12140 - Rev 2                                                                                                                       page 48/172
                                                                                                                        LSM6DSO
                                                                                                                      INT2_CTRL (0Eh)




9.10              INT2_CTRL (0Eh)
                  INT2 pin control register (r/w)
                  Each bit in this register enables a signal to be carried out on INT2 when the MIPI I3CSM dynamic address in not
                  assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI when the MIPI I3CSM interface is used.
                  The output of the pin will be the OR combination of the signals selected here and in MD2_CFG (5Fh).


                                                                Table 39. INT2_CTRL register

                                    INT2_              INT2_         INT2_             INT2_      INT2_       INT2_         INT2_
                        0
                                   CNT_BDR          FIFO_FULL      FIFO_OVR           FIFO_TH   DRDY_TEMP    DRDY_G        DRDY_XL




                                                       Table 40. INT2_CTRL register description

                  INT2_CNT_BDR         Enables COUNTER_BDR_IA interrupt on INT2
                  INT2_FIFO_FULL       Enables FIFO full flag interrupt on INT2 pin
                  INT2_FIFO_OVR        Enables FIFO overrun interrupt on INT2 pin
                  INT_FIFO_TH          Enables FIFO threshold interrupt on INT2 pin
                                       Enables temperature sensor data-ready interrupt on INT2 pin. It
                  INT2_DRDY_TEMP can be also used to trigger an IBI when the MIPI I3CSM interface is used and INT2_ON_INT1 = ‘1’ in
                                 CTRL4_C (13h).
                  INT2_DRDY_G          Gyroscope data-ready interrupt on INT2 pin
                  INT2_DRDY_XL         Accelerometer data-ready interrupt on INT2 pin


9.11              WHO_AM_I (0Fh)
                  WHO_AM_I register (r). This is a read-only register. Its value is fixed at 6Ch.


                                                                 Table 41. WhoAmI register

                        0               1               1               0                1               1       0             0




DS12140 - Rev 2                                                                                                              page 49/172
                                                                                                                                  LSM6DSO
                                                                                                                                 CTRL1_XL (10h)




9.12              CTRL1_XL (10h)
                  Accelerometer control register 1 (r/w)


                                                                    Table 42. CTRL1_XL register

                    ODR_XL3        ODR_XL2        ODR_XL1              ODR_XL0            FS1_XL         FS0_XL      LPF2_XL_EN             0




                                                       Table 43. CTRL1_XL register description

                  ODR_XL[3:0]             Accelerometer ODR selection (see Table 44)
                  FS[1:0]_XL              Accelerometer full-scale selection (see Table 45)
                                          Accelerometer high-resolution selection
                  LPF2_XL_EN              (0: output from first stage digital filtering selected (default);
                                          1: output from LPF2 second filtering stage selected)




                                                    Table 44. Accelerometer ODR register setting

                                                  ODR selection [Hz] when                                     ODR selection [Hz] when
                  ODR_XL3 ODR_XL2 ODR_XL1 ODR_XL0 XL_HM_MODE = 1 in CTRL6_C                                   XL_HM_MODE = 0 in CTRL6_C
                                                  (15h)                                                       (15h)

                      0            0         0             0          Power-down                              Power-down
                      1            0         1             1          1.6 Hz (low power only)                 12.5 Hz (high performance)
                      0            0         0             1          12.5 Hz (low power)                     12.5 Hz (high performance)
                      0            0         1             0          26 Hz (low power)                       26 Hz (high performance)
                      0            0         1             1          52 Hz (low power)                       52 Hz (high performance)
                      0            1         0             0          104 Hz (normal mode)                    104 Hz (high performance)
                      0            1         0             1          208 Hz (normal mode)                    208 Hz (high performance)
                      0            1         1             0          416 Hz (high performance)               416 Hz (high performance)
                      0            1         1             1          833 Hz (high performance)               833 Hz (high performance)
                      1            0         0             0          1.66 kHz (high performance)             1.66 kHz (high performance)
                      1            0         0             1          3.33 kHz (high performance)             3.33 kHz (high performance)
                      1            0         1             0          6.66 kHz (high performance)             6.66 kHz (high performance)
                      1            1         x             x          Not allowed                             Not allowed




                                                     Table 45. Accelerometer full-scale selection

                    FS[1:0]_XL          XL_FS_MODE = ‘0’ in CTRL8_XL (17h)                          XL_FS_MODE = ‘1’ in CTRL8_XL (17h)

                    00 (default)                               2g                                                     2g
                          01                               16 g                                                       2g
                          10                                   4g                                                     4g
                          11                                   8g                                                     8g




DS12140 - Rev 2                                                                                                                           page 50/172
                                                                                                                                  LSM6DSO
                                                                                                                                 CTRL2_G (11h)




9.13              CTRL2_G (11h)
                  Gyroscope control register 2 (r/w)


                                                                 Table 46. CTRL2_G register

                     ODR_G3          ODR_G2       ODR_G1             ODR_G0           FS1_G          FS0_G           FS_125            0




                                                         Table 47. CTRL2_G register description

                                         Gyroscope output data rate selection. Default value: 0000
                  ODR_G[3:0]
                                         (Refer to Table 48)
                                         Gyroscope UI chain full-scale selection
                                         (00: 250 dps;
                  FS[1:0]_G              01: 500 dps;
                                         10: 1000 dps;
                                         11: 2000 dps)
                                         Selects gyro UI chain full-scale 125 dps
                  FS_125                 (0: FS selected through bits FS[1:0]_G;
                                         1: FS set to 125 dps)




                                          Table 48. Gyroscope ODR configuration setting

                                                           ODR [Hz] when G_HM_MODE = 1                  ODR [Hz] when G_HM_MODE = 0
  ODR_G3          ODR_G2      ODR_G1     ODR_G0
                                                                 in CTRL7_G (16h)                             in CTRL7_G (16h)

     0               0           0            0         Power down                                   Power down
     0               0           0            1         12.5 Hz (low power)                          12.5 Hz (high performance)
     0               0           1            0         26 Hz (low power)                            26 Hz (high performance)
     0               0           1            1         52 Hz (low power)                            52 Hz (high performance)
     0               1           0            0         104 Hz (normal mode)                         104 Hz (high performance)
     0               1           0            1         208 Hz (normal mode)                         208 Hz (high performance)
     0               1           1            0         416 Hz (high performance)                    416 Hz (high performance)
     0               1           1            1         833 Hz (high performance)                    833 Hz (high performance)
     1               0           0            0         1.66 kHz (high performance)                  1.66 kHz (high performance)
     1               0           0            1         3.33 kHz (high performance                   3.33 kHz (high performance)
     1               0           1            0         6.66 kHz (high performance                   6.66 kHz (high performance)
     1               0           1            1         Not available                                Not available




DS12140 - Rev 2                                                                                                                      page 51/172
                                                                                                                                  LSM6DSO
                                                                                                                                 CTRL3_C (12h)




9.14              CTRL3_C (12h)
                  Control register 3 (r/w)


                                                                     Table 49. CTRL3_C register

                      BOOT             BDU          H_LACTIVE           PP_OD              SIM            IF_INC         0          SW_RESET




                                                            Table 50. CTRL3_C register description

                                Reboots memory content. Default value: 0
                  BOOT          (0: normal mode; 1: reboot memory content)
                                This bit is automatically cleared.
                                Block Data Update. Default value: 0
                  BDU           (0: continuous update;
                                1: output registers are not updated until MSB and LSB have been read)
                                Interrupt activation level. Default value: 0
                  H_LACTIVE
                                (0: interrupt output pins active high; 1: interrupt output pins active low)
                                Push-pull/open-drain selection on INT1 and INT2 pins. Default value: 0
                  PP_OD
                                (0: push-pull mode; 1: open-drain mode)
                                SPI Serial Interface Mode selection. Default value: 0
                  SIM
                                (0: 4-wire interface; 1: 3-wire interface)
                                Register address automatically incremented during a multiple byte access with a serial interface (I²C or SPI).
                  IF_INC        Default value: 1
                                (0: disabled; 1: enabled)
                                Software reset. Default value: 0
                  SW_RESET (0: normal mode; 1: reset device)
                                This bit is automatically cleared.




DS12140 - Rev 2                                                                                                                        page 52/172
                                                                                                                                 LSM6DSO
                                                                                                                                 CTRL4_C (13h)




9.15              CTRL4_C (13h)
                  Control register 4 (r/w)


                                                                   Table 51. CTRL4_C register

                                                     INT2_on                                                             LPF1_
                         0         SLEEP_G                                 0          DRDY_MASK      I2C_disable                         0
                                                      _INT1                                                              SEL_G




                                                           Table 52. CTRL4_C register description

                                  Enables gyroscope Sleep mode. Default value:0
                  SLEEP_G
                                  (0: disabled; 1: enabled)
                                  All interrupt signals available on INT1 pin enable. Default value: 0
                  INT2_on_INT1 (0: interrupt signals divided between INT1 and INT2 pins;
                                  1: all interrupt signals in logic or on INT1 pin)
                                  Enables data available
                  DRDY_MASK       (0: disabled;
                                  1: mask DRDY on pin (both XL & Gyro) until filter settling ends (XL and Gyro independently masked).
                                  Disables I²C interface. Default value: 0
                  I2C_disable
                                  (0: SPI, I²C and MIPI I3CSM interfaces enabled (default); 1: I²C interface disabled)
                                  Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through
                  LPF1_SEL_G      FTYPE[2:0] in CTRL6_C (15h).
                                  (0: disabled; 1: enabled)




DS12140 - Rev 2                                                                                                                        page 53/172
                                                                                                                              LSM6DSO
                                                                                                                              CTRL5_C (14h)




9.16              CTRL5_C (14h)
                  Control register 5 (r/w)


                                                                 Table 53. CTRL5_C register

                   XL_ULP_EN       ROUNDING1      ROUNDING0              0             ST1_G           ST0_G         ST1_XL       ST0_XL




                                                         Table 54. CTRL5_C register description

                                         Accelerometer ultra-low-power mode enable. Default value: 0(1)
                  XL_ULP_EN
                                         (0: Ultra-low-power mode disabled; 1: Ultra-low-power mode enabled)
                                         Circular burst-mode (rounding) read from the output registers. Default value: 00
                                         (00: no rounding;
                  ROUNDING[1:0]          01: accelerometer only;
                                         10: gyroscope only;
                                         11: gyroscope + accelerometer)
                                         Angular rate sensor self-test enable. Default value: 00
                  ST[1:0]_G
                                         (00: Self-test disabled; Other: refer to Table 55)
                                         Linear acceleration sensor self-test enable. Default value: 00
                  ST[1:0]_XL
                                         (00: Self-test disabled; Other: refer to Table 56)

                  1. Further details about the accelerometer ultra-low-power mode are provided in Section 6.2.1 Accelerometer ultra-low-power
                     mode.


                                                Table 55. Angular rate sensor self-test mode selection

                           ST1_G                      ST0_G              Self-test mode

                               0                         0               Normal mode
                               0                         1               Positive sign self-test
                               1                         0               Not allowed
                               1                         1               Negative sign self-test




                                             Table 56. Linear acceleration sensor self-test mode selection

                            ST1_XL                      ST0_XL               Self-test mode

                               0                             0               Normal mode
                               0                             1               Positive sign self-test
                               1                             0               Negative sign self-test
                               1                             1               Not allowed




DS12140 - Rev 2                                                                                                                    page 54/172
                                                                                                                                         LSM6DSO
                                                                                                                                         CTRL6_C (15h)




9.17              CTRL6_C (15h)
                  Control register 6 (r/w)


                                                                       Table 57. CTRL6_C register

                                                                           XL_HM              USR_
                     TRIG_EN            LVL1_EN           LVL2_EN                                           FTYPE_2       FTYPE_1           FTYPE_0
                                                                           _MODE             OFF_W




                                                                  Table 58. CTRL6_C register description

                   TRIG_EN              DEN data edge-sensitive trigger enable. Refer to Table 59.
                   LVL1_EN              DEN data level-sensitive trigger enable. Refer to Table 59.
                   LVL2_EN              DEN level-sensitive latched enable. Refer toTable 59.
                                        High-performance operating mode disable for accelerometer. Default value: 0
                   XL_HM_MODE           (0: high-performance operating mode enabled;
                                        1: high-performance operating mode disabled)
                                        Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h)
                   USR_OFF_W            (0: 2-10 g/LSB;
                                        1: 2-6 g/LSB)
                                        Gyroscope's low-pass filter (LPF1) bandwidth selection
                   FTYPE[2:0]
                                        Table 59 shows the selectable bandwidth values (available if auxiliary SPI is disabled).




                                                                     Table 59. Trigger mode selection

                             TRIG_EN, LVL1_EN, LVL2_EN                         Trigger mode

                                             100                               Edge-sensitive trigger mode is selected
                                             010                               Level-sensitive trigger mode is selected
                                             011                               Level-sensitive latched mode is selected
                                             110                               Level-sensitive FIFO enable mode is selected




                                                Table 60. Gyroscope LPF1 bandwidth selection

  FTYPE
                  12.5 Hz       26 Hz       52 Hz         104 Hz       208 Hz       416 Hz       833 Hz       1.67 kHz        3.33 kHz      6.67 kHz
   [2:0]

    000             4.2          8.3         16.6          33.0         67.0         136.6        239.2         304.2          328.5          335.5
    001             4.2          8.3         16.6          33.0         67.0         130.5        192.4         220.7          229.6          232.0
    010             4.2          8.3         16.6          33.0         67.0         120.3        154.2         166.6          170.1          171.1
    011             4.2          8.3         16.6          33.0         67.0         137.1        281.8         453.2          559.2          609.0
    100             4.2          8.3         16.7          33.0         62.4          86.7         96.6          99.6           NA             NA
    101             4.2          8.3         16.8          31.0         43.2          48.0         49.4          49.8           NA             NA
    110             4.1          7.8         13.4          19.0         23.1          24.6         25.0          25.1           NA             NA
    111             3.9          6.7         9.7           11.5         12.2          12.4         12.5          12.5           NA             NA




DS12140 - Rev 2                                                                                                                              page 55/172
                                                                                                                                      LSM6DSO
                                                                                                                                      CTRL7_G (16h)




9.18              CTRL7_G (16h)
                  Control register 7 (r/w)


                                                                   Table 61. CTRL7_G register

                      G_HM_                                                                                             USR_OFF
                                     HP_EN_G            HPM1_G          HPM0_G              0(1)      OIS_ON_EN                           OIS_ON
                      MODE                                                                                              _ON_OUT

                  1. This bit must be set to '0' for the correct operation of the device.




                                                            Table 62. CTRL7_G register description

                                         Disables high-performance operating mode for gyroscope. Default value: 0
                  G_HM_MODE              (0: high-performance operating mode enabled;
                                         1: high-performance operating mode disabled)
                                         Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode. Default
                  HP_EN_G                value: 0
                                         (0: HPF disabled; 1: HPF enabled)
                                         Gyroscope digital HP filter cutoff selection. Default: 00
                                         (00: 16 mHz;
                  HPM_G[1:0]             01: 65 mHz;
                                         10: 260 mHz;
                                         11: 1.04 Hz)
                                         Selects how to enable and disable the OIS chain, after first configuration and enabling through SPI2.
                  OIS_ON_EN(1)           (0: OIS chain is enabled/disabled with SPI2 interface;
                                         1: OIS chain is enabled/disabled with primary interface)
                                         Enables accelerometer user offset correction block; it's valid for the low-pass path - see
                                         Figure 17. Accelerometer composite filter. Default value: 0
                  USR_OFF_ON_
                  OUT                    (0: accelerometer user offset correction block bypassed;
                                         1: accelerometer user offset correction block enabled)
                                         Enables/disables the OIS chain from primary interface when the OIS_ON_EN bit is '1'.
                  OIS_ON(1)
                                         (0: OIS disabled; 1: OIS enabled)

                  1. First, enabling OIS and OIS configurations must be done through SPI2, with OIS_ON_EN and OIS_ON set to '0'.




DS12140 - Rev 2                                                                                                                            page 56/172
                                                                                                                                   LSM6DSO
                                                                                                                                  CTRL8_XL (17h)




9.19              CTRL8_XL (17h)
                  Control register 8 (r/w)


                                                                 Table 63. CTRL8_XL register

                                                                     HP_REF_        FASTSETTL_        HP_SLOPE_        XL_FS_        LOW_PASS_
                   HPCF_XL_2       HPCF_XL_1       HPCF_XL_0
                                                                     MODE_XL         MODE_XL            XL_EN          MODE            ON_6D




                                                         Table 64. CTRL8_XL register description

                   HPCF_XL_[2:0] Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to Table 65.
                                    Enables accelerometer high-pass filter reference mode (valid for high-pass path - HP_SLOPE_XL_EN bit
                   HP_REF_          must be ‘1’). Default value: 0(1)
                   MODE_XL
                                    (0: disabled, 1: enabled)
                                    Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing
                   FASTSETTL        this bit. Active only during device exit from power- down mode. Default value: 0
                   _MODE_XL
                                    (0: disabled, 1: enabled)
                   HP_SLOPE_
                                    Accelerometer slope filter / high-pass filter selection. Refer to Figure 24. Accelerometer block diagram.
                   XL_EN
                                    Accelerometer full-scale management between UI chain and OIS chain
                                    (0: Old full-scale mode. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI
                   XL_FS_MODE
                                    CTRL registers; when XL UI is in PD, the OIS can choose the FS.
                                    1: New full-scale mode. Full scales are independent between the UI/OIS chain but both bound to 8 g.)
                                    LPF2 on 6D function selection. Refer to Figure 24. Default value: 0
                   LOW_PASS
                                    (0: ODR/2 low-pass filtered data sent to 6D interrupt function;
                   _ON_6D
                                    1: LPF2 output data sent to 6D interrupt function)

                  1. When enabled, the first output data have to be discarded.


                                             Table 65. Accelerometer bandwidth configurations

                               HP_SLOPE_
     Filter type                                           LPF2_XL_EN                    HPCF_XL_[2:0]                       Bandwidth
                                  XL_EN

                                                                 0                               -                              ODR/2
                                                                                                000                             ODR/4
                                                                                                001                            ODR/10
                                                                                                010                            ODR/20
      Low pass                       0                                                          011                            ODR/45
                                                                 1
                                                                                                100                           ODR/100
                                                                                                101                           ODR/200
                                                                                                110                           ODR/400
                                                                                                111                           ODR/800




DS12140 - Rev 2                                                                                                                          page 57/172
                                                                                                                           LSM6DSO
                                                                                                                          CTRL8_XL (17h)




                                HP_SLOPE_
     Filter type                                        LPF2_XL_EN              HPCF_XL_[2:0]                          Bandwidth
                                  XL_EN

                                                                                     000                           SLOPE (ODR/4)
                                                                                     001                                ODR/10
                                                                                     010                                ODR/20
                                                                                     011                                ODR/45
      High pass                     1                         -
                                                                                     100                               ODR/100
                                                                                     101                               ODR/200
                                                                                     110                               ODR/400
                                                                                     111                               ODR/800


                                                        Figure 24. Accelerometer block diagram


                                            Free-fall                                                 LOW_PASS_ON_6D

                                                                                                                   0
                                           Advanced                                                                         6D / 4D
                                           functions                                                               1
                                                         LPF2_XL_EN
                                                                                   USR_OFF_ON_OUT
                                                                                              HP_SLOPE_XL_EN
                                                                  0                       0
                                        Digital                                                                0
                                        LP Filter                       USER
                                                                                                 1
                                                                       OFFSET
                                               LPF2
                                                                  1   USR_OFF_W
                                                                      OFS_USR[7:0]
                   LPF1
                                                                                                                           FIFO
                   output (1)           HPCF_XL[2:0]
                                                                                     Wake-up
                                                              1            1
                                                                                     Activity /
                                                              0            0
                                                                                     Inactivity
                                          Digital                                                                             SPI /
                                          HP Filter     USR_OFF_ON_WU SLOPE_FDS
                                                                                                                              I 2C /
                                                                                           001                             MIPI I3C SM
                                                                                           010
                                                                                           …
                                                                                           111
                                                                                                               1
                                        HPCF_XL[2:0]

                                           SLOPE
                                                                                           000
                                           FILTER
                                                                                     HPCF_XL[2:0]

                                                                                                     S/D Tap




DS12140 - Rev 2                                                                                                                  page 58/172
                                                                                                                                      LSM6DSO
                                                                                                                                    CTRL9_XL (18h)




9.20              CTRL9_XL (18h)
                  Control register 9 (r/w)


                                                                     Table 66. CTRL9_XL register

                      DEN_X            DEN_Y            DEN_Z          DEN_XL_G       DEN_XL_EN         DEN_LH          I3C_disable          0(1)

                  1. This bit must be set to '0' for the correct operation of the device.




                                                           Table 67. CTRL9_XL register description

                                         DEN value stored in LSB of X-axis. Default value: 1
                  DEN_X
                                         (0: DEN not stored in X-axis LSB; 1: DEN stored in X-axis LSB)
                                         DEN value stored in LSB of Y-axis. Default value: 1
                  DEN_Y
                                         (0: DEN not stored in Y-axis LSB; 1: DEN stored in Y-axis LSB)
                                         DEN value stored in LSB of Z-axis. Default value: 1
                  DEN_Z
                                         (0: DEN not stored in Z-axis LSB; 1: DEN stored in Z-axis LSB)
                                         DEN stamping sensor selection. Default value: 0
                  DEN_XL_G               (0: DEN pin info stamped in the gyroscope axis selected by bits [7:5];
                                         1: DEN pin info stamped in the accelerometer axis selected by bits [7:5])
                                         Extends DEN functionality to accelerometer sensor. Default value: 0
                  DEN_XL_EN
                                         (0: disabled; 1: enabled)
                                         DEN active level configuration. Default value: 0
                  DEN_LH
                                         (0: active low; 1: active high)

                                         Disables MIPI I3CSM communication protocol(1)
                  I3C_disable            (0: SPI, I²C, MIPI I3CSM interfaces enabled (default);
                                         1: MIPI I3CSM interface disabled)

                  1. It is recommended to set this bit to '1' during the initial device configuration phase, when the I3C interface is not used.




DS12140 - Rev 2                                                                                                                            page 59/172
                                                                                                                                   LSM6DSO
                                                                                                                                  CTRL10_C (19h)




9.21              CTRL10_C (19h)
                  Control register 10 (r/w)


                                                                  Table 68. CTRL10_C register

                                                  TIMESTAMP
                          0             0                                0                  0              0               0               0
                                                     _EN




                                                           Table 69. CTRL10_C register description

                                     Enables timestamp counter. default value: 0
                                     (0: disabled; 1: enabled)
                  TIMESTAMP_EN
                                     The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and
                                     TIMESTAMP3 (43h).


9.22              ALL_INT_SRC (1Ah)
                  Source register for all interrupts (r)


                                                                 Table 70. ALL_INT_SRC register

                  TIMESTAMP                        SLEEP_                            DOUBLE_           SINGLE_
                                        0                             D6D_IA                                            WU_IA            FF_IA
                  _ENDCOUNT                       CHANGE_IA                            TAP               TAP




                                                      Table 71. ALL_INT_SRC register description

                  TIMESTAMP_ENDCOUNT Alerts timestamp overflow within 6.4 ms
                                               Detects change event in activity/inactivity status. Default value: 0
                  SLEEP_CHANGE_IA
                                               (0: change status not detected; 1: change status detected)
                                               Interrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0
                  D6D_IA
                                               (0: change in position not detected; 1: change in position detected)
                                               Double-tap event status. Default value: 0
                  DOUBLE_TAP
                                               (0:event not detected, 1: event detected)
                                               Single-tap event status. Default value:0
                  SINGLE_TAP
                                               (0: event not detected, 1: event detected)
                                               Wake-up event status. Default value: 0
                  WU_IA
                                               (0: event not detected, 1: event detected)
                                               Free-fall event status. Default value: 0
                  FF_IA
                                               (0: event not detected, 1: event detected)




DS12140 - Rev 2                                                                                                                          page 60/172
                                                                                                                            LSM6DSO
                                                                                                                     WAKE_UP_SRC (1Bh)




9.23              WAKE_UP_SRC (1Bh)
                  Wake-up interrupt source register (r)


                                                            Table 72. WAKE_UP_SRC register

                                  SLEEP_                             SLEEP_
                          0                         FF_IA                                 WU_IA        X_WU         Y_WU      Z_WU
                                 CHANGE_IA                            STATE




                                                   Table 73. WAKE_UP_SRC register description

                                             Detects change event in activity/inactivity status. Default value: 0
                  SLEEP_ CHANGE_IA
                                             (0: change status not detected; 1: change status detected)
                                             Free-fall event detection status. Default value: 0
                  FF_IA
                                             (0: free-fall event not detected; 1: free-fall event detected)
                                             Sleep status bit. Default value: 0
                  SLEEP_STATE
                                             (0: Activity status; 1: Inactivity status)
                                             Wakeup event detection status. Default value: 0
                  WU_IA
                                             (0: wakeup event not detected; 1: wakeup event detected.)
                                             Wakeup event detection status on X-axis. Default value: 0
                  X_WU
                                             (0: wakeup event on X-axis not detected; 1: wakeup event on X-axis detected)
                                             Wakeup event detection status on Y-axis. Default value: 0
                  Y_WU
                                             (0: wakeup event on Y-axis not detected; 1: wakeup event on Y-axis detected)
                                             Wakeup event detection status on Z-axis. Default value: 0
                  Z_WU
                                             (0: wakeup event on Z-axis not detected; 1: wakeup event on Z-axis detected)




DS12140 - Rev 2                                                                                                               page 61/172
                                                                                                                             LSM6DSO
                                                                                                                             TAP_SRC (1Ch)




9.24              TAP_SRC (1Ch)
                  Tap source register (r)


                                                                   Table 74. TAP_SRC register

                                                      SINGLE_         DOUBLE_
                        0           TAP_IA                                              TAP_SIGN         X_TAP       Y_TAP       Z_TAP
                                                        TAP             TAP




                                                           Table 75. TAP_SRC register description

                                            Tap event detection status. Default: 0
                  TAP_IA
                                            (0: tap event not detected; 1: tap event detected)
                                            Single-tap event status. Default value: 0
                  SINGLE_TAP
                                            (0: single tap event not detected; 1: single tap event detected)
                                            Double-tap event detection status. Default value: 0
                  DOUBLE_TAP
                                            (0: double-tap event not detected; 1: double-tap event detected.)
                                            Sign of acceleration detected by tap event. Default: 0
                  TAP_SIGN                  (0: positive sign of acceleration detected by tap event;
                                            1: negative sign of acceleration detected by tap event)
                                            Tap event detection status on X-axis. Default value: 0
                  X_TAP
                                            (0: tap event on X-axis not detected; 1: tap event on X-axis detected)
                                            Tap event detection status on Y-axis. Default value: 0
                  Y_TAP
                                            (0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)
                                            Tap event detection status on Z-axis. Default value: 0
                  Z_TAP
                                            (0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)




DS12140 - Rev 2                                                                                                                  page 62/172
                                                                                                                                 LSM6DSO
                                                                                                                                 D6D_SRC (1Dh)




9.25              D6D_SRC (1Dh)
                  Portrait, landscape, face-up and face-down source register (r)


                                                                 Table 76. D6D_SRC register

                   DEN_DRDY          D6D_IA             ZH              ZL               YH              YL               XH             XL




                                                         Table 77. D6D_SRC register description

                                DEN data-ready signal. It is set high when data output is related to the data coming from a DEN active
                  DEN_DRDY
                                condition.(1)
                                Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0
                  D6D_IA
                                (0: change position not detected; 1: change position detected)
                                Z-axis high event (over threshold). Default value: 0
                  ZH
                                (0: event not detected; 1: event (over threshold) detected)
                                Z-axis low event (under threshold). Default value: 0
                  ZL
                                (0: event not detected; 1: event (under threshold) detected)
                                Y-axis high event (over threshold). Default value: 0
                  YH
                                (0: event not detected; 1: event (over-threshold) detected)
                                Y-axis low event (under threshold). Default value: 0
                  YL
                                (0: event not detected; 1: event (under threshold) detected)
                                X-axis high event (over threshold). Default value: 0
                  XH
                                (0: event not detected; 1: event (over threshold) detected)
                                X-axis low event (under threshold). Default value: 0
                  XL
                                (0: event not detected; 1: event (under threshold) detected)

                  1. The DEN data-ready signal can be latched or pulsed depending on the value of the dataready_pulsed bit of the
                     COUNTER_BDR_REG1 (0Bh) register.




DS12140 - Rev 2                                                                                                                      page 63/172
                                                                                                                             LSM6DSO
                                                                                                STATUS_REG (1Eh) / STATUS_SPIAux (1Eh)




9.26              STATUS_REG (1Eh) / STATUS_SPIAux (1Eh)
                  The STATUS_REG register is read by the primary interface SPI/I²C & MIPI I3CSM (r).


                                                             Table 78. STATUS_REG register

                         0             0               0                0                  0         TDA             GDA       XLDA




                                                     Table 79. STATUS_REG register description

                              Temperature new data available. Default: 0
                  TDA         (0: no set of data is available at temperature sensor output;
                              1: a new set of data is available at temperature sensor output)
                              Gyroscope new data available. Default value: 0
                  GDA         (0: no set of data available at gyroscope output;
                              1: a new set of data is available at gyroscope output)
                              Accelerometer new data available. Default value: 0
                  XLDA        (0: no set of data available at accelerometer output;
                              1: a new set of data is available at accelerometer output)




                  The STATUS_SPIAux register is read by the auxiliary SPI.


                                                            Table 80. STATUS_SPIAux register

                                                                                                   GYRO_
                         0             0               0                0                  0                         GDA       XLDA
                                                                                                  SETTLING




                                                           Table 81. STATUS_SPIAux description

                  GYRO_
                                High when the gyroscope output is in the settling phase
                  SETTLING
                  GDA           Gyroscope data available (reset when one of the high parts of the output data is read)
                  XLDA          Accelerometer data available (reset when one of the high parts of the output data is read)




DS12140 - Rev 2                                                                                                                page 64/172
                                                                                                                            LSM6DSO
                                                                                                   OUT_TEMP_L (20h), OUT_TEMP_H (21h)




9.27              OUT_TEMP_L (20h), OUT_TEMP_H (21h)
                  Temperature data output register (r). L and H registers together express a 16-bit word in two’s complement.


                                                               Table 82. OUT_TEMP_L register

                      Temp7           Temp6            Temp5            Temp4         Temp3         Temp2           Temp1      Temp0




                                                               Table 83. OUT_TEMP_H register

                     Temp15           Temp14          Temp13            Temp12        Temp11       Temp10           Temp9      Temp8




                                                         Table 84. OUT_TEMP register description

                                      Temperature sensor output data
                  Temp[15:0]
                                      The value is expressed as two’s complement sign extended on the MSB.


9.28              OUTX_L_G (22h) and OUTX_H_G (23h)
                  Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G
                  (11h)) of gyro user interface.
                  If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of
                  the OIS gyro.


                                                                   Table 85. OUTX_L_G register

                        D7              D6               D5              D4            D3             D2             D1          D0




                                                                   Table 86. OUTX_H_G register

                       D15              D14             D13              D12           D11           D10             D9          D8




                                                          Table 87. OUTX_H_G register description

                               Pitch axis (X) angular rate value
                               D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                               SPI1/I²C/MIPI I3CSM: Gyro UI chain pitch axis output
                               SPI2: Gyro OIS chain pitch axis output




DS12140 - Rev 2                                                                                                                page 65/172
                                                                                                                          LSM6DSO
                                                                                                    OUTY_L_G (24h) and OUTY_H_G (25h)




9.29              OUTY_L_G (24h) and OUTY_H_G (25h)
                  Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G
                  (11h)) of the gyro user interface.
                  If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of
                  the OIS gyro.


                                                                 Table 88. OUTY_L_G register

                        D7             D6               D5             D4            D3              D2            D1            D0




                                                                 Table 89. OUTY_H_G register

                       D15             D14             D13            D12            D11            D10            D9            D8




                                                         Table 90. OUTY_H_G register description

                              Roll axis (Y) angular rate value
                              D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                              SPI1/I²C/MIPI I3CSM: Gyro UI chain roll axis output
                              SPI2: Gyro OIS chain roll axis output


9.30              OUTZ_L_G (26h) and OUTZ_H_G (27h)
                  Angular rate sensor yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G
                  (11h)) of the gyro user interface.
                  If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of
                  the OIS gyro.


                                                                 Table 91. OUTZ_L_G register

                        D7             D6               D5             D4            D3              D2            D1            D0




                                                                 Table 92. OUTZ_H_G register

                       D15             D14             D13            D12            D11            D10            D9            D8




                                                         Table 93. OUTZ_H_G register description

                              Yaw axis (Z) angular rate value
                              D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                              SPI1/I²C/MIPI I3CSM: Gyro UI chain yaw axis output
                              SPI2: Gyro OIS chain yaw axis output




DS12140 - Rev 2                                                                                                                page 66/172
                                                                                                                          LSM6DSO
                                                                                                     OUTX_L_A (28h) and OUTX_H_A (29h)




9.31              OUTX_L_A (28h) and OUTX_H_A (29h)
                  Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL
                  (10h)) of the accelerometer user interface.
                  If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of
                  the OIS (CTRL3_OIS (72h)).


                                                                  Table 94. OUTX_L_A register

                        D7             D6               D5              D4           D3              D2            D1            D0




                                                                  Table 95. OUTX_H_A register

                       D15             D14             D13             D12           D11            D10            D9            D8




                                                         Table 96. OUTX_H_A register description

                              X-axis linear acceleration value.
                              D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                              SPI1/I²C/MIPI I3CSM: Accelerometer UI chain X-axis output
                              SPI2: Accelerometer OIS chain X-axis output


9.32              OUTY_L_A (2Ah) and OUTY_H_A (2Bh)
                  Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL
                  (10h)) of the accelerometer user interface.
                  If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of
                  the OIS (CTRL3_OIS (72h)).


                                                                  Table 97. OUTY_L_A register

                        D7             D6               D5              D4           D3              D2            D1            D0




                                                                  Table 98. OUTY_H_A register

                       D15             D14             D13             D12           D11            D10            D9            D8




                                                         Table 99. OUTY_H_A register description

                              Y-axis linear acceleration value
                              D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                              SPI1/I²C/MIPI I3CSM: Accelerometer UI chain Y-axis output
                              SPI2: Accelerometer OIS chain Y-axis output




DS12140 - Rev 2                                                                                                                page 67/172
                                                                                                                             LSM6DSO
                                                                                                         OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)




9.33              OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)
                  Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two’s
                  complement.
                  If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL
                  (10h)) of the accelerometer user interface.
                  If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of
                  the OIS (CTRL3_OIS (72h)).


                                                                  Table 100. OUTZ_L_A register

                        D7             D6                 D5                D4              D3            D2          D1           D0




                                                                  Table 101. OUTZ_H_A register

                       D15             D14               D13               D12             D11            D10         D9           D8




                                                          Table 102. OUTZ_H_A register description

                              Z-axis linear acceleration value
                              D[15:0] expressed in two’s complement and its value depends on the interface used:
                  D[15:0]
                              SPI1/I²C/MIPI I3CSM: Accelerometer UI chain Z-axis output
                              SPI2: Accelerometer OIS chain Z-axis output


9.34              EMB_FUNC_STATUS_MAINPAGE (35h)
                  Embedded function status register (r)


                                                   Table 103. EMB_FUNC_STATUS_MAINPAGE register

                    IS_FSM_LC           0            IS_SIGMOT            IS_TILT       IS_STEP_DET        0           0           0




                                            Table 104. EMB_FUNC_STATUS_MAINPAGE register description

                                             Interrupt status bit for FSM long counter timeout interrupt event.
                  IS_FSM_LC
                                             (1: interrupt detected; 0: no interrupt)
                                             Interrupt status bit for significant motion detection
                  IS_SIGMOT
                                             (1: interrupt detected; 0: no interrupt)
                                             Interrupt status bit for tilt detection
                  IS_TILT
                                             (1: interrupt detected; 0: no interrupt)
                                             Interrupt status bit for step detection
                  IS_STEP_DET
                                             (1: interrupt detected; 0: no interrupt)




DS12140 - Rev 2                                                                                                                  page 68/172
                                                                                                                    LSM6DSO
                                                                                                    FSM_STATUS_A_MAINPAGE (36h)




9.35              FSM_STATUS_A_MAINPAGE (36h)
                  Finite State Machine status register (r)


                                                   Table 105. FSM_STATUS_A_MAINPAGE register

                     IS_FSM8       IS_FSM7         IS_FSM6           IS_FSM5         IS_FSM4   IS_FSM3    IS_FSM2     IS_FSM1




                                            Table 106. FSM_STATUS_A_MAINPAGE register description

                                          Interrupt status bit for FSM8 interrupt event.
                  IS_FSM8
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM7 interrupt event.
                  IS_FSM7
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM6 interrupt event.
                  IS_FSM6
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM5 interrupt event.
                  IS_FSM5
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM4 interrupt event.
                  IS_FSM4
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM3 interrupt event.
                  IS_FSM3
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM2 interrupt event.
                  IS_FSM2
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM1 interrupt event.
                  IS_FSM1
                                          (1: interrupt detected; 0: no interrupt)




DS12140 - Rev 2                                                                                                        page 69/172
                                                                                                                                LSM6DSO
                                                                                                           FSM_STATUS_B_MAINPAGE (37h)




9.36              FSM_STATUS_B_MAINPAGE (37h)
                  Finite State Machine status register (r)


                                                   Table 107. FSM_STATUS_B_MAINPAGE register

                    IS_FSM16       IS_FSM15        IS_FSM14        IS_FSM13           IS_FSM12     IS_FSM11        IS_FSM10          IS_FSM9




                                            Table 108. FSM_STATUS_B_MAINPAGE register description

                                           Interrupt status bit for FSM16 interrupt event.
                  IS_FSM16
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM15 interrupt event.
                  IS_FSM15
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM14 interrupt event.
                  IS_FSM14
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM13 interrupt event.
                  IS_FSM13
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM12 interrupt event.
                  IS_FSM12
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM11 interrupt event.
                  IS_FSM11
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM10 interrupt event.
                  IS_FSM10
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM9 interrupt event.
                  IS_FSM9
                                           (1: interrupt detected; 0: no interrupt)


9.37              STATUS_MASTER_MAINPAGE (39h)
                  Sensor hub source register (r)


                                                   Table 109. STATUS_MASTER_MAINPAGE register

                   WR_ONCE_        SLAVE3_         SLAVE2_          SLAVE1_           SLAVE0_                                       SENS_HUB_
                                                                                                       0               0
                     DONE           NACK            NACK             NACK              NACK                                           ENDOP




                                           Table 110. STATUS_MASTER_MAINPAGE register description

                                        When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1, this bit is set to 1 when the
                  WR_ONCE_DONE
                                        write operation on slave 0 has been performed and completed. Default value: 0
                  SLAVE3_NACK           This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0
                  SLAVE2_NACK           This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0
                  SLAVE1_NACK           This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0
                  SLAVE0_NACK           This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0
                                        Sensor hub communication status. Default value: 0
                  SENS_HUB_ENDOP (0: sensor hub communication not concluded;
                                        1: sensor hub communication concluded)




DS12140 - Rev 2                                                                                                                       page 70/172
                                                                                                                           LSM6DSO
                                                                                                                     FIFO_STATUS1 (3Ah)




9.38              FIFO_STATUS1 (3Ah)
                  FIFO status register 1 (r)


                                                               Table 111. FIFO_STATUS1 register

                       DIFF_            DIFF_            DIFF_           DIFF_               DIFF_    DIFF_        DIFF_       DIFF_
                      FIFO_7           FIFO_6           FIFO_5          FIFO_4              FIFO_3   FIFO_2       FIFO_1      FIFO_0




                                                        Table 112. FIFO_STATUS1 register description

                                                 Number of unread sensor data (TAG + 6 bytes) stored in FIFO
                  DIFF_FIFO_[7:0]
                                                 In conjunction with DIFF_FIFO[9:8] in FIFO_STATUS2 (3Bh).


9.39              FIFO_STATUS2 (3Bh)
                  FIFO status register 2 (r)


                                                               Table 113. FIFO_STATUS2 register

                      FIFO_            FIFO_            FIFO_          COUNTER         FIFO_OVR_                   DIFF_       DIFF_
                                                                                                      0(1)
                     WTM_IA           OVR_IA           FULL_IA          _BDR_IA         LATCHED                   FIFO_9      FIFO_8

                  1. This bit must be set to '0' for the correct operation of the device.




                                                        Table 114. FIFO_STATUS2 register description

                                 FIFO watermark status. Default value: 0

                  FIFO_          (0: FIFO filling is lower than WTM;
                  WTM_IA         1: FIFO filling is equal to or greater than WTM)
                                 Watermark is set through bits WTM[8:0] in FIFO_CTRL2 (08h) and FIFO_CTRL1 (07h).

                  FIFO_          FIFO overrun status. Default value: 0
                  OVR_IA         (0: FIFO is not completely filled; 1: FIFO is completely filled)

                  FIFO_          Smart FIFO full status. Default value: 0
                  FULL_IA        (0: FIFO is not full; 1: FIFO will be full at the next ODR)
                           Counter BDR reaches the CNT_BDR_TH_[10:0] threshold set in COUNTER_BDR_REG1 (0Bh) and
                  COUNTER_ COUNTER_BDR_REG2 (0Ch). Default value: 0
                  BDR_IA
                           This bit is reset when these registers are read.

                  FIFO_OVR_ Latched FIFO overrun status. Default value: 0
                  LATCHED   This bit is reset when this register is read.

                  DIFF_          Number of unread sensor data (TAG + 6 bytes) stored in FIFO. Default value: 00
                  FIFO_[9:8]     In conjunction with DIFF_FIFO[7:0] in FIFO_STATUS1 (3Ah)




DS12140 - Rev 2                                                                                                               page 71/172
                                                                                                                        LSM6DSO
                                                                            TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h),
                                                                                                           and TIMESTAMP3 (43h)



9.40              TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3
                  (43h)
                  Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 µs.


                                                       Table 115. TIMESTAMP output registers

                       D31            D30           D29            D28            D27            D26           D25            D24




                       D23            D22           D21            D20            D19            D18           D17            D16




                       D15            D14           D13            D12            D11            D10            D9             D8




                        D7            D6             D5             D4            D3             D2             D1             D0




                                                 Table 116. TIMESTAMP output register description

                  D[31:0]             Timestamp output registers: 1LSB = 25 µs




DS12140 - Rev 2                                                                                                              page 72/172
                                                                                                                                  LSM6DSO
                                                                                                                                 TAP_CFG0 (56h)




9.41              TAP_CFG0 (56h)
                  Activity/inactivity functions, configuration of filtering, and tap recognition functions (r/w)


                                                               Table 117. TAP_CFG0 register

                                                    SLEEP_
                                    INT_CLR_
                         0                          STATUS_        SLOPE_FDS         TAP_X_EN           TAP_Y_EN    TAP_Z_EN             LIR
                                    ON_READ
                                                     ON_INT




                                                        Table 118. TAP_CFG0 register description

                                              This bit allows immediately clearing the latched interrupts of an event detection upon the read of
                                              the corresponding status register. It must be set to 1 together with LIR. Default value: 0
                  INT_CLR_ON_READ
                                              (0: latched interrupt signal cleared at the end of the ODR period;
                                              1: latched interrupt signal immediately cleared)
                                              Activity/inactivity interrupt mode configuration.
                                              If INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled, drives the sleep status or
                  SLEEP_STATUS_ON_INT
                                              sleep change on the INT pins. Default value: 0
                                              (0: sleep change notification on INT pins; 1: sleep status reported on INT pins)
                                              HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions. Default value: 0 (
                  SLOPE_FDS
                                              0: SLOPE filter applied; 1: HPF applied)
                                              Enable X direction in tap recognition. Default value: 0
                  TAP_X_EN
                                              (0: X direction disabled; 1: X direction enabled)
                                              Enable Y direction in tap recognition. Default value: 0
                  TAP_Y_EN
                                              (0: Y direction disabled; 1: Y direction enabled)
                                              Enable Z direction in tap recognition. Default value: 0
                  TAP_Z_EN
                                              (0: Z direction disabled; 1: Z direction enabled)
                                              Latched Interrupt. Default value: 0
                  LIR
                                              (0: interrupt request not latched; 1: interrupt request latched)




DS12140 - Rev 2                                                                                                                        page 73/172
                                                                                                                                       LSM6DSO
                                                                                                                                     TAP_CFG1 (57h)




9.42              TAP_CFG1 (57h)
                  Tap configuration register (r/w)


                                                                  Table 119. TAP_CFG1 register

                      TAP_           TAP_              TAP_
                                                                     TAP_THS_X_4      TAP_THS_X_3      TAP_THS_X_2     TAP_THS_X_1       TAP_THS_X_0
                   PRIORITY_2     PRIORITY_1        PRIORITY_0




                                                          Table 120. TAP_CFG1 register description

                  TAP_PRIORITY_[2:0]                    Selection of axis priority for TAP detection (see Table 121)
                                                        X-axis tap recognition threshold. Default value: 0
                  TAP_THS_X_[4:0]
                                                        1 LSB = FS_XL / (25)




                                                                Table 121. TAP priority decoding

                            TAP_PRIORITY_[2:0]                          Max. priority                 Mid. priority                 Min. priority

                                     000                                      X                              Y                           Z
                                     001                                      Y                              X                           Z
                                     010                                      X                              Z                           Y
                                     011                                      Z                              Y                           X
                                     100                                      X                              Y                           Z
                                     101                                      Y                              Z                           X
                                     110                                      Z                              X                           Y
                                     111                                      Z                              Y                           X


9.43              TAP_CFG2 (58h)
                  Enables interrupt and inactivity functions, and tap recognition functions (r/w).


                                                                 Table 122. TAP_CFG2 register

                  INTERRUPTS_
                                   INACT_EN1         INACT_EN0       TAP_THS_Y_4      TAP_THS_Y_3      TAP_THS_Y_2     TAP_THS_Y_1       TAP_THS_Y_0
                     ENABLE




                                                          Table 123. TAP_CFG2 register description

                  INTERRUPTS_              Enable basic interrupts (6D/4D, free-fall, wake-up, tap, inactivity). Default value: 0
                  ENABLE                   (0: interrupt disabled; 1: interrupt enabled)
                                           Enable activity/inactivity (sleep) function. Default value: 00
                                           (00: stationary/motion-only interrupts generated, XL and gyro do not change;
                  INACT_EN[1:0]            01: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro does not change;
                                           10: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to sleep mode;
                                           11: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to power-down mode)
                                           Y-axis tap recognition threshold. Default value: 0
                  TAP_THS_Y_[4:0]
                                           1 LSB = FS_XL / (25)




DS12140 - Rev 2                                                                                                                              page 74/172
                                                                                                                                 LSM6DSO
                                                                                                                            TAP_THS_6D (59h)




9.44              TAP_THS_6D (59h)
                  Portrait/landscape position and tap function threshold register (r/w).


                                                             Table 124. TAP_THS_6D register

                                                                     TAP_            TAP_            TAP_               TAP_       TAP_
                     D4D_EN       SIXD_THS1       SIXD_THS0
                                                                    THS_Z_4         THS_Z_3         THS_Z_2            THS_Z_1    THS_Z_0




                                                     Table 125. TAP_THS_6D register description

                                             4D orientation detection enable. Z-axis position detection is disabled.
                  D4D_EN                     Default value: 0
                                             (0: enabled; 1: disabled)
                                             Threshold for 4D/6D function. Default value: 00
                  SIXD_THS[1:0]
                                             For details, refer to Table 126.
                                             Z-axis recognition threshold. Default value: 0
                  TAP_THS_Z_[4:0]
                                             1 LSB = FS_XL / (25)




                                                      Table 126. Threshold for D4D/D6D function

                                       SIXD_THS[1:0]                                                   Threshold value

                                             00                                                           80 degrees
                                             01                                                           70 degrees
                                             10                                                           60 degrees
                                             11                                                           50 degrees




DS12140 - Rev 2                                                                                                                    page 75/172
                                                                                                                                   LSM6DSO
                                                                                                                                  INT_DUR2 (5Ah)




9.45              INT_DUR2 (5Ah)
                  Tap recognition function setting register (r/w).


                                                                Table 127. INT_DUR2 register

                      DUR3            DUR2            DUR1            DUR0            QUIET1           QUIET0          SHOCK1          SHOCK0




                                                        Table 128. INT_DUR2 register description

                                Duration of maximum time gap for double tap recognition. Default: 0000

                  DUR[3:0]      When double tap recognition is enabled, this register expresses the maximum time between two consecutive
                                detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to
                                16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.
                                Expected quiet time after a tap detection. Default value: 00

                  QUIET[1:0]    Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default
                                value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different
                                value, 1LSB corresponds to 4*ODR_XL time.
                                Maximum duration of overthreshold event. Default value: 00
                             Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event.
                  SHOCK[1:0] The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a
                             different value, 1LSB
                                corresponds to 8*ODR_XL time.


9.46              WAKE_UP_THS (5Bh)
                  Single/double-tap selection and wake-up configuration (r/w)


                                                            Table 129. WAKE_UP_THS register

                     SINGLE_
                                   USR_OFF_
                    DOUBLE_                         WK_THS5         WK_THS4          WK_THS3         WK_THS2          WK_THS1         WK_THS0
                                    ON_WU
                      TAP




                                                     Table 130. WAKE_UP_THS register description

                             Single/double-tap event enable. Default: 0
                  SINGLE_
                             (0: only single-tap event enabled;
                  DOUBLE_TAP
                             1: both single and double-tap events enabled)
                  USR_OFF_        Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the wakeup
                  ON_WU           function.
                                  Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR (5Ch). Default value:
                  WK_THS[5:0]
                                  000000




DS12140 - Rev 2                                                                                                                          page 76/172
                                                                                                                              LSM6DSO
                                                                                                                      WAKE_UP_DUR (5Ch)




9.47              WAKE_UP_DUR (5Ch)
                  Free-fall, wakeup and sleep mode functions duration setting register (r/w)


                                                           Table 131. WAKE_UP_DUR register

                                                                  WAKE_THS_     SLEEP_DUR       SLEEP_DUR       SLEEP_DUR      SLEEP_DUR
                    FF_DUR5      WAKE_DUR1 WAKE_DUR0
                                                                     W              3               2               1              0




                                                    Table 132. WAKE_UP_DUR register description

                                    Free fall duration event. Default: 0
                                    For the complete configuration of the free-fall duration, refer to FF_DUR[4:0] in FREE_FALL (5Dh)
                  FF_DUR5
                                    configuration.
                                    1 LSB = 1 ODR_time
                                    Wake up duration event. Default: 00
                  WAKE_DUR[1:0]
                                    1LSB = 1 ODR_time
                                    Weight of 1 LSB of wakeup threshold. Default: 0
                  WAKE_THS_W        (0: 1 LSB = FS_XL / (26);
                                    1: 1 LSB = FS_XL / (28) )
                                    Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR)
                  SLEEP_DUR[3:0]
                                    1 LSB = 512 ODR




DS12140 - Rev 2                                                                                                                    page 77/172
                                                                                                                           LSM6DSO
                                                                                                                       FREE_FALL (5Dh)




9.48              FREE_FALL (5Dh)
                  Free-fall function duration setting register (r/w)


                                                                   Table 133. FREE_FALL register

                    FF_DUR4         FF_DUR3          FF_DUR2            FF_DUR1    FF_DUR0         FF_THS2       FF_THS1    FF_THS0




                                                        Table 134. FREE_FALL register description

                                 Free-fall duration event. Default: 0
                  FF_DUR[4:0] For the complete configuration of the free fall duration, refer to FF_DUR5 in WAKE_UP_DUR (5Ch)
                              configuration
                                 Free fall threshold setting. Default: 000
                  FF_THS[2:0]
                                 For details refer to Table 135.




                                                         Table 135. Threshold for free-fall function

                                       FF_THS[2:0]                                                 Threshold value

                                            000                                                        156 mg

                                            001                                                        219 mg

                                            010                                                        250 mg

                                            011                                                        312 mg

                                            100                                                        344 mg

                                            101                                                        406 mg

                                            110                                                        469 mg

                                            111                                                        500 mg




DS12140 - Rev 2                                                                                                                 page 78/172
                                                                                                                                LSM6DSO
                                                                                                                               MD1_CFG (5Eh)




9.49              MD1_CFG (5Eh)
                  Functions routing on INT1 register (r/w)


                                                              Table 136. MD1_CFG register

                      INT1_          INT1_                                            INT1_
                                                                                                                      INT1_        INT1_
                    SLEEP_         SINGLE_        INT1_WU            INT1_FF        DOUBLE_           INT1_6D                      SHUB
                                                                                                                    EMB_FUNC
                    CHANGE           TAP                                              TAP




                                                      Table 137. MD1_CFG register description

                                                  Routing of activity/inactivity recognition event on INT1. Default: 0
                  INT1_SLEEP_CHANGE(1)            (0: routing of activity/inactivity event on INT1 disabled;
                                                  1: routing of activity/inactivity event on INT1 enabled)
                                                  Routing of single-tap recognition event on INT1. Default: 0
                  INT1_SINGLE_TAP                 (0: routing of single-tap event on INT1 disabled;
                                                  1: routing of single-tap event on INT1 enabled)
                                                  Routing of wakeup event on INT1. Default value: 0
                  INT1_WU                         (0: routing of wakeup event on INT1 disabled;
                                                  1: routing of wakeup event on INT1 enabled)
                                                  Routing of free-fall event on INT1. Default value: 0
                  INT1_FF                         (0: routing of free-fall event on INT1 disabled;
                                                  1: routing of free-fall event on INT1 enabled)
                                                  Routing of tap event on INT1. Default value: 0
                  INT1_DOUBLE_TAP                 (0: routing of double-tap event on INT1 disabled;
                                                  1: routing of double-tap event on INT1 enabled)
                                                  Routing of 6D event on INT1. Default value: 0
                  INT1_6D                         (0: routing of 6D event on INT1 disabled;
                                                  1: routing of 6D event on INT1 enabled)
                                                  Routing of embedded functions event on INT1. Default value: 0
                  INT1_EMB_FUNC                   (0: routing of embedded functions event on INT1 disabled;
                                                  1: routing embedded functions event on INT1 enabled)
                                                  Routing of sensor hub communication concluded event on INT1.
                                                  Default value: 0
                  INT1_SHUB
                                                  (0: routing of sensor hub communication concluded event on INT1 disabled;
                                                  1: routing of sensor hub communication concluded event on INT1 enabled)

                  1. Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFG0
                     (56h) register.




DS12140 - Rev 2                                                                                                                    page 79/172
                                                                                                                               LSM6DSO
                                                                                                                               MD2_CFG (5Fh)




9.50              MD2_CFG (5Fh)
                  Functions routing on INT2 register (r/w)


                                                              Table 138. MD2_CFG register

                      INT2_          INT2_                                            INT2_                            INT2_
                                                                                                                                    INT2_
                    SLEEP_         SINGLE_        INT2_WU          INT2_FF         DOUBLE_             INT2_6D         EMB_      TIMESTAMP
                    CHANGE           TAP                                               TAP                             FUNC




                                                      Table 139. MD2_CFG register description

                                                    Routing of activity/inactivity recognition event on INT2. Default: 0
                  INT2_SLEEP_CHANGE(1)              (0: routing of activity/inactivity event on INT2 disabled;
                                                    1: routing of activity/inactivity event on INT2 enabled)
                                                    Single-tap recognition routing on INT2. Default: 0
                  INT2_SINGLE_TAP                   (0: routing of single-tap event on INT2 disabled;
                                                    1: routing of single-tap event on INT2 enabled)
                                                    Routing of wakeup event on INT2. Default value: 0
                  INT2_WU                           (0: routing of wakeup event on INT2 disabled;
                                                    1: routing of wake-up event on INT2 enabled)
                                                    Routing of free-fall event on INT2. Default value: 0
                  INT2_FF                           (0: routing of free-fall event on INT2 disabled;
                                                    1: routing of free-fall event on INT2 enabled)
                                                    Routing of tap event on INT2. Default value: 0
                  INT2_DOUBLE_TAP                   (0: routing of double-tap event on INT2 disabled;
                                                    1: routing of double-tap event on INT2 enabled)
                                                    Routing of 6D event on INT2. Default value: 0
                  INT2_6D                           (0: routing of 6D event on INT2 disabled;
                                                    1: routing of 6D event on INT2 enabled)
                                                    Routing of embedded functions event on INT2. Default value: 0
                  INT2_EMB_FUNC                     (0: routing of embedded functions event on INT2 disabled;
                                                    1: routing embedded functions event on INT2 enabled)
                                                    Enables routing on INT2 pin of the alert for timestamp overflow within
                  INT2_TIMESTAMP
                                                    6.4 ms

                  1. Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFG0
                     (56h) register.




DS12140 - Rev 2                                                                                                                    page 80/172
                                                                                                                                     LSM6DSO
                                                                                                                                 I3C_BUS_AVB (62h)




9.51              I3C_BUS_AVB (62h)
                  I3C_BUS_AVB register (r/w)


                                                                 Table 140. I3C_BUS_AVB register

                                                                     I3C_Bus_Avb I3C_Bus_Avb                                            PD_DIS_
                        0(1)             0(1)             0(1)                                           0(1)             0(1)
                                                                        _Sel1       _Sel0                                                INT1

                  1. This bit must be set to '0' for the correct operation of the device.


                                                        Table 141. I3C_BUS_AVB register description

                                            This bit allows disabling the INT1 pull-down.
                                            (0: Pull-down on INT1 enabled (pull-down is effectively connected only when no interrupts are routed
                  PD_DIS_INT1
                                            to the INT1 pin or when I3C dynamic address is assigned);
                                            1: Pull-down on INT1 disabled (pull-down not connected)
                                            These bits are used to select the bus available time when I3C IBI is used.
                                            Default value: 00
                                            (00: bus available time equal to 50 µsec (default);
                  I3C_Bus_Avb_Sel[1:0]
                                            01: bus available time equal to 2 µsec;
                                            10: bus available time equal to 1 msec;
                                            11: bus available time equal to 25 msec)


9.52              INTERNAL_FREQ_FINE (63h)
                  Internal frequency register (r)


                                                          Table 142. INTERNAL_FREQ_FINE register

                      FREQ_            FREQ_            FREQ_           FREQ_               FREQ_      FREQ_             FREQ_           FREQ_
                      FINE7            FINE6            FINE5           FINE4               FINE3      FINE2             FINE1           FINE0




                                                  Table 143. INTERNAL_FREQ_FINE register description

                                      Difference in percentage of the effective ODR (and Timestamp Rate) with respect to the typical. Step:
                  FREQ_FINE[7:0]
                                      0.15%. 8-bit format, 2's complement.




DS12140 - Rev 2                                                                                                                          page 81/172
                                                                                                                                  LSM6DSO
                                                                                                                                   INT_OIS (6Fh)




9.53              INT_OIS (6Fh)
                  OIS interrupt configuration register and accelerometer self-test enable setting. Primary interface for read-only (r);
                  only Aux SPI can write to this register (r/w).


                                                                 Table 144. INT_OIS register

                      INT2_
                                   LVL2_OIS      DEN_LH_OIS             -                -               0         ST1_XL_OIS      ST0_XL_OIS
                    DRDY_OIS




                                                          Table 145. INT_OIS register description

                  INT2_DRDY_OIS        Enables OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.
                  LVL2_OIS             Enables level-sensitive latched mode on the OIS chain. Default value: 0
                                       Indicates polarity of DEN signal on OIS chain
                  DEN_LH_OIS           (0: DEN pin is active-low;
                                       1: DEN pin is active-high)
                                       Selects accelerometer self-test – effective only if XL OIS chain is enabled. Default value: 00
                                       (00: Normal mode;
                  ST[1:0]_XL_OIS       01: Positive sign self-test;
                                       10: Negative sign self-test;
                                       11: not allowed)




DS12140 - Rev 2                                                                                                                         page 82/172
                                                                                                                                  LSM6DSO
                                                                                                                                CTRL1_OIS (70h)




9.54              CTRL1_OIS (70h)
                  OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).


                                                                Table 146. CTRL1_OIS register

                                                                                    FS1_G_          FS0_G_            FS_125_        OIS_EN_
                        0          LVL1_OIS           SIM_OIS       Mode4_EN
                                                                                      OIS             OIS               OIS            SPI2




                                                        Table 147. CTRL1_OIS register description

                  LVL1_OIS         Enables OIS data level-sensitive trigger
                                   SPI2 3- or 4-wire interface. Default value: 0
                  SIM_OIS          (0: 4-wire SPI2;
                                   1: 3-wire SPI2)
                                   Enables accelerometer OIS chain. OIS outputs are available through SPI2 in registers 28h-2Dh.
                  Mode4_EN
                                   Note: OIS_EN_SPI2 must be enabled (i.e. set to ‘1’) to enable also XL OIS chain.
                                   Selects gyroscope OIS chain full-scale
                                   (00: 250 dps;
                  FS[1:0]_G_OIS 01: 500 dps;
                                   10: 1000 dps;
                                   11: 2000 dps)
                                   Selects gyroscope OIS chain full-scale 125 dps
                  FS_125_OIS       (0: FS selected through bits FS[1:0]_OIS_G;
                                   1: 125 dps)
                                   Enables OIS chain data processing for gyro in Mode 3 and Mode 4 (mode4_en = 1) and accelerometer data
                                   in and Mode 4 (mode4_en = 1).
                  OIS_EN_SPI2      When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers OUTX_L_G
                                   (22h) and OUTX_H_G (23h) through not found and STATUS_REG (1Eh) / STATUS_SPIAux (1Eh), and LPF1
                                   is dedicated to this chain.




                  DEN mode selection can be done using the LVL1_OIS bit of register CTRL1_OIS (70h) and the LVL2_OIS bit of
                  register INT_OIS (6Fh).
                  DEN mode on the OIS path is active in the gyroscope only.


                                                                Table 148. DEN mode selection

                             LVL1_OIS, LVL2_OIS                                                   DEN mode

                                       10                                           Level-sensitive trigger mode is selected
                                       11                                           Level-sensitive latched mode is selected




DS12140 - Rev 2                                                                                                                       page 83/172
                                                                                                                                  LSM6DSO
                                                                                                                                CTRL2_OIS (71h)




9.55              CTRL2_OIS (71h)
                  OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).


                                                              Table 149. CTRL2_OIS register

                                                                                                     FTYPE_1          FTYPE_0
                         -              -           HPM1_OIS       HPM0_OIS              0                                           HP_EN_OIS
                                                                                                       _OIS             _OIS




                                                       Table 150. CTRL2_OIS register description

                                     Selects gyroscope OIS chain digital high-pass filter cutoff. Default value: 00
                                     (00: 16 mHz;
                  HPM[1:0]_OIS       01: 65 mHz;
                                     10: 260 mHz;
                                     11: 1.04 Hz)
                                     Selects gyroscope digital LPF1 filter bandwidth. Table 151 shows cutoff and phase values obtained with all
                  FTYPE_[1:0]_OIS
                                     configurations.
                  HP_EN_OIS          Enables gyroscope OIS chain digital high-pass filter




                                      Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection

                               FTYPE_[1:0]_OIS                             Cutoff [Hz]                           Phase @ 20 Hz [°]

                                       00                                     335.5                                    -6.69
                                       01                                     232.0                                    -8.78
                                       10                                     171.1                                   -11.18
                                       11                                     609.0                                    -4.91




DS12140 - Rev 2                                                                                                                        page 84/172
                                                                                                                                LSM6DSO
                                                                                                                              CTRL3_OIS (72h)




9.56              CTRL3_OIS (72h)
                  OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).


                                                                 Table 152. CTRL3_OIS register

                     FS1_XL_           FS0_XL_      FILTER_XL_ FILTER_XL_ FILTER_XL_                                                  ST_OIS_
                                                                                                       ST1_OIS      ST0_OIS
                       OIS               OIS        CONF_OIS_2 CONF_OIS_1 CONF_OIS_0                                                 CLAMPDIS




                                                          Table 153. CTRL3_OIS register description

                  FS[1:0]_XL_OIS        Selects accelerometer OIS channel full-scale. See Table 154.
                  FILTER_XL_
                                        Selects accelerometer OIS channel bandwidth. See Table 155.
                  CONF_OIS_[2:0]
                                        Selects gyroscope OIS chain self-test. Default value: 00
                                        Table 156 lists the output variation when the self-test is enabled and ST_OIS_CLAMPDIS = '1'.
                                        (00: Normal mode;
                  ST[1:0]_OIS
                                        01: Positive sign self-test;
                                        10: Normal mode;
                                        11: Negative sign self-test)
                                        Disables OIS chain clamp
                  ST_OIS_
                                        (0: All OIS chain outputs = 8000h during self-test;
                  CLAMPDIS
                                        1: OIS chain self-test outputs as shown in Table 156.




                                                 Table 154. Accelerometer OIS channel full-scale selection

                                                                         XL_FS_MODE = ‘0’                              XL_FS_MODE = ‘1’
                      FS[1:0]_XL_OIS
                                                                       XL UI ON                          XL UI PD                -

                        00 (default)                                                                       2g                   2g
                             01                                                                            16 g                 2g
                                                      Full-scale selected from user interface
                             10                                                                            4g                   4g
                             11                                                                            8g                   8g




Note:             XL_FS_MODE bit is in CTRL8_XL (17h).
Note:             When the accelerometer full-scale value is selected only from the UI side it is readable also from the OIS side.


                                              Table 155. Accelerometer OIS channel bandwidth and phase

                         FILTER_XL_CONF_OIS[2:0]                           Typ. overall bandwidth [Hz]              Typ. overall phase [°]

                                        000                                            289                             -5.72 @ 20 Hz
                                        001                                            258                             -6.80 @ 20 Hz
                                        010                                            120                             -13.2 @ 20 Hz
                                        011                                           65.1                             -21.5 @ 20 Hz
                                        100                                           33.2                             -19.1 @ 10 Hz
                                        101                                           16.6                             -33.5 @ 10 Hz




DS12140 - Rev 2                                                                                                                         page 85/172
                                                                                                                            LSM6DSO
                                                                                                                         X_OFS_USR (73h)




                         FILTER_XL_CONF_OIS[2:0]                    Typ. overall bandwidth [Hz]                 Typ. overall phase [°]

                                     110                                         8.30                               -26.7 @ 4 Hz
                                     111                                         4.14                               -26.2 @ 2 Hz




                                                    Table 156. Self-test nominal output variation

                                Full scale                                              Ouput variation [dps]

                                  2000                                                          400
                                  1000                                                          200
                                   500                                                          100
                                   250                                                            50
                                   125                                                            25


9.57              X_OFS_USR (73h)
                  Accelerometer X-axis user offset correction (r/w). The offset value set in the X_OFS_USR offset register is
                  internally subtracted from the acceleration value measured on the X-axis.


                                                           Table 157. X_OFS_USR register

                     X_OFS_        X_OFS_         X_OFS_          X_OFS_         X_OFS_          X_OFS_          X_OFS_            X_OFS_
                     USR_7         USR_6          USR_5           USR_4          USR_3           USR_2           USR_1             USR_0




                                                    Table 158. X_OFS_USR register description

                                     Accelerometer X-axis user offset correction expressed in two’s complement, weight depends on
                  X_OFS_USR_[7:0]
                                     USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].


9.58              Y_OFS_USR (74h)
                  Accelerometer Y-axis user offset correction (r/w). The offset value set in the Y_OFS_USR offset register is
                  internally subtracted from the acceleration value measured on the Y-axis.


                                                           Table 159. Y_OFS_USR register

                     Y_OFS_        Y_OFS_         Y_OFS_          Y_OFS_         Y_OFS_          Y_OFS_          Y_OFS_            Y_OFS_
                     USR_7         USR_6          USR_5           USR_4          USR_3           USR_2           USR_1             USR_0




                                                    Table 160. Y_OFS_USR register description

                                     Accelerometer Y-axis user offset calibration expressed in 2’s complement, weight depends on
                  Y_OFS_USR_[7:0]
                                     USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].




DS12140 - Rev 2                                                                                                                    page 86/172
                                                                                                                               LSM6DSO
                                                                                                                           Z_OFS_USR (75h)




9.59              Z_OFS_USR (75h)
                  Accelerometer Z-axis user offset correction (r/w). The offset value set in the Z_OFS_USR offset register is
                  internally subtracted from the acceleration value measured on the Z-axis.


                                                                Table 161. Z_OFS_USR register

                     Z_OFS_         Z_OFS_            Z_OFS_            Z_OFS_          Z_OFS_     Z_OFS_             Z_OFS_        Z_OFS_
                     USR_7          USR_6             USR_5             USR_4           USR_3      USR_2              USR_1         USR_0




                                                         Table 162. Z_OFS_USR register description

                                      Accelerometer Z-axis user offset calibration expressed in 2’s complement, weight depends on
                  Z_OFS_USR_[7:0]
                                      USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].


9.60              FIFO_DATA_OUT_TAG (78h)
                  FIFO tag register (r)


                                                          Table 163. FIFO_DATA_OUT_TAG register

                      TAG_           TAG_               TAG_             TAG_             TAG_                                        TAG_
                                                                                                   TAG_CNT_1           TAG_CNT_0
                    SENSOR_4       SENSOR_3           SENSOR_2         SENSOR_1         SENSOR_0                                     PARITY




                                                  Table 164. FIFO_DATA_OUT_TAG register description

                                          FIFO tag: identifies the sensor in:
                                          FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah), FIFO_DATA_OUT_Y_L (7Bh) and
                  TAG_SENSOR_[4:0]
                                          FIFO_DATA_OUT_Y_H (7Ch), and FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)
                                          For details, refer to Table 165
                  TAG_CNT_[1:0]           2-bit counter which identifies sensor time slot
                  TAG_PARITY              Parity check of TAG content




                                                                        Table 165. FIFO tag
                                      TAG_SENSOR_[4:0]                                                 Sensor name

                                               0x01                                                    Gyroscope NC

                                               0x02                                                  Accelerometer NC

                                               0x03                                                     Temperature

                                               0x04                                                      Timestamp

                                               0x05                                                    CFG_Change

                                               0x06                                                Accelerometer NC_T_2

                                               0x07                                                Accelerometer NC_T_1

                                               0x08                                                  Accelerometer 2xC

                                               0x09                                                  Accelerometer 3xC

                                               0x0A                                                  Gyroscope NC_T_2

                                               0x0B                                                  Gyroscope NC_T_1

                                               0x0C                                                    Gyroscope 2xC

                                               0x0D                                                    Gyroscope 3xC

                                               0x0E                                                  Sensor Hub Slave 0




DS12140 - Rev 2                                                                                                                     page 87/172
                                                                                                                          LSM6DSO
                                                                             FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)




                                     TAG_SENSOR_[4:0]                                             Sensor name

                                           0x0F                                                 Sensor Hub Slave 1

                                           0x10                                                 Sensor Hub Slave 2

                                           0x11                                                 Sensor Hub Slave 3

                                           0x12                                                    Step Counter

                                           0x19                                                  Sensor Hub Nack


9.61              FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)
                  FIFO data output X (r)


                                     Table 166. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers

                       D15           D14            D13               D12          D11         D10                   D9      D8




                        D7            D6            D5                 D4          D3           D2                   D1      D0




                               Table 167. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description

                  D[15:0]                               FIFO X-axis output


9.62              FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch)
                  FIFO data output Y (r)


                                     Table 168. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers

                       D15           D14            D13               D12          D11         D10                   D9      D8




                        D7            D6            D5                 D4          D3           D2                   D1      D0




                               Table 169. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description

                  D[15:0]                               FIFO Y-axis output


9.63              FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)
                  FIFO data output Z (r)


                                     Table 170. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers

                       D15           D14           D13                D12          D11         D10                 D9        D8




                        D7            D6            D5                 D4          D3           D2                   D1      D0




                               Table 171. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description

                  D[15:0]                               FIFO Z-axis output




DS12140 - Rev 2                                                                                                             page 88/172
                                                                                                                       LSM6DSO
                                                                                               Embedded functions register mapping




10                Embedded functions register mapping

                  The table given below provides a list of the registers for the embedded functions available in the device and the
                  corresponding addresses. Embedded functions registers are accessible when FUNC_CFG_EN is set to '1' in
                  FUNC_CFG_ACCESS (01h).


                                      Table 172. Register address map - embedded functions

                                                                          Register address
Name                                                       Type                                        Default         Comment
                                                                       Hex           Binary

PAGE_SEL                                                    r/w         02         00000010           00000001
EMB_FUNC_EN_A                                               r/w         04         00000100           00000000
EMB_FUNC_EN_B                                               r/w         05         00000101           00000000
PAGE_ADDRESS                                                r/w         08         00001000           00000000
PAGE_VALUE                                                  r/w         09         00001001           00000000
EMB_FUNC_INT1                                               r/w         0A         00001010           00000000
FSM_INT1_A                                                  r/w         0B         00001011           00000000
FSM_INT1_B                                                  r/w        0C          00001100           00000000
EMB_FUNC_INT2                                               r/w         0E          00001110          00000000
FSM_INT2_A                                                  r/w         0F          00001111          00000000
FSM_INT2_B                                                  r/w         10         00010000           00000000
EMB_FUNC_STATUS                                              r          12         00010010            output
FSM_STATUS_A                                                 r          13         00010011            output
FSM_STATUS_B                                                 r          14         00010100            output
PAGE_RW                                                     r/w         17          00010111          00000000
RESERVED                                                              18-43
EMB_FUNC_FIFO_CFG                                           r/w         44         01000100           00000000
FSM_ENABLE_A                                                r/w         46         01000110           00000000
FSM_ENABLE_B                                                r/w         47          01000111          00000000
FSM_LONG_COUNTER_L                                          r/w         48         01001000           00000000
FSM_LONG_COUNTER_H                                          r/w         49         01001001           00000000
FSM_LONG_COUNTER_CLEAR                                      r/w         4A         01001010           00000000
FSM_OUTS1                                                    r         4C          01001100            output
FSM_OUTS2                                                    r         4D          01001101            output
FSM_OUTS3                                                    r          4E          01001110           output
FSM_OUTS4                                                    r          4F          01001111           output
FSM_OUTS5                                                    r          50         01010000            output
FSM_OUTS6                                                    r          51         01010001            output
FSM_OUTS7                                                    r          52         01010010            output
FSM_OUTS8                                                    r          53         01010011            output
FSM_OUTS9                                                    r          54         01010100            output
FSM_OUTS10                                                   r          55         01010101            output




DS12140 - Rev 2                                                                                                            page 89/172
                                                                                                                    LSM6DSO
                                                                                             Embedded functions register mapping




                                                                        Register address
Name                                                      Type                                      Default          Comment
                                                                     Hex           Binary

FSM_OUTS11                                                  r         56          01010110           output
FSM_OUTS12                                                  r         57          01010111           output
FSM_OUTS13                                                  r         58          01011000           output
FSM_OUTS14                                                  r         59          01011001           output
FSM_OUTS15                                                  r         5A          01011010           output
FSM_OUTS16                                                  r         5B          01011011           output
RESERVED                                                              5E          01011110
EMB_FUNC_ODR_CFG_B                                         r/w        5F          01011111         01001011
STEP_COUNTER_L                                              r         62          01100010           output
STEP_COUNTER_H                                              r         63          01100011           output
EMB_FUNC_SRC                                               r/w        64          01100100           output
EMB_FUNC_INIT_A                                            r/w        66          01100110         00000000
EMB_FUNC_INIT_B                                            r/w        67          01100111         00000000


                  Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to
                  the device.
                  The content of the registers that are loaded at boot should not be changed. They contain the factory calibration
                  values. Their content is automatically restored when the device is powered up.




DS12140 - Rev 2                                                                                                         page 90/172
                                                                                                                                     LSM6DSO
                                                                                                            Embedded functions register description




11                Embedded functions register description



11.1              PAGE_SEL (02h)
                  Enable advanced features dedicated page (r/w)


                                                                  Table 173. PAGE_SEL register

                   PAGE_SEL3        PAGE_SEL2        PAGE_SEL1         PAGE_SEL0            0(1)              0(1)          0(1)           1(2)

                  1. This bit must be set to '0' for the correct operation of the device.
                  2. This bit must be set to '1' for the correct operation of the device.


                                                          Table 174. PAGE_SEL register description

                                                       Select the advanced features dedicated page
                  PAGE_SEL[3:0]
                                                       Default value: 0000


11.2              EMB_FUNC_EN_A (04h)
                  Embedded functions enable register (r/w)


                                                             Table 175. EMB_FUNC_EN_A register

                                                       SIGN_
                        0(1)             0(1)                            TILT_EN        PEDO_EN               0(1)          0(1)           0(1)
                                                     MOTION_EN

                  1. This bit must be set to '0' for the correct operation of the device.


                                                      Table 176. EMB_FUNC_EN_A register description

                                                      Enable significant motion detection function. Default value: 0
                  SIGN_MOTION_EN                      (0: significant motion detection function disabled;
                                                      1: significant motion detection function enabled)
                                                      Enable tilt calculation. Default value: 0
                  TILT_EN                             (0: tilt algorithm disabled;
                                                      1: tilt algorithm enabled)
                                                      Enable pedometer algorithm. Default value: 0
                  PEDO_EN                             (0: pedometer algorithm disabled;
                                                      1: pedometer algorithm enabled)




DS12140 - Rev 2                                                                                                                          page 91/172
                                                                                                                                  LSM6DSO
                                                                                                                        EMB_FUNC_EN_B (05h)




11.3              EMB_FUNC_EN_B (05h)
                  Embedded functions enable register (r/w)


                                                             Table 177. EMB_FUNC_EN_B register

                                                                        PEDO_            FIFO_
                        0(1)             0(1)             0(1)                                            0(1)           0(1)         FSM_EN
                                                                        ADV_EN         COMPR_EN

                  1. This bit must be set to '0' for the correct operation of the device.


                                                      Table 178. EMB_FUNC_EN_B register description

                                           Enable pedometer false-positive rejection block and advanced detection feature block. Default value: 0
                  PEDO_ADV_EN              (0: Pedometer advanced features block disabled;
                                           1: Pedometer advanced features block enabled)
                                           Enable FIFO compression feature. Default value: 0
                  FIFO_COMPR_EN(1)         (0: FIFO compression feature disabled;
                                           1: FIFO compression feature enabled)
                                           Enable Finite State Machine (FSM) feature. Default value: 0
                  FSM_EN
                                           (0: FSM feature disabled; 1: FSM feature enabled)

                  1. This bit is effective if the FIFO_COMPR_RT_EN bit of FIFO_CTRL2 (08h) is set to 1.

11.4              PAGE_ADDRESS (08h)
                  Page address register (r/w)


                                                                 Table 179. PAGE_ADDRESS register

                      PAGE_            PAGE_            PAGE_           PAGE_               PAGE_        PAGE_        PAGE_           PAGE_
                      ADDR7            ADDR6            ADDR5           ADDR4               ADDR3        ADDR2        ADDR1           ADDR0




                                                      Table 180. PAGE_ADDRESS register description

                                 After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h), this register is used to set
                  PAGE_ADDR[7:0] the address of the register to be written/read in the advanced features page selected through the bits
                                 PAGE_SEL[3:0] in register PAGE_SEL (02h).




DS12140 - Rev 2                                                                                                                        page 92/172
                                                                                                                                   LSM6DSO
                                                                                                                               PAGE_VALUE (09h)




11.5              PAGE_VALUE (09h)
                  Page value register (r/w)


                                                                Table 181. PAGE_VALUE register

                     PAGE_            PAGE_            PAGE_            PAGE_               PAGE_      PAGE_         PAGE_            PAGE_
                     VALUE7           VALUE6           VALUE5           VALUE4              VALUE3     VALUE2        VALUE1           VALUE0




                                                        Table 182. PAGE_VALUE register description

                                  These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE_RW (17h)) or read (if the bit
                  PAGE_VALUE[7:0] PAGE_READ = 1 in register PAGE_RW (17h)) the data at the address PAGE_ADDR[7:0] of the selected
                                  advanced features page.


11.6              EMB_FUNC_INT1 (0Ah)
                  INT1 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR
                  combination of the selected signals.


                                                              Table 183. EMB_FUNC_INT1 register

                      INT1_                             INT1_                         INT1_STEP_
                                         0(1)                          INT1_TILT                        0(1)            0(1)               0(1)
                     FSM_LC                           SIG_MOT                          DETECTOR

                  1. This bit must be set to '0' for the correct operation of the device.


                                                      Table 184. EMB_FUNC_INT1 register description

                                       Routing of FSM long counter timeout interrupt event on INT1. Default value: 0 (0: routing on INT1
                  INT1_FSM_LC(1)
                                       disabled; 1: routing on INT1 enabled)
                                       Routing of significant motion event on INT1. Default value: 0
                  INT1_SIG_MOT(1)
                                       (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                       Routing of tilt event on INT1. Default value: 0
                  INT1_TILT(1)
                                       (0: routing on INT1 disabled; 1: routing on INT1 enabled)

                  INT1_STEP_           Routing of pedometer step recognition event on INT1. Default value: 0
                  DETECTOR(1)          (0: routing on INT1 disabled; 1: routing on INT1 enabled)

                  1. This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.




DS12140 - Rev 2                                                                                                                        page 93/172
                                                                                                                             LSM6DSO
                                                                                                                          FSM_INT1_A (0Bh)




11.7              FSM_INT1_A (0Bh)
                  INT1 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR
                  combination of the selected signals.


                                                               Table 185. FSM_INT1_A register

                      INT1_           INT1_            INT1_           INT1_           INT1_              INT1_   INT1_          INT1_
                      FSM8            FSM7             FSM6            FSM5            FSM4               FSM3    FSM2           FSM1




                                                       Table 186. FSM_INT1_A register description

                                              Routing of FSM8 interrupt event on INT1. Default value: 0
                  INT1_FSM8(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM7 interrupt event on INT1. Default value: 0
                  INT1_FSM7(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM6 interrupt event on INT1. Default value: 0
                  INT1_FSM6(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM5 interrupt event on INT1. Default value: 0
                  INT1_FSM5(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM4 interrupt event on INT1. Default value: 0
                  INT1_FSM4(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM3 interrupt event on INT1. Default value: 0
                  INT1_FSM3(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM2 interrupt event on INT1. Default value: 0
                  INT1_FSM2(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM1 interrupt event on INT1. Default value: 0
                  INT1_FSM1(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)

                  1. This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.




DS12140 - Rev 2                                                                                                                  page 94/172
                                                                                                                        LSM6DSO
                                                                                                                    FSM_INT1_B (0Ch)




11.8              FSM_INT1_B (0Ch)
                  INT1 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR
                  combination of the selected signals.


                                                             Table 187. FSM_INT1_B register

                      INT1_          INT1_           INT1_           INT1_           INT1_           INT1_    INT1_            INT1_
                      FSM16          FSM15           FSM14           FSM13           FSM12           FSM11    FSM10            FSM9




                                                      Table 188. FSM_INT1_B register description

                                              Routing of FSM16 interrupt event on INT1. Default value: 0
                  INT1_FSM16(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM15 interrupt event on INT1. Default value: 0
                  INT1_FSM15(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM14 interrupt event on INT1. Default value: 0
                  INT1_FSM14(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM13 interrupt event on INT1. Default value: 0
                  INT1_FSM13(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM12 interrupt event on INT1. Default value: 0
                  INT1_FSM12(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM11 interrupt event on INT1. Default value: 0
                  INT1_FSM11(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM10 interrupt event on INT1. Default value: 0
                  INT1_FSM10(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)
                                              Routing of FSM9 interrupt event on INT1. Default value: 0
                  INT1_FSM9(1)
                                              (0: routing on INT1 disabled; 1: routing on INT1 enabled)

                  1. This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.




DS12140 - Rev 2                                                                                                                page 95/172
                                                                                                                                 LSM6DSO
                                                                                                                        EMB_FUNC_INT2 (0Eh)




11.9              EMB_FUNC_INT2 (0Eh)
                  INT2 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR
                  combination of the selected signals.


                                                              Table 189. EMB_FUNC_INT2 register

                      INT2_                             INT2_                         INT2_STEP_
                                         0(1)                          INT2_TILT                        0(1)            0(1)               0(1)
                     FSM_LC                           SIG_MOT                          DETECTOR

                  1. This bit must be set to '0' for the correct operation of the device.


                                                      Table 190. EMB_FUNC_INT2 register description

                                       Routing of FSM long counter timeout interrupt event on INT2. Default value: 0 (0: routing on INT2
                  INT2_FSM_LC(1)
                                       disabled; 1: routing on INT2 enabled)
                                       Routing of significant motion event on INT2. Default value: 0
                  INT2_SIG_MOT(1)
                                       (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                       Routing of tilt event on INT2. Default value: 0
                  INT2_TILT(1)
                                       (0: routing on INT2 disabled; 1: routing on INT2 enabled)

                  INT2_STEP_           Routing of pedometer step recognition event on INT2. Default value: 0
                  DETECTOR(1)          (0: routing on INT2 disabled; 1: routing on INT2 enabled)

                  1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.




DS12140 - Rev 2                                                                                                                        page 96/172
                                                                                                                             LSM6DSO
                                                                                                                          FSM_INT2_A (0Fh)




11.10             FSM_INT2_A (0Fh)
                  INT2 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR
                  combination of the selected signals.


                                                               Table 191. FSM_INT2_A register

                      INT2_           INT2_            INT2_           INT2_           INT2_              INT2_   INT2_          INT2_
                      FSM8            FSM7             FSM6            FSM5            FSM4               FSM3    FSM2           FSM1




                                                       Table 192. FSM_INT2_A register description

                                              Routing of FSM8 interrupt event on INT2. Default value: 0
                  INT2_FSM8(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM7 interrupt event on INT2. Default value: 0
                  INT2_FSM7(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM6 interrupt event on INT2. Default value: 0
                  INT2_FSM6(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM5 interrupt event on INT2. Default value: 0
                  INT2_FSM5(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM4 interrupt event on INT2. Default value: 0
                  INT2_FSM4(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM3 interrupt event on INT2. Default value: 0
                  INT2_FSM3(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM2 interrupt event on INT2. Default value: 0
                  INT2_FSM2(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM1 interrupt event on INT2. Default value: 0
                  INT2_FSM1(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)

                  1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.




DS12140 - Rev 2                                                                                                                  page 97/172
                                                                                                                        LSM6DSO
                                                                                                                    FSM_INT2_B (10h)




11.11             FSM_INT2_B (10h)
                  INT2 pin control register (r/w)
                  Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR
                  combination of the selected signals.


                                                             Table 193. FSM_INT2_B register

                      INT2_          INT2_           INT2_           INT2_           INT2_           INT2_    INT2_            INT2_
                      FSM16          FSM15           FSM14           FSM13           FSM12           FSM11    FSM10            FSM9




                                                      Table 194. FSM_INT2_B register description

                                              Routing of FSM16 interrupt event on INT2. Default value: 0
                  INT2_FSM16(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM15 interrupt event on INT2. Default value: 0
                  INT2_FSM15(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM14 interrupt event on INT2. Default value: 0
                  INT2_FSM14(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM13 interrupt event on INT2. Default value: 0
                  INT2_FSM13(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM12 interrupt event on INT2. Default value: 0
                  INT2_FSM12(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM11 interrupt event on INT2. Default value: 0
                  INT2_FSM11(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM10 interrupt event on INT2. Default value: 0
                  INT2_FSM10(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)
                                              Routing of FSM9 interrupt event on INT2. Default value: 0
                  INT2_FSM9(1)
                                              (0: routing on INT2 disabled; 1: routing on INT2 enabled)

                  1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.




DS12140 - Rev 2                                                                                                                page 98/172
                                                                                                                        LSM6DSO
                                                                                                               EMB_FUNC_STATUS (12h)




11.12             EMB_FUNC_STATUS (12h)
                  Embedded function status register (r)


                                                        Table 195. EMB_FUNC_STATUS register

                       IS_                           IS_                IS_             IS_
                                      0                                                                 0         0           0
                     FSM_LC                        SIGMOT               TILT         STEP_DET




                                                Table 196. EMB_FUNC_STATUS register description

                                          Interrupt status bit for FSM long counter timeout interrupt event.
                  IS_FSM_LC
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for significant motion detection
                  IS_SIGMOT
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for tilt detection
                  IS_TILT
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for step detection
                  IS_STEP_DET
                                          (1: interrupt detected; 0: no interrupt)




DS12140 - Rev 2                                                                                                             page 99/172
                                                                                                                   LSM6DSO
                                                                                                            FSM_STATUS_A (13h)




11.13             FSM_STATUS_A (13h)
                  Finite State Machine status register (r)


                                                           Table 197. FSM_STATUS_A register

                     IS_FSM8       IS_FSM7         IS_FSM6           IS_FSM5         IS_FSM4   IS_FSM3   IS_FSM2    IS_FSM1




                                                    Table 198. FSM_STATUS_A register description

                                          Interrupt status bit for FSM8 interrupt event.
                  IS_FSM8
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM7 interrupt event.
                  IS_FSM7
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM6 interrupt event.
                  IS_FSM6
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM5 interrupt event.
                  IS_FSM5
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM4 interrupt event.
                  IS_FSM4
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM3 interrupt event.
                  IS_FSM3
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM2 interrupt event.
                  IS_FSM2
                                          (1: interrupt detected; 0: no interrupt)
                                          Interrupt status bit for FSM1 interrupt event.
                  IS_FSM1
                                          (1: interrupt detected; 0: no interrupt)




DS12140 - Rev 2                                                                                                      page 100/172
                                                                                                                       LSM6DSO
                                                                                                               FSM_STATUS_B (14h)




11.14             FSM_STATUS_B (14h)
                  Finite State Machine status register (r)


                                                           Table 199. FSM_STATUS_B register

                    IS_FSM16       IS_FSM15       IS_FSM14         IS_FSM13           IS_FSM12   IS_FSM11   IS_FSM10    IS_FSM9




                                                   Table 200. FSM_STATUS_B register description

                                           Interrupt status bit for FSM16 interrupt event.
                  IS_FSM16
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM15 interrupt event.
                  IS_FSM15
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM14 interrupt event.
                  IS_FSM14
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM13 interrupt event.
                  IS_FSM13
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM12 interrupt event.
                  IS_FSM12
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM11 interrupt event.
                  IS_FSM11
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM10 interrupt event.
                  IS_FSM10
                                           (1: interrupt detected; 0: no interrupt)
                                           Interrupt status bit for FSM9 interrupt event.
                  IS_FSM9
                                           (1: interrupt detected; 0: no interrupt)




DS12140 - Rev 2                                                                                                         page 101/172
                                                                                                                             LSM6DSO
                                                                                                                            PAGE_RW (17h)




11.15             PAGE_RW (17h)
                  Enable read and write mode of advanced features dedicated page (r/w)


                                                                  Table 201. PAGE_RW register

                      EMB_             PAGE_            PAGE_
                                                                           0(1)             0(1)         0(1)        0(1)         0(1)
                    FUNC_LIR           WRITE            READ

                  1. This bit must be set to '0' for the correct operation of the device.




                                                           Table 202. PAGE_RW register description

                                               Latched Interrupt mode for embedded functions. Default value: 0
                  EMB_FUNC_LIR                 (0: Embedded Functions interrupt request not latched;
                                               1: Embedded Functions interrupt request latched)

                                               Enable writes to the selected advanced features dedicated page. (1)
                  PAGE_WRITE                   Default value: 0
                                               (1: enable; 0: disable)

                                               Enable reads from the selected advanced features dedicated page.(1)
                  PAGE_READ                    Default value: 0
                                               (1: enable; 0: disable)

                  1. Page selected by PAGE_SEL[3:0] in PAGE_SEL (02h) register.

11.16             EMB_FUNC_FIFO_CFG (44h)
                  Embedded functions batching configuration register (r/w)


                                                          Table 203. EMB_FUNC_FIFO_CFG register

                                       PEDO_
                        0(1)                              0(1)             0(1)             0(1)         0(1)        0(1)         0(1)
                                      FIFO_EN

                  1. This bit must be set to '0' for the correct operation of the device.


                                                  Table 204. EMB_FUNC_FIFO_CFG register description

                  PEDO_FIFO_EN                   Enable FIFO batching of step counter values. Default value: 0




DS12140 - Rev 2                                                                                                                 page 102/172
                                                                                                                     LSM6DSO
                                                                                                             FSM_ENABLE_A (46h)




11.17             FSM_ENABLE_A (46h)
                  FSM enable register (r/w)


                                                        Table 205. FSM_ENABLE_A register

                    FSM8_EN       FSM7_EN        FSM6_EN        FSM5_EN        FSM4_EN        FSM3_EN     FSM2_EN     FSM1_EN




                                                 Table 206. FSM_ENABLE_A register description

                  FSM8_EN          FSM8 enable. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled)
                  FSM7_EN          FSM7 enable. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled)
                  FSM6_EN          FSM6 enable. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled)
                  FSM5_EN          FSM5 enable. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled)
                  FSM4_EN          FSM4 enable. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled)
                  FSM3_EN          FSM3 enable. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled)
                  FSM2_EN          FSM2 enable. Default value: 0 (0: FSM2 disabled; 1: FSM2 enabled)
                  FSM1_EN          FSM1 enable. Default value: 0 (0: FSM1 disabled; 1: FSM1 enabled)


11.18             FSM_ENABLE_B (47h)
                  FSM enable register (r/w)


                                                        Table 207. FSM_ENABLE_B register

                   FSM16_EN      FSM15_EN       FSM14_EN       FSM13_EN       FSM12_EN        FSM11_EN    FSM10_EN    FSM9_EN




                                                 Table 208. FSM_ENABLE_B register description

                  FSM16_EN         FSM16 enable. Default value: 0 (0: FSM16 disabled; 1: FSM16 enabled)
                  FSM15_EN         FSM15 enable. Default value: 0 (0: FSM15 disabled; 1: FSM15 enabled)
                  FSM14_EN         FSM14 enable. Default value: 0 (0: FSM14 disabled; 1: FSM14 enabled)
                  FSM13_EN         FSM13 enable. Default value: 0 (0: FSM13 disabled; 1: FSM13 enabled)
                  FSM12_EN         FSM12 enable. Default value: 0 (0: FSM12 disabled; 1: FSM12 enabled)
                  FSM11_EN         FSM11 enable. Default value: 0 (0: FSM11 disabled; 1: FSM11 enabled)
                  FSM10_EN         FSM10 enable. Default value: 0 (0: FSM10 disabled; 1: FSM10 enabled)
                  FSM9_EN          FSM9 enable. Default value: 0 (0: FSM9 disabled; 1: FSM9 enabled)




DS12140 - Rev 2                                                                                                       page 103/172
                                                                                                                                     LSM6DSO
                                                                           FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)




11.19             FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)
                  FSM long counter status register (r/w)
                  Long counter value is an unsigned integer value (16-bit format); this value can be reset using the LC_CLEAR bit
                  in FSM_LONG_COUNTER_CLEAR (4Ah) register.


                                                         Table 209. FSM_LONG_COUNTER_L register

                    FSM_LC_7         FSM_LC_6          FSM_LC_5       FSM_LC_4         FSM_LC_3        FSM_LC_2        FSM_LC_1         FSM_LC_0




                                                  Table 210. FSM_LONG_COUNTER_L register description

                  FSM_LC_[7:0]                  Long counter current value (LSbyte). Default value: 00000000




                                                         Table 211. FSM_LONG_COUNTER_H register

                   FSM_LC_15        FSM_LC_14         FSM_LC_13       FSM_LC_12        FSM_LC_11      FSM_LC_10        FSM_LC_9         FSM_LC_8




                                                  Table 212. FSM_LONG_COUNTER_H register description

                  FSM_LC_[15:8]                  Long counter current value (MSbyte). Default value: 00000000


11.20             FSM_LONG_COUNTER_CLEAR (4Ah)
                  FSM long counter reset register (r/w)


                                                      Table 213. FSM_LONG_COUNTER_CLEAR register

                                                                                                                        FSM_LC_         FSM_LC_
                        0(1)             0(1)              0(1)            0(1)             0(1)           0(1)
                                                                                                                        CLEARED          CLEAR

                  1. This bit must be set to '0' for the correct operation of the device.


                                                Table 214. FSM_LONG_COUNTER_CLEAR register description

                  FSM_LC_CLEARED            This read-only bit is automatically set to 1 when the long counter reset is done. Default value: 0
                  FSM_LC_CLEAR              Clear FSM long counter value. Default value: 0




DS12140 - Rev 2                                                                                                                          page 104/172
                                                                                                            LSM6DSO
                                                                                                         FSM_OUTS1 (4Ch)




11.21             FSM_OUTS1 (4Ch)
                  FSM1 output register (r)


                                                             Table 215. FSM_OUTS1 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V           N_V




                                                      Table 216. FSM_OUTS1 register description

                              FSM1 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM1 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM1 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM1 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM1 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM1 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM1 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM1 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 105/172
                                                                                                            LSM6DSO
                                                                                                         FSM_OUTS2 (4Dh)




11.22             FSM_OUTS2 (4Dh)
                  FSM2 output register (r)


                                                             Table 217. FSM_OUTS2 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V           N_V




                                                      Table 218. FSM_OUTS2 register description

                              FSM2 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM2 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM2 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM2 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM2 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM2 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM2 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM2 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 106/172
                                                                                                            LSM6DSO
                                                                                                         FSM_OUTS3 (4Eh)




11.23             FSM_OUTS3 (4Eh)
                  FSM3 output register (r)


                                                             Table 219. FSM_OUTS3 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V           N_V




                                                      Table 220. FSM_OUTS3 register description

                              FSM3 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM3 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM3 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM3 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM3 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM3 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM3 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM3 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 107/172
                                                                                                            LSM6DSO
                                                                                                         FSM_OUTS4 (4Fh)




11.24             FSM_OUTS4 (4Fh)
                  FSM4 output register (r)


                                                             Table 221. FSM_OUTS4 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V           N_V




                                                      Table 222. FSM_OUTS4 register description

                              FSM4 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM4 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM4 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM4 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM4 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM4 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM4 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM4 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 108/172
                                                                                                           LSM6DSO
                                                                                                         FSM_OUTS5 (50h)




11.25             FSM_OUTS5 (50h)
                  FSM5 output register (r)


                                                             Table 223. FSM_OUTS5 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V           N_V




                                                      Table 224. FSM_OUTS5 register description

                              FSM5 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM5 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM5 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM5 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM5 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM5 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM5 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM5 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 109/172
                                                                                                           LSM6DSO
                                                                                                         FSM_OUTS6 (51h)




11.26             FSM_OUTS6 (51h)
                  FSM6 output register (r)


                                                             Table 225. FSM_OUTS6 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V          N_V




                                                      Table 226. FSM_OUTS6 register description

                              FSM6 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM6 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM6 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM6 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM6 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM6 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM6 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM6 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 110/172
                                                                                                           LSM6DSO
                                                                                                         FSM_OUTS7 (52h)




11.27             FSM_OUTS7 (52h)
                  FSM7 output register (r)


                                                             Table 227. FSM_OUTS7 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V          N_V




                                                      Table 228. FSM_OUTS7 register description

                              FSM7 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM7 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM7 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM7 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM7 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM7 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM7 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM7 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 111/172
                                                                                                           LSM6DSO
                                                                                                         FSM_OUTS8 (53h)




11.28             FSM_OUTS8 (53h)
                  FSM8 output register (r)


                                                             Table 229. FSM_OUTS8 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V          N_V




                                                      Table 230. FSM_OUTS8 register description

                              FSM8 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM8 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM8 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM8 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM8 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM8 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM8 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM8 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 112/172
                                                                                                           LSM6DSO
                                                                                                         FSM_OUTS9 (54h)




11.29             FSM_OUTS9 (54h)
                  FSM9 output register (r)


                                                             Table 231. FSM_OUTS9 register

                        P_X           N_X             P_Y             N_Y           P_Z      N_Z   P_V          N_V




                                                      Table 232. FSM_OUTS9 register description

                              FSM9 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM9 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM9 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM9 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM9 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM9 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM9 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM9 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                page 113/172
                                                                                                             LSM6DSO
                                                                                                          FSM_OUTS10 (55h)




11.30             FSM_OUTS10 (55h)
                  FSM10 output register (r)


                                                             Table 233. FSM_OUTS10 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 234. FSM_OUTS10 register description

                              FSM10 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM10 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM10 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM10 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM10 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM10 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM10 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM10 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 114/172
                                                                                                             LSM6DSO
                                                                                                          FSM_OUTS11 (56h)




11.31             FSM_OUTS11 (56h)
                  FSM11 output register (r)


                                                             Table 235. FSM_OUTS11 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 236. FSM_OUTS11 register description

                              FSM11 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM11 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM11 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM11 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM11 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM11 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM11 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM11 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 115/172
                                                                                                             LSM6DSO
                                                                                                          FSM_OUTS12 (57h)




11.32             FSM_OUTS12 (57h)
                  FSM12 output register (r)


                                                             Table 237. FSM_OUTS12 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 238. FSM_OUTS12 register description

                              FSM12 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM12 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM12 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM12 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM12 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM12 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM12 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM12 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 116/172
                                                                                                             LSM6DSO
                                                                                                          FSM_OUTS13 (58h)




11.33             FSM_OUTS13 (58h)
                  FSM13 output register (r)


                                                             Table 239. FSM_OUTS13 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 240. FSM_OUTS13 register description

                              FSM13 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM13 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM13 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM13 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM13 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM13 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM13 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM13 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 117/172
                                                                                                             LSM6DSO
                                                                                                          FSM_OUTS14 (59h)




11.34             FSM_OUTS14 (59h)
                  FSM14 output register (r)


                                                             Table 241. FSM_OUTS14 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 242. FSM_OUTS14 register description

                              FSM14 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM14 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM14 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM14 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM14 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM14 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM14 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM14 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 118/172
                                                                                                              LSM6DSO
                                                                                                          FSM_OUTS15 (5Ah)




11.35             FSM_OUTS15 (5Ah)
                  FSM15 output register (r)


                                                             Table 243. FSM_OUTS15 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V           N_V




                                                     Table 244. FSM_OUTS15 register description

                              FSM15 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM15 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM15 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM15 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM15 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM15 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM15 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM15 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 119/172
                                                                                                              LSM6DSO
                                                                                                          FSM_OUTS16 (5Bh)




11.36             FSM_OUTS16 (5Bh)
                  FSM16 output register (r)


                                                             Table 245. FSM_OUTS16 register

                        P_X           N_X             P_Y             N_Y            P_Z      N_Z   P_V            N_V




                                                     Table 246. FSM_OUTS16 register description

                              FSM16 output: positive event detected on the X-axis.
                  P_X
                              (0: event not detected; 1: event detected)
                              FSM16 output: negative event detected on the X-axis.
                  N_X
                              (0: event not detected; 1: event detected)
                              FSM16 output: positive event detected on the Y-axis.
                  P_Y
                              (0: event not detected; 1: event detected)
                              FSM16 output: negative event detected on the Y-axis.
                  N_Y
                              (0: event not detected; 1: event detected)
                              FSM16 output: positive event detected on the Z-axis.
                  P_Z
                              (0: event not detected; 1: event detected)
                              FSM16 output: negative event detected on the Z-axis.
                  N_Z
                              (0: event not detected; 1: event detected)
                              FSM16 output: positive event detected on the vector.
                  P_V
                              (0: event not detected; 1: event detected
                              FSM16 output: negative event detected on the vector.
                  N_V
                              (0: event not detected; 1: event detected)




DS12140 - Rev 2                                                                                                  page 120/172
                                                                                                                            LSM6DSO
                                                                                                               EMB_FUNC_ODR_CFG_B (5Fh)




11.37             EMB_FUNC_ODR_CFG_B (5Fh)
                  Finite State Machine output data rate configuration register (r/w)


                                                        Table 247. EMB_FUNC_ODR_CFG_B register

                        0(1)             1(2)             0(1)         FSM_ODR1        FSM_ODR0        0(1)          1(2)       1(2)

                  1. This bit must be set to '0' for the correct operation of the device.
                  2. This bit must be set to '1' for the correct operation of the device.


                                                 Table 248. EMB_FUNC_ODR_CFG_B register description

                                                         Finite State Machine ODR configuration:
                                                         (00: 12.5 Hz;
                  FSM_ODR[1:0]                           01: 26 Hz (default);
                                                         10: 52 Hz;
                                                         11: 104 Hz)


11.38             STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h)
                  Step counter output register (r)


                                                             Table 249. STEP_COUNTER_L register

                     STEP_7           STEP_6           STEP_5            STEP_4             STEP_3   STEP_2        STEP_1     STEP_0




                                                     Table 250. STEP_COUNTER_L register description

                  STEP_[7:0]                               Step counter output (LSbyte)




                                                            Table 251. STEP_COUNTER_H register

                     STEP_15          STEP_14          STEP_13           STEP_12        STEP_11      STEP_10       STEP_9     STEP_8




                                                     Table 252. STEP_COUNTER_H register description

                  STEP_[15:8]                                Step counter output (MSbyte)




DS12140 - Rev 2                                                                                                               page 121/172
                                                                                                                                         LSM6DSO
                                                                                                                                  EMB_FUNC_SRC (64h)




11.39             EMB_FUNC_SRC (64h)
                  Embedded function source register (r/w)


                                                                   Table 253. EMB_FUNC_SRC register

                                                                            STEP_
                    PEDO_RST                              STEP_                              STEP_        STEPCOUNT
                                          0                                COUNT_                                                  0          0
                      _STEP                             DETECTED                           OVERFLOW       ER_BIT_SET
                                                                          DELTA_IA




                                                         Table 254. EMB_FUNC_SRC register description

                                                    Reset pedometer step counter. Read/write bit.
                  PEDO_RST_STEP
                                                    (0: disabled; 1: enabled)
                                                    Step detector event detection status. Read-only bit.
                  STEP_DETECTED
                                                    (0: step detection event not detected; 1: step detection event detected)
                                                    Pedometer step recognition on delta time status. Read-only bit.
                  STEP_COUNT_DELTA_IA               (0: no step recognized during delta time;
                                                    1: at least one step recognized during delta time)
                                                    Step counter overflow status. Read-only bit.
                  STEP_OVERFLOW
                                                    (0: step counter value < 216; 1: step counter value reached 216)
                                      This bit is equal to 1 when the step count is increased. If a timer period is programmed in
                                      PEDO_SC_DELTAT_L (D0h) & PEDO_SC_DELTAT_H (D1h) embedded advanced features
                  STEPCOUNTER_BIT_SET (page 1) registers, this bit is kept to 0.

                                                    Read-only bit.


11.40             EMB_FUNC_INIT_A (66h)
                  Embedded functions initialization register (r/w)


                                                               Table 255. EMB_FUNC_INIT_A register

                                                         SIG_MOT             TILT          STEP_DET
                        0(1)             0(1)                                                                  0(1)               0(1)       0(1)
                                                           _INIT             _INIT           _INIT

                  1. This bit must be set to '0' for the correct operation of the device.


                                                        Table 256. EMB_FUNC_INIT_A register description

                  SIG_MOT_INIT                  Significant motion detection algorithm initialization request. Default value: 0
                  TILT_INIT                     Tilt algorithm initialization request. Default value: 0
                                                Pedometer step counter/detector algorithm initialization request.
                  STEP_DET_INIT
                                                Default value: 0




DS12140 - Rev 2                                                                                                                            page 122/172
                                                                                                                                LSM6DSO
                                                                                                                        EMB_FUNC_INIT_B (67h)




11.41             EMB_FUNC_INIT_B (67h)
                  Embedded functions initialization register (r/w)


                                                             Table 257. EMB_FUNC_INIT_B register

                                                                                        FIFO_
                        0(1)             0(1)             0(1)             0(1)                           0(1)           0(1)      FSM_INIT
                                                                                      COMPR_INIT

                  1. This bit must be set to '0' for the correct operation of the device.


                                                     Table 258. EMB_FUNC_INIT_B register description

                  FIFO_COMPR_INIT                   FIFO compression feature initialization request. Default value: 0
                  FSM_INIT                          FSM initialization request. Default value: 0




DS12140 - Rev 2                                                                                                                    page 123/172
                                                                                                                      LSM6DSO
                                                                                                   Embedded advanced features pages




12                Embedded advanced features pages

                  The table given below provides a list of the registers for the embedded advanced features page 0. These
                  registers are accessible when PAGE_SEL[3:0] are set to 0000 in PAGE_SEL (02h).


                                    Table 259. Register address map - embedded advanced features page 0

                                                                            Register address
                  Name                                   Type                                          Default        Comment
                                                                       Hex            Binary

                  MAG_SENSITIVITY_L                       r/w          BA            10111010         00100100
                  MAG_SENSITIVITY_H                       r/w          BB            10111011         00010110
                  MAG_OFFX_L                              r/w          C0           11000000          00000000
                  MAG_OFFX_H                              r/w          C1           11000001          00000000
                  MAG_OFFY_L                              r/w          C2           11000010          00000000
                  MAG_OFFY_H                              r/w          C3            11000011         00000000
                  MAG_OFFZ_L                              r/w          C4           11000100          00000000
                  MAG_OFFZ_H                              r/w          C5           11000101          00000000
                  MAG_SI_XX_L                             r/w          C6            11000110         00000000
                  MAG_SI_XX_H                             r/w          C7            11000111         00111100
                  MAG_SI_XY_L                             r/w          C8           11001000          00000000
                  MAG_SI_XY_H                             r/w          C9           11001001          00000000
                  MAG_SI_XZ_L                             r/w          CA           11001010          00000000
                  MAG_SI_XZ_H                             r/w          CB            11001011         00000000
                  MAG_SI_YY_L                             r/w          CC            11001100         00000000
                  MAG_SI_YY_H                             r/w          CD            11001101         00111100
                  MAG_SI_YZ_L                             r/w          CE            11001110         00000000
                  MAG_SI_YZ_H                             r/w          CF            11001111         00000000
                  MAG_SI_ZZ_L                             r/w          D0           11010000          00000000
                  MAG_SI_ZZ_H                             r/w          D1           11010001          00111100
                  MAG_CFG_A                               r/w          D4           11010100          00000101
                  MAG_CFG_B                               r/w          D5           11010101          00000010




                  The table given below provides a list of the registers for the embedded advanced features page 1. These
                  registers are accessible when PAGE_SEL[3:0] are set to 0001 in PAGE_SEL (02h).


                                    Table 260. Register address map - embedded advanced features page 1

                                                                               Register address
                  Name                                          Type                                     Default       Comment
                                                                             Hex         Binary

                  FSM_LC_TIMEOUT_L                              r/w          7A         01111010        00000000
                  FSM_LC_TIMEOUT_H                              r/w          7B         01111011        00000000
                  FSM_PROGRAMS                                  r/w          7C         01111100        00000000




DS12140 - Rev 2                                                                                                          page 124/172
                                                                                                                         LSM6DSO
                                                                                                      Embedded advanced features pages




                                                                              Register address
                  Name                                          Type                                         Default       Comment
                                                                           Hex         Binary

                  FSM_START_ADD_L                                r/w       7E         01111110               00000000
                  FSM_START_ADD_H                                r/w       7F         01111111               00000000
                  PEDO_CMD_REG                                   r/w        83        10000011               00000000
                  PEDO_DEB_STEPS_CONF                            r/w        84        10000100               00001010
                  PEDO_SC_DELTAT_L                               r/w       D0         11010000               00000000
                  PEDO_SC_DELTAT_H                               r/w       D1         11010001               00000000




                  Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to
                  the device.
                  The content of the registers that are loaded at boot should not be changed. They contain the factory calibration
                  values. Their content is automatically restored when the device is powered up.
                  Write procedure example:
                  Example: write value 06h register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1



                  1. Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)              // Enable access to embedded functions registers
                  2. Write bit PAGE_WRITE = 1 in PAGE_RW (17h) register              // Select write operation mode
                  3. Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)    // Select page 1
                  4. Write 84h in PAGE_ADDR register (08h)                           // Set address
                  5. Write 06h in PAGE_DATA register (09h)                           // Set value to be written
                  6. Write bit PAGE_WRITE = 0 in PAGE_RW (17h) register              // Write operation disabled
                  7. Write bit FUNC_CFG_EN = 0 in FUNC_CFG_ACCESS (01h)              // Disable access to embedded functions registers




                  Read procedure example:
                  Example: read value of register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1



                  1. Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)              // Enable access to embedded functions registers
                  2. Write bit PAGE_READ = 1 in PAGE_RW (17h) register               // Select read operation mode
                  3. Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)    // Select page 1
                  4. Write 84h in PAGE_ADDR register (08h)                           // Set address
                  5. Read value of PAGE_DATA register (09h)                          // Get register value
                  6. Write bit PAGE_READ = 0 in PAGE_RW (17h) register               // Read operation disabled
                  7. Write bit FUNC_CFG_EN = 0 in FUNC_CFG_ACCESS (01h)              // Disable access to embedded functions registers




Note:             Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7
                  of both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple
                  operations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations
                  involve consecutive registers, only step 5 can be performed.




DS12140 - Rev 2                                                                                                              page 125/172
                                                                                                                            LSM6DSO
                                                                                       Embedded advanced features register description




13                Embedded advanced features register description



13.1              Page 0 - Embedded advanced features registers


13.1.1            MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)
                  External magnetometer sensitivity value register (r/w) for the Finite State Machine
                  This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The
                  register value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5
                  exponent bits; F: 10 fraction bits).
                  Default value of MAG_SENS[15:0] is 0x1624, corresponding to 0.0015 gauss/LSB.


                                                      Table 261. MAG_SENSITIVITY_L register

                      MAG_          MAG_           MAG_           MAG_            MAG_            MAG_              MAG_      MAG_
                     SENS_7        SENS_6         SENS_5         SENS_4          SENS_3          SENS_2            SENS_1    SENS_0




                                               Table 262. MAG_SENSITIVITY_L register description

                  MAG_SENS_[7:0]            External magnetometer sensitivity (LSbyte). Default value: 00100100




                                                      Table 263. MAG_SENSITIVITY_H register

                     MAG_          MAG_           MAG_            MAG_            MAG_           MAG_               MAG_      MAG_
                    SENS_15       SENS_14        SENS_13         SENS_12         SENS_11        SENS_10            SENS_9    SENS_8




                                               Table 264. MAG_SENSITIVITY_H register description

                  MAG_SENS_[15:8]            External magnetometer sensitivity (MSbyte). Default value: 00010110




DS12140 - Rev 2                                                                                                              page 126/172
                                                                                                                           LSM6DSO
                                                                                         Page 0 - Embedded advanced features registers




13.1.2            MAG_OFFX_L (C0h) and MAG_OFFX_H (C1h)
                  Offset for X-axis hard-iron compensation register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                         Table 265. MAG_OFFX_L register

                   MAG_OFFX_7    MAG_OFFX_6    MAG_OFFX_5     MAG_OFFX_4      MAG_OFFX_3      MAG_OFFX_2      MAG_OFFX_1   MAG_OFFX_0




                                                  Table 266. MAG_OFFX_L register description

                  MAG_OFFX_[7:0]         Offset for X-axis hard-iron compensation (LSbyte). Default value: 00000000




                                                         Table 267. MAG_OFFX_H register
                   MAG_OFFX_15   MAG_OFFX_14   MAG_OFFX_13     MAG_OFFX_12    MAG_OFFX_11     MAG_OFFX_10     MAG_OFFX_9    MAG_OFFX_8




                                                  Table 268. MAG_OFFX_H register description

                  MAG_OFFX_[15:8]         Offset for X-axis hard-iron compensation (MSbyte). Default value: 00000000

13.1.3            MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h)
                  Offset for Y-axis hard-iron compensation register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                         Table 269. MAG_OFFY_L register

                   MAG_OFFY_7    MAG_OFFY_6    MAG_OFFY_5     MAG_OFFY_4      MAG_OFFY_3      MAG_OFFY_2      MAG_OFFY_1   MAG_OFFY_0




                                                  Table 270. MAG_OFFY_L register description

                  MAG_OFFY_[7:0]         Offset for Y-axis hard-iron compensation (LSbyte). Default value: 00000000




                                                         Table 271. MAG_OFFY_H register
                   MAG_OFFY_15   MAG_OFFY_14   MAG_OFFY_13     MAG_OFFY_12    MAG_OFFY_11     MAG_OFFY_10     MAG_OFFY_9    MAG_OFFY_8




                                                  Table 272. MAG_OFFY_H register description

                  MAG_OFFY_[15:8]         Offset for Y-axis hard-iron compensation (MSbyte). Default value: 00000000




DS12140 - Rev 2                                                                                                              page 127/172
                                                                                                                                LSM6DSO
                                                                                            Page 0 - Embedded advanced features registers




13.1.4            MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h)
                  Offset for Z-axis hard-iron compensation register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                           Table 273. MAG_OFFZ_L register

                   MAG_OFFZ_7     MAG_OFFZ_6     MAG_OFFZ_5      MAG_OFFZ_4      MAG_OFFZ_3      MAG_OFFZ_2      MAG_OFFZ_1     MAG_OFFZ_0




                                                    Table 274. MAG_OFFZ_L register description

                     MAG_OFFZ_[7:0]                    Offset for Z-axis hard-iron compensation (LSbyte). Default value: 00000000




                                                           Table 275. MAG_OFFZ_H register
                   MAG_OFFZ_15    MAG_OFFZ_14    MAG_OFFZ_13     MAG_OFFZ_12     MAG_OFFZ_11     MAG_OFFZ_10      MAG_OFFZ_9     MAG_OFFZ_8




                                                    Table 276. MAG_OFFZ_H register description

                  MAG_OFFZ_[15:8]          Offset for Z-axis hard-iron compensation (MSbyte). Default value: 00000000

13.1.5            MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                           Table 277. MAG_SI_XX_L register

                  MAG_SI_XX_7     MAG_SI_XX_6    MAG_SI_XX_5    MAG_SI_XX_4      MAG_SI_XX_3     MAG_SI_XX_2     MAG_SI_XX_1    MAG_SI_XX_0




                                                    Table 278. MAG_SI_XX_L register description

                  MAG_SI_XX_[7:0]          Soft-iron correction row1 col1 coefficient (LSbyte). Default value: 00000000




                                                           Table 279. MAG_SI_XX_H register
                   MAG_SI_XX_15   MAG_SI_XX_14   MAG_SI_XX_13    MAG_SI_XX_12    MAG_SI_XX_11    MAG_SI_XX_10     MAG_SI_XX_9   MAG_SI_XX_8




                                                    Table 280. MAG_SI_XX_H register description

                  MAG_SI_XX_[15:8]          Soft-iron correction row1 col1 coefficient (MSbyte). Default value: 00111100




DS12140 - Rev 2                                                                                                                     page 128/172
                                                                                                                               LSM6DSO
                                                                                           Page 0 - Embedded advanced features registers




13.1.6            MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                           Table 281. MAG_SI_XY_L register

                  MAG_SI_XY_7     MAG_SI_XY_6    MAG_SI_XY_5    MAG_SI_XY_4     MAG_SI_XY_3     MAG_SI_XY_2      MAG_SI_XY_1     MAG_SI_XY_0




                                                    Table 282. MAG_SI_XY_L register description

                  MAG_SI_XY_[7:0]      Soft-iron correction row1 col2 (and row2 col1) coefficient (LSbyte). Default value: 00000000




                                                           Table 283. MAG_SI_XY_H register
                   MAG_SI_XY_15   MAG_SI_XY_14   MAG_SI_XY_13   MAG_SI_XY_12     MAG_SI_XY_11    MAG_SI_XY_10    MAG_SI_XY_9      MAG_SI_XY_8




                                                   Table 284. MAG_SI_XY_H register description

                  MAG_SI_XY_[15:8]      Soft-iron correction row1 col2 (and row2 col1) coefficient (MSbyte). Default value: 00000000

13.1.7            MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                           Table 285. MAG_SI_XZ_L register

                   MAG_SI_XZ_7    MAG_SI_XZ_6    MAG_SI_XZ_5    MAG_SI_XZ_4     MAG_SI_XZ_3      MAG_SI_XZ_2     MAG_SI_XZ_1     MAG_SI_XZ_0




                                                    Table 286. MAG_SI_XZ_L register description

                  MAG_SI_XZ_[7:0]      Soft-iron correction row1 col3 (and row3 col1) coefficient (LSbyte). Default value: 00000000




                                                           Table 287. MAG_SI_XZ_H register
                   MAG_SI_XZ_15   MAG_SI_XZ_14   MAG_SI_XZ_13    MAG_SI_XZ_12    MAG_SI_XZ_11    MAG_SI_XZ_10    MAG_SI_XZ_9      MAG_SI_XZ_8




                                                    Table 288. MAG_SI_XZ_H register description

                  MAG_SI_XZ_[15:8]      Soft-iron correction row1 col3 (and row3 col1) coefficient (MSbyte). Default value: 00000000




DS12140 - Rev 2                                                                                                                       page 129/172
                                                                                                                                  LSM6DSO
                                                                                              Page 0 - Embedded advanced features registers




13.1.8            MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                             Table 289. MAG_SI_YY_L register

                  MAG_SI_YY_7     MAG_SI_YY_6     MAG_SI_YY_5      MAG_SI_YY_4     MAG_SI_YY_3     MAG_SI_YY_2      MAG_SI_YY_1   MAG_SI_YY_0




                                                      Table 290. MAG_SI_YY_L register description

                  MAG_SI_YY_[7:0]          Soft-iron correction row2 col2 coefficient (LSbyte). Default value: 00000000




                                                             Table 291. MAG_SI_YY_H register
                   MAG_SI_YY_15   MAG_SI_YY_14     MAG_SI_YY_13    MAG_SI_YY_12    MAG_SI_YY_11     MAG_SI_YY_10    MAG_SI_YY_9   MAG_SI_YY_8




                                                      Table 292. MAG_SI_YY_H register description

                  MAG_SI_YY_[15:8]          Soft-iron correction row2 col2 coefficient (MSbyte). Default value: 00111100

13.1.9            MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                             Table 293. MAG_SI_YZ_L register

                   MAG_SI_YZ_7    MAG_SI_YZ_6     MAG_SI_YZ_5      MAG_SI_YZ_4     MAG_SI_YZ_3     MAG_SI_YZ_2      MAG_SI_YZ_1   MAG_SI_YZ_0




                                                      Table 294. MAG_SI_YZ_L register description

                                             Soft-iron correction row2 col3 (and row3 col2) coefficient (LSbyte).
                  MAG_SI_YZ_[7:0]
                                             Default value: 00000000




                                                             Table 295. MAG_SI_YZ_H register
                   MAG_SI_YZ_15   MAG_SI_YZ_14     MAG_SI_YZ_13    MAG_SI_YZ_12    MAG_SI_YZ_11     MAG_SI_YZ_10    MAG_SI_YZ_9   MAG_SI_YZ_8




                                                      Table 296. MAG_SI_YZ_H register description

                                                 Soft-iron correction row2 col3 (and row3 col2) coefficient (MSbyte).
                  MAG_SI_YZ_[15:8]
                                                 Default value: 00000000




DS12140 - Rev 2                                                                                                                     page 130/172
                                                                                                                                LSM6DSO
                                                                                            Page 0 - Embedded advanced features registers




13.1.10           MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h)
                  Soft-iron (3x3 symmetric) matrix correction register (r/w)
                  The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent
                  bits; F: 10 fraction bits).


                                                           Table 297. MAG_SI_ZZ_L register

                   MAG_SI_ZZ_7    MAG_SI_ZZ_6    MAG_SI_ZZ_5     MAG_SI_ZZ_4     MAG_SI_ZZ_3     MAG_SI_ZZ_2     MAG_SI_ZZ_1    MAG_SI_ZZ_0




                                                    Table 298. MAG_SI_ZZ_L register description

                  MAG_SI_ZZ_[7:0]          Soft-iron correction row3 col3 coefficient (LSbyte). Default value: 00000000




                                                           Table 299. MAG_SI_ZZ_H register
                   MAG_SI_ZZ_15   MAG_SI_ZZ_14   MAG_SI_ZZ_13    MAG_SI_ZZ_12    MAG_SI_ZZ_11    MAG_SI_ZZ_10     MAG_SI_ZZ_9    MAG_SI_ZZ_8




                                                    Table 300. MAG_SI_ZZ_H register description

                  MAG_SI_ZZ_[15:8]          Soft-iron correction row3 col3 coefficient (MSbyte). Default value: 00111100




DS12140 - Rev 2                                                                                                                   page 131/172
                                                                                                                                  LSM6DSO
                                                                                                   Page 0 - Embedded advanced features registers




13.1.11           MAG_CFG_A (D4h)
                  External magnetometer coordinates (Y and Z axes) rotation register (r/w)


                                                                  Table 301. MAG_CFG_A register

                                      MAG_Y_            MAG_Y_         MAG_Y_                            MAG_Z_        MAG_Z_        MAG_Z_
                        0(1)                                                                0(1)
                                       AXIS2             AXIS1          AXIS0                             AXIS2         AXIS1         AXIS0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                                 Table 302. MAG_CFG_A description

                                         Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
                                         (000: Y = Y; (default)
                                         001: Y = -Y;
                                         010: Y = X;
                  MAG_Y_AXIS[2:0]
                                         011: Y = -X;
                                         100: Y = -Z;
                                         101: Y = Z;
                                         Others: Y = Y)
                                         Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
                                         (000: Z = Y;
                                         001: Z = -Y;
                                         010: Z = X;
                  MAG_Z_AXIS[2:0]
                                         011: Z = -X;
                                         100: Z = -Z;
                                         101: Z = Z; (default)
                                         Others: Z = Y)

13.1.12           MAG_CFG_B (D5h)
                  External magnetometer coordinates (X-axis) rotation register (r/w).


                                                                  Table 303. MAG_CFG_B register

                                                                                                         MAG_X_        MAG_X_        MAG_X_
                        0(1)             0(1)             0(1)             0(1)             0(1)
                                                                                                          AXIS2         AXIS1         AXIS0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                                 Table 304. MAG_CFG_B description

                                         Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
                                         (000: X = Y;
                                         001: X = -Y;
                                         010: X = X; (default)
                  MAG_X_AXIS[2:0]
                                         011: X = -X;
                                         100: X = -Z;
                                         101: X = Z;
                                         Others: X = Y)




DS12140 - Rev 2                                                                                                                      page 132/172
                                                                                                                         LSM6DSO
                                                                                       Page 1 - Embedded advanced features registers




13.2              Page 1 - Embedded advanced features registers

13.2.1            FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)
                  FSM long counter timeout register (r/w)
                  The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reaches
                  this value, the FSM generates an interrupt.


                                                     Table 305. FSM_LC_TIMEOUT_L register

                    FSM_LC_       FSM_LC_       FSM_LC_        FSM_LC_        FSM_LC_        FSM_LC_         FSM_LC_      FSM_LC_
                    TIMEOUT7      TIMEOUT6      TIMEOUT5       TIMEOUT4       TIMEOUT3       TIMEOUT2        TIMEOUT1     TIMEOUT0




                                              Table 306. FSM_LC_TIMEOUT_L register description

                  FSM_LC_TIMEOUT[7:0]             FSM long counter timeout value (LSbyte). Default value: 00000000




                                                     Table 307. FSM_LC_TIMEOUT_H register

                    FSM_LC_        FSM_LC_       FSM_LC_        FSM_LC_         FSM_LC_         FSM_LC_       FSM_LC_     FSM_LC_
                   TIMEOUT15      TIMEOUT14     TIMEOUT13      TIMEOUT12       TIMEOUT11       TIMEOUT10      TIMEOUT9    TIMEOUT8




                                              Table 308. FSM_LC_TIMEOUT_H register description

                  FSM_LC_TIMEOUT[15:8]             FSM long counter timeout value (MSbyte). Default value: 00000000

13.2.2            FSM_PROGRAMS (7Ch)
                  FSM number of programs register (r/w)


                                                       Table 309. FSM_PROGRAMS register

                     FSM_N_        FSM_N_        FSM_N_         FSM_N_         FSM_N_          FSM_N_         FSM_N_      FSM_N_
                     PROG7         PROG6         PROG5          PROG4          PROG3           PROG2          PROG1       PROG0




                                                Table 310. FSM_PROGRAMS register description

                                                Number of FSM programs; must be less than or equal to 16.
                  FSM_N_PROG[7:0]
                                                Default value: 00000000




DS12140 - Rev 2                                                                                                           page 133/172
                                                                                                                                LSM6DSO
                                                                                                 Page 1 - Embedded advanced features registers




13.2.3            FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)
                  FSM start address register (r/w). First available address is 0x033C.


                                                            Table 311. FSM_START_ADD_L register

                      FSM_             FSM_             FSM_             FSM_                FSM_       FSM_           FSM_         FSM_
                     START7           START6           START5           START4              START3     START2         START1       START0




                                                    Table 312. FSM_START_ADD_L register description

                  FSM_START[7:0]                   FSM start address value (LSbyte). Default value: 00000000




                                                            Table 313. FSM_START_ADD_H register

                      FSM_             FSM_            FSM_             FSM_             FSM_           FSM_           FSM_         FSM_
                     START15          START14         START13          START12          START11        START10        START9       START8




                                                    Table 314. FSM_START_ADD_H register description

                  FSM_START[15:8]                   FSM start address value (MSbyte). Default value: 00000000

13.2.4            PEDO_CMD_REG (83h)
                  Pedometer configuration register (r/w)


                                                                 Table 315. PEDO_CMD_REG register

                                                                                                         FP_
                                                                                        CARRY_                                      AD_
                        0(1)             0(1)             0(1)             0(1)                      REJECTION_          0(1)
                                                                                       COUNT_EN                                    DET_EN
                                                                                                          EN

                  1. This bit must be set to '0' for the correct operation of the device.


                                                      Table 316. PEDO_CMD_REG register description

                  CARRY_COUNT_EN                     Set when user wants to generate interrupt only on count overflow event.

                  FP_REJECTION_EN(1)                 Enables the false-positive rejection feature.

                  AD_DET_EN(2)                       Enables the advanced detection feature.

                  1. This bit is effective if the PEDO_ADV_EN bit of EMB_FUNC_EN_B (05h) is set to 1.
                  2. This bit is effective if both the FP_REJECTION_EN bit in PEDO_CMD_REG (83h) register and the PEDO_ADV_EN bit of
                     EMB_FUNC_EN_B (05h) are set to 1.




DS12140 - Rev 2                                                                                                                    page 134/172
                                                                                                                          LSM6DSO
                                                                                           Page 1 - Embedded advanced features registers




13.2.5            PEDO_DEB_STEPS_CONF (84h)
                  Pedometer debounce configuration register (r/w)


                                                   Table 317. PEDO_DEB_STEPS_CONF register

                      DEB_          DEB_           DEB_           DEB_            DEB_            DEB_          DEB_           DEB_
                      STEP7         STEP6          STEP5          STEP4           STEP3           STEP2         STEP1          STEP0




                                             Table 318. PEDO_DEB_STEPS_CONF register description

                                      Debounce threshold. Minimum number of steps to increment the step counter (debounce).
                  DEB_STEP[7:0]
                                      Default value: 00001010

13.2.6            PEDO_SC_DELTAT_L (D0h) & PEDO_SC_DELTAT_H (D1h)
                  Time period register for step detection on delta time (r/w)




                                                      Table 319. PEDO_SC_DELTAT_L register

                    PD_SC_7        PD_SC_6        PD_SC_5        PD_SC_4        PD_SC_3          PD_SC_2       PD_SC_1        PD_SC_0




                                                      Table 320. PEDO_SC_DELTAT_H register

                    PD_SC_15      PD_SC_14       PD_SC_13       PD_SC_12        PD_SC_11        PD_SC_10       PD_SC_9        PD_SC_8




                                              Table 321. PEDO_SC_DELTAT_H/L register description

                  PD_SC_[15:0]                         Time period value (1LSB = 6.4 ms)




DS12140 - Rev 2                                                                                                               page 135/172
                                                                                                                       LSM6DSO
                                                                                                         Sensor hub register mapping




14                Sensor hub register mapping

                  The table given below provides a list of the registers for the sensor hub functions available in the device and the
                  corresponding addresses. The sensor hub registers are accessible when bit SHUB_REG_ACCESS is set to '1' in
                  FUNC_CFG_ACCESS (01h).


                                             Table 322. Register address map - sensor hub registers

                                                                         Register address
                  Name                                 Type                                          Default           Comment
                                                                   Hex             Binary

                  SENSOR_HUB_1                           r         02             00000010            output

                  SENSOR_HUB_2                           r         03             00000011            output

                  SENSOR_HUB_3                           r         04             00000100            output

                  SENSOR_HUB_4                           r         05             00000101            output

                  SENSOR_HUB_5                           r         06             00000110            output

                  SENSOR_HUB_6                           r         07             00000111            output

                  SENSOR_HUB_7                           r         08             00001000            output

                  SENSOR_HUB_8                           r         09             00001001            output

                  SENSOR_HUB_9                           r         0A             00001010            output

                  SENSOR_HUB_10                          r         0B             00001011            output

                  SENSOR_HUB_11                          r         0C             00001100            output

                  SENSOR_HUB_12                          r         0D             00001101            output

                  SENSOR_HUB_13                          r         0E             00001110            output

                  SENSOR_HUB_14                          r         0F             00001111            output

                  SENSOR_HUB_15                          r         10             00010000            output

                  SENSOR_HUB_16                          r         11             00010001            output

                  SENSOR_HUB_17                          r         12             00010010            output

                  SENSOR_HUB_18                          r         13             00010011            output

                  MASTER_CONFIG                         rw         14             00010100          00000000

                  SLV0_ADD                              rw         15             00010101          00000000

                  SLV0_SUBADD                           rw         16             00010110          00000000

                  SLV0_CONFIG                           rw         17             0001 0111         00000000

                  SLV1_ADD                              rw         18             00011000          00000000

                  SLV1_SUBADD                           rw         19             00011001          00000000

                  SLV1_CONFIG                           rw         1A             00011010          00000000

                  SLV2_ADD                              rw         1B             00011011          00000000

                  SLV2_SUBADD                           rw         1C             00011100          00000000

                  SLV2_CONFIG                           rw         1D             00011101          00000000

                  SLV3_ADD                              rw         1E             00011110          00000000

                  SLV3_SUBADD                           rw         1F             00011111          00000000

                  SLV3_CONFIG                           rw         20             00100000          00000000

                  DATAWRITE_SLV0                        rw         21             00100001          00000000

                  STATUS_MASTER                          r         22             00100010            output




DS12140 - Rev 2                                                                                                           page 136/172
                                                                                                                    LSM6DSO
                                                                                                      Sensor hub register mapping




                  Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to
                  the device.
                  The content of the registers that are loaded at boot should not be changed. They contain the factory calibration
                  values. Their content is automatically restored when the device is powered up.




DS12140 - Rev 2                                                                                                        page 137/172
                                                                                                                          LSM6DSO
                                                                                                          Sensor hub register description




15                Sensor hub register description



15.1              SENSOR_HUB_1 (02h)
                  Sensor hub output register (r)
                  First byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 323. SENSOR_HUB_1 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor         Sensor        Sensor
                     Hub1_7         Hub1_6       Hub1_5         Hub1_4           Hub1_3          Hub1_2         Hub1_1        Hub1_0




                                                Table 324. SENSOR_HUB_1 register description

                  SensorHub1[7:0]                    First byte associated to external sensors


15.2              SENSOR_HUB_2 (03h)
                  Sensor hub output register (r)
                  Second byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 325. SENSOR_HUB_2 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor         Sensor        Sensor
                     Hub2_7         Hub2_6       Hub2_5         Hub2_4           Hub2_3          Hub2_2         Hub2_1        Hub2_0




                                                Table 326. SENSOR_HUB_2 register description

                  SensorHub2[7:0]                  Second byte associated to external sensors


15.3              SENSOR_HUB_3 (04h)
                  Sensor hub output register (r)
                  Third byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 327. SENSOR_HUB_3 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor         Sensor        Sensor
                     Hub3_7         Hub3_6       Hub3_5         Hub3_4           Hub3_3          Hub3_2         Hub3_1        Hub3_0




                                                Table 328. SENSOR_HUB_3 register description

                  SensorHub3[7:0]                   Third byte associated to external sensors




DS12140 - Rev 2                                                                                                               page 138/172
                                                                                                                   LSM6DSO
                                                                                                            SENSOR_HUB_4 (05h)




15.4              SENSOR_HUB_4 (05h)
                  Sensor hub output register (r)
                  Fourth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 329. SENSOR_HUB_4 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor   Sensor       Sensor
                     Hub4_7         Hub4_6       Hub4_5         Hub4_4           Hub4_3          Hub4_2   Hub4_1       Hub4_0




                                                Table 330. SENSOR_HUB_4 register description

                  SensorHub4[7:0]                   Fourth byte associated to external sensors


15.5              SENSOR_HUB_5 (06h)
                  Sensor hub output register (r)
                  Fifth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 331. SENSOR_HUB_5 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor   Sensor       Sensor
                     Hub5_7         Hub5_6       Hub5_5         Hub5_4           Hub5_3          Hub5_2   Hub5_1       Hub5_0




                                                Table 332. SENSOR_HUB_5 register description

                  SensorHub5[7:0]                    Fifth byte associated to external sensors


15.6              SENSOR_HUB_6 (07h)
                  Sensor hub output register (r)
                  Sixth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                       Table 333. SENSOR_HUB_6 register

                     Sensor         Sensor       Sensor         Sensor           Sensor          Sensor   Sensor       Sensor
                     Hub6_7         Hub6_6       Hub6_5         Hub6_4           Hub6_3          Hub6_2   Hub6_1       Hub6_0




                                                Table 334. SENSOR_HUB_6 register description

                  SensorHub6[7:0]                   Sixth byte associated to external sensors




DS12140 - Rev 2                                                                                                        page 139/172
                                                                                                                   LSM6DSO
                                                                                                           SENSOR_HUB_7 (08h)




15.7              SENSOR_HUB_7 (08h)
                  Sensor hub output register (r)
                  Seventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 335. SENSOR_HUB_7 register

                     Sensor         Sensor       Sensor         Sensor          Sensor          Sensor   Sensor        Sensor
                     Hub7_7         Hub7_6       Hub7_5         Hub7_4          Hub7_3          Hub7_2   Hub7_1        Hub7_0




                                                Table 336. SENSOR_HUB_7 register description

                  SensorHub7[7:0]                 Seventh byte associated to external sensors


15.8              SENSOR_HUB_8 (09h)
                  Sensor hub output register (r)
                  Eighth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 337. SENSOR_HUB_8 register

                     Sensor         Sensor       Sensor         Sensor          Sensor          Sensor   Sensor        Sensor
                     Hub8_7         Hub8_6       Hub8_5         Hub8_4          Hub8_3          Hub8_2   Hub8_1        Hub8_0




                                                Table 338. SENSOR_HUB_8 register description

                  SensorHub8[7:0]                  Eighth byte associated to external sensors


15.9              SENSOR_HUB_9 (0Ah)
                  Sensor hub output register (r)
                  Ninth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 339. SENSOR_HUB_9 register

                     Sensor         Sensor       Sensor         Sensor          Sensor          Sensor   Sensor        Sensor
                     Hub9_7         Hub9_6       Hub9_5         Hub9_4          Hub9_3          Hub9_2   Hub9_1        Hub9_0




                                                Table 340. SENSOR_HUB_9 register description

                  SensorHub9[7:0]                   Ninth byte associated to external sensors




DS12140 - Rev 2                                                                                                       page 140/172
                                                                                                                       LSM6DSO
                                                                                                              SENSOR_HUB_10 (0Bh)




15.10             SENSOR_HUB_10 (0Bh)
                  Sensor hub output register (r)
                  Tenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 341. SENSOR_HUB_10 register

                     Sensor           Sensor     Sensor          Sensor          Sensor            Sensor     Sensor     Sensor
                    Hub10_7          Hub10_6    Hub10_5         Hub10_4         Hub10_3           Hub10_2    Hub10_1    Hub10_0




                                                Table 342. SENSOR_HUB_10 register description

                  SensorHub10[7:0]                    Tenth byte associated to external sensors


15.11             SENSOR_HUB_11 (0Ch)
                  Sensor hub output register (r)
                  Eleventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 343. SENSOR_HUB_11 register

                      Sensor          Sensor     Sensor          Sensor          Sensor             Sensor    Sensor     Sensor
                     Hub11_7         Hub11_6    Hub11_5         Hub11_4         Hub11_3            Hub11_2   Hub11_1    Hub11_0




                                                Table 344. SENSOR_HUB_11 register description

                  SensorHub11[7:0]                  Eleventh byte associated to external sensors


15.12             SENSOR_HUB_12 (0Dh)
                  Sensor hub output register (r)
                  Twelfth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 345. SENSOR_HUB_12 register

                     Sensor           Sensor     Sensor          Sensor          Sensor            Sensor     Sensor     Sensor
                    Hub12_7          Hub12_6    Hub12_5         Hub12_4         Hub12_3           Hub12_2    Hub12_1    Hub12_0




                                                Table 346. SENSOR_HUB_12 register description

                  SensorHub12[7:0]                   Twelfth byte associated to external sensors




DS12140 - Rev 2                                                                                                         page 141/172
                                                                                                                    LSM6DSO
                                                                                                           SENSOR_HUB_13 (0Eh)




15.13             SENSOR_HUB_13 (0Eh)
                  Sensor hub output register (r)
                  Thirteenth byte associated to external sensors. The content of the register is consistent with the
                  SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 347. SENSOR_HUB_13 register

                     Sensor           Sensor     Sensor          Sensor          Sensor          Sensor    Sensor       Sensor
                    Hub13_7          Hub13_6    Hub13_5         Hub13_4         Hub13_3         Hub13_2   Hub13_1      Hub13_0




                                                Table 348. SENSOR_HUB_13 register description

                  SensorHub13[7:0]                 Thirteenth byte associated to external sensors


15.14             SENSOR_HUB_14 (0Fh)
                  Sensor hub output register (r)
                  Fourteenth byte associated to external sensors. The content of the register is consistent with the
                  SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 349. SENSOR_HUB_14 register

                     Sensor           Sensor     Sensor          Sensor          Sensor          Sensor    Sensor       Sensor
                    Hub14_7          Hub14_6    Hub14_5         Hub14_4         Hub14_3         Hub14_2   Hub14_1      Hub14_0




                                                Table 350. SENSOR_HUB_14 register description

                  SensorHub14[7:0]                 Fourteenth byte associated to external sensors


15.15             SENSOR_HUB_15 (10h)
                  Sensor hub output register (r)
                  Fifteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 351. SENSOR_HUB_15 register

                     Sensor           Sensor     Sensor          Sensor          Sensor          Sensor    Sensor       Sensor
                    Hub15_7          Hub15_6    Hub15_5         Hub15_4         Hub15_3         Hub15_2   Hub15_1      Hub15_0




                                                Table 352. SENSOR_HUB_15 register description

                  SensorHub15[7:0]                  Fifteenth byte associated to external sensors




DS12140 - Rev 2                                                                                                        page 142/172
                                                                                                                    LSM6DSO
                                                                                                           SENSOR_HUB_16 (11h)




15.16             SENSOR_HUB_16 (11h)
                  Sensor hub output register (r)
                  Sixteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG
                  number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 353. SENSOR_HUB_16 register

                     Sensor           Sensor      Sensor         Sensor          Sensor          Sensor    Sensor        Sensor
                    Hub16_7          Hub16_6     Hub16_5        Hub16_4         Hub16_3         Hub16_2   Hub16_1       Hub16_0




                                                Table 354. SENSOR_HUB_16 register description

                  SensorHub16[7:0]                  Sixteenth byte associated to external sensors


15.17             SENSOR_HUB_17 (12h)
                  Sensor hub output register (r)
                  Seventeenth byte associated to external sensors. The content of the register is consistent with the
                  SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 355. SENSOR_HUB_17 register

                     Sensor           Sensor      Sensor         Sensor          Sensor          Sensor    Sensor        Sensor
                    Hub17_7          Hub17_6     Hub17_5        Hub17_4         Hub17_3         Hub17_2   Hub17_1       Hub17_7




                                                Table 356. SENSOR_HUB_17 register description

                  SensorHub17[7:0]                Seventeenth byte associated to external sensors


15.18             SENSOR_HUB_18 (13h)
                  Sensor hub output register (r)
                  Eighteenth byte associated to external sensors. The content of the register is consistent with the
                  SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).


                                                      Table 357. SENSOR_HUB_17 register

                     Sensor           Sensor      Sensor         Sensor          Sensor          Sensor    Sensor        Sensor
                    Hub18_7          Hub18_6     Hub18_5        Hub18_4         Hub18_3         Hub18_2   Hub18_1       Hub18_0




                                                Table 358. SENSOR_HUB_17 register description

                  SensorHub18[7:0]                 Eighteenth byte associated to external sensors




DS12140 - Rev 2                                                                                                         page 143/172
                                                                                                                                              LSM6DSO
                                                                                                                                    MASTER_CONFIG (14h)




15.19             MASTER_CONFIG (14h)
                  Master configuration register (r/w)


                                                             Table 359. MASTER_CONFIG register

                                                                            PASS_
                   RST_MASTER        WRITE_           START_                                 SHUB_                               AUX_               AUX_
                                                                        THROUGH                            MASTER_ON
                     _REGS           ONCE             CONFIG                                 PU_EN                             SENS_ON1           SENS_ON0
                                                                         _MODE




                                                    Table 360. MASTER_CONFIG register description

                  RST_MASTER_REGS              Reset Master logic and output registers. Must be set to ‘1’ and then set it to ‘0’. Default value: 0

                                               Slave 0 write operation is performed only at the first sensor hub cycle. Default value: 0
                  WRITE_ONCE                   (0: write operation for each sensor hub cycle;
                                               1: write operation only for the first sensor hub cycle)

                                               Sensor hub trigger signal selection. Default value: 0
                  START_CONFIG                 (0: sensor hub trigger signal is the accelerometer/gyro data-ready;
                                               1: sensor hub trigger signal external from INT2 pin)

                                               I²C interface pass-through. Default value: 0
                  PASS_THROUGH_MODE            (0: pass-through disabled;
                                               1: pass-through enabled, main I²C line is short-circuited with the auxiliary line)

                                               Master I²C pull-up enable. Default value: 0
                  SHUB_PU_EN                   (0: internal pull-up on auxiliary I²C line disabled;
                                               1: internal pull-up on auxiliary I²C line enabled)

                                               Sensor hub I²C master enable. Default: 0
                  MASTER_ON
                                               (0: master I²C of sensor hub disabled; 1: master I²C of sensor hub enabled)

                                               Number of external sensors to be read by the sensor hub.
                                               (00: one sensor (default);
                  AUX_SENS_ON[1:0]             01: two sensors;
                                               10: three sensors;
                                               11: four sensors)


15.20             SLV0_ADD (15h)
                  I²C slave address of the first external sensor (Sensor 1) register (r/w).


                                                                   Table 361. SLV0_ADD register

                      slave0_        slave0_            slave0_              slave0_            slave0_           slave0_            slave0_
                                                                                                                                                         rw_0
                        add6           add5               add4                 add3               add2              add1               add0




                                                          Table 362. SLV_ADD register description

                                           I²C slave address of Sensor1 that can be read by the sensor hub.
                  slave0_add[6:0]
                                           Default value: 0000000
                                           Read/write operation on Sensor 1. Default value: 0
                  rw_0
                                           (0: write operation; 1: read operation)




DS12140 - Rev 2                                                                                                                                       page 144/172
                                                                                                                                   LSM6DSO
                                                                                                                             SLV0_SUBADD (16h)




15.21             SLV0_SUBADD (16h)
                  Address of register on the first external sensor (Sensor 1) register (r/w)


                                                                 Table 363. SLV0_SUBADD register

                      slave0_          slave0_         slave0_          slave0_             slave0_       slave0_        slave0_         slave0_
                        reg7             reg6            reg5             reg4                reg3          reg2           reg1            reg0




                                                       Table 364. SLV0_SUBADD register description

                                    Address of register on Sensor1 that has to be read/written according to the rw_0 bit value in SLV0_ADD
                  slave0_reg[7:0]
                                    (15h). Default value: 00000000


15.22             SLAVE0_CONFIG (17h)
                  First external sensor (Sensor1) configuration and sensor hub settings register (r/w)


                                                                 Table 365. SLAVE0_CONFIG register

                        SHUB_          SHUB_                                          BATCH_EXT           Slave0_        Slave0_         Slave0_
                                                          0(1)             0(1)
                        ODR_1          ODR_0                                          _SENS_0_EN          numop2         numop1          numop0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                      Table 366. SLAVE0_CONFIG register description

                                          Rate at which the master communicates. Default value: 00
                                          (00: 104 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 104 Hz);
                  SHUB_ODR_[1:0]          01: 52 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 52 Hz);
                                          10: 26 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 26 Hz);
                                          11: 12.5 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 12.5 Hz)
                  BATCH_EXT_
                                          Enable FIFO batching data of first slave. Default value: 0
                  SENS_0_EN
                  Slave0_numop[2:0]       Number of read operations on Sensor 1. Default value: 000


15.23             SLV1_ADD (18h)
                  I²C slave address of the second external sensor (Sensor 2) register (r/w)


                                                                   Table 367. SLV1_ADD register

                        Slave1_         Slave1_           Slave1_           Slave1_             Slave1_        Slave1_         Slave1_
                                                                                                                                               r_1
                         add6            add5              add4              add3                add2           add1            add0




                                                          Table 368. SLV1_ADD register description

                                               I²C slave address of Sensor 2 that can be read by the sensor hub.
                  Slave1_add[6:0]
                                               Default value: 0000000
                                               Read operation on Sensor 2 enable. Default value: 0
                  r_1
                                               (0: read operation disabled; 1: read operation enabled)




DS12140 - Rev 2                                                                                                                          page 145/172
                                                                                                                                    LSM6DSO
                                                                                                                               SLV1_SUBADD (19h)




15.24             SLV1_SUBADD (19h)
                  Address of register on the second external sensor (Sensor 2) register (r/w)


                                                                  Table 369. SLV1_SUBADD register

                      Slave1_         Slave1_           Slave1_           Slave1_           Slave1_       Slave1_        Slave1_       Slave1_
                        reg7            reg6              reg5              reg4              reg3          reg2           reg1          reg0




                                                        Table 370. SLV1_SUBADD register description

                                     Address of register on Sensor 2 that has to be read/written according to the r_1 bit value in SLV1_ADD
                  Slave1_reg[7:0]
                                     (18h).


15.25             SLAVE1_CONFIG (1Ah)
                  Second external sensor (Sensor 2) configuration register (r/w)


                                                                 Table 371. SLAVE1_CONFIG register

                                                                                        BATCH_EXT_        Slave1_         Slave1_      Slave1_
                        0(1)             0(1)             0(1)               0(1)
                                                                                        SENS_1_EN         numop2          numop1       numop0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                       Table 372. SLAVE1_CONFIG register description

                  BATCH_EXT_SENS_1_EN                            Enable FIFO batching data of second slave. Default value: 0
                  Slave1_numop[2:0]                              Number of read operations on Sensor 2. Default value: 000


15.26             SLV2_ADD (1Bh)
                  I²C slave address of the third external sensor (Sensor 3) register (r/w)


                                                                     Table 373. SLV2_ADD register

                      Slave2_         Slave2_           Slave2_           Slave2_           Slave2_       Slave2_        Slave2_
                                                                                                                                         r_2
                       add6            add5              add4              add3              add2          add1           add0




                                                           Table 374. SLV2_ADD register description

                  Slave2_add[6:0]               I²C slave address of Sensor 3 that can be read by the sensor hub.
                                                Read operation on Sensor 3 enable. Default value: 0
                  r_2
                                                (0: read operation disabled; 1: read operation enabled)




DS12140 - Rev 2                                                                                                                        page 146/172
                                                                                                                                        LSM6DSO
                                                                                                                                  SLV2_SUBADD (1Ch)




15.27             SLV2_SUBADD (1Ch)
                  Address of register on the third external sensor (Sensor 3) register (r/w)


                                                                 Table 375. SLV2_SUBADD register

                      Slave2_         Slave2_           Slave2_           Slave2_           Slave2_        Slave2_            Slave2_     Slave2_
                        reg7            reg6              reg5              reg4              reg3           reg2               reg1        reg0




                                                        Table 376. SLV2_SUBADD register description

                                     Address of register on Sensor 3 that has to be read/written according to the r_2 bit value in SLV2_ADD
                  Slave2_reg[7:0]
                                     (1Bh).


15.28             SLAVE2_CONFIG (1Dh)
                  Third external sensor (Sensor 3) configuration register (r/w)


                                                                 Table 377. SLAVE2_CONFIG register

                                                                                        BATCH_EXT          Slave2_            Slave2_     Slave2_
                        0(1)             0(1)             0(1)               0(1)       _SENS_2_EN         numop2             numop1      numop0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                       Table 378. SLAVE2_CONFIG register description

                  BATCH_EXT_SENS_2_EN                            Enable FIFO batching data of third slave. Default value: 0
                  Slave2_numop[2:0]                              Number of read operations on Sensor 3. Default value: 000


15.29             SLV3_ADD (1Eh)
                  I²C slave address of the fourth external sensor (Sensor 4) register (r/w)


                                                                    Table 379. SLV3_ADD register

                      Slave3_         Slave3_           Slave3_           Slave3_           Slave3_        Slave3_            Slave3_
                                                                                                                                            r_3
                       add6            add5              add4              add3              add2           add1               add0




                                                           Table 380. SLV3_ADD register description

                  Slave3_add[6:0]               I²C slave address of Sensor 4 that can be read by the sensor hub.
                                                Read operation on Sensor 4 enable. Default value: 0
                  r_3
                                                (0: read operation disabled; 1: read operation enabled)




DS12140 - Rev 2                                                                                                                           page 147/172
                                                                                                                                     LSM6DSO
                                                                                                                               SLV3_SUBADD (1Fh)




15.30             SLV3_SUBADD (1Fh)
                  Address of register on the fourth external sensor (Sensor 4) register (r/w)


                                                                  Table 381. SLV3_SUBADD register

                      Slave3_         Slave3_          Slave3_            Slave3_           Slave3_       Slave3_         Slave3_      Slave3_
                        reg7            reg6             reg5               reg4              reg3          reg2            reg1         reg0




                                                       Table 382. SLV3_SUBADD register description

                  Slave3_reg[7:0]     Address of register on Sensor 4 that has to be read according to the r_3 bit value in SLV3_ADD (1Eh).


15.31             SLAVE3_CONFIG (20h)
                  Fourth external sensor (Sensor 4) configuration register (r/w)


                                                                 Table 383. SLAVE3_CONFIG register

                                                                                        BATCH_EXT          Slave3_         Slave3_      Slave3_
                        0(1)             0(1)             0(1)               0(1)
                                                                                        _SENS_3_EN         numop2          numop1       numop0

                  1. This bit must be set to ‘0’ for the correct operation of the device.


                                                      Table 384. SLAVE3_CONFIG register description

                  BATCH_EXT_SENS_3_EN                            Enable FIFO batching data of fourth slave. Default value: 0
                  Slave3_numop[2:0]                              Number of read operations on Sensor 4. Default value: 000


15.32             DATAWRITE_SLV0 (21h)
                  Data to be written into the slave device register (r/w)


                                                                 Table 385. DATAWRITE_SLV0 register

                      Slave0_         Slave0_          Slave0_            Slave0_           Slave0_       Slave0_         Slave0_      Slave0_
                      dataw7          dataw6           dataw5             dataw4            dataw3        dataw2          dataw1       dataw0




                                                     Table 386. DATAWRITE_SLV0 register description

                                          Data to be written into the slave 0 device according to the rw_0 bit in register SLV0_ADD (15h).
                  Slave0_dataw[7:0]
                                          Default value: 00000000




DS12140 - Rev 2                                                                                                                        page 148/172
                                                                                                                               LSM6DSO
                                                                                                                     STATUS_MASTER (22h)




15.33             STATUS_MASTER (22h)
                  Sensor hub source register (r)


                                                        Table 387. STATUS_MASTER register

                   WR_ONCE_        SLAVE3_         SLAVE2_        SLAVE1_         SLAVE0_                                          SENS_HUB
                                                                                                      0               0
                     DONE           NACK            NACK           NACK            NACK                                             _ENDOP




                                                   Table 388. STATUS_MASTER register description

                                       When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1, this bit is set to 1 when the
                  WR_ONCE_DONE
                                       write operation on slave 0 has been performed and completed. Default value: 0
                  SLAVE3_NACK          This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0
                  SLAVE2_NACK          This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0
                  SLAVE1_NACK          This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0
                  SLAVE0_NACK          This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0
                                       Sensor hub communication status. Default value: 0
                  SENS_HUB_ENDOP (0: sensor hub communication not concluded;
                                       1: sensor hub communication concluded)
