[   22.719855] ISP Register Monitor v1.3 initializing
[   22.719993] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   22.747590] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   22.749142] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   22.749280] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   26.842957] TX ISP driver initializing with new subdevice management system...
[   26.842970] *** Using reference driver interrupt-driven frame processing ***
[   26.842976] *** CRITICAL: REGISTERING SUBDEV PLATFORM DRIVERS FIRST ***
[   26.842981] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   26.863258] All ISP subdev platform drivers registered successfully
[   26.863271] *** SUBDEV PLATFORM DRIVERS REGISTERED - VIC/CSI/VIN/CORE DRIVERS AVAILABLE ***
[   26.863276] *** CRITICAL: INITIALIZING SUBDEVICE REGISTRY BEFORE MAIN PLATFORM DEVICE ***
[   26.863281] *** CRITICAL: Registering main platform driver ***
[   26.865703] *** Main platform driver registered successfully ***
[   26.865715] *** REFERENCE DRIVER: Subdev platform devices will be registered by tx_isp_create_graph_and_nodes ***
[   26.868158] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   26.868177] *** PROBE: ISP device allocated successfully: 81128000 ***
[   26.868193] *** PROBE: ISP device mutex and spinlock initialized ***
[   26.868201] *** PROBE: Event callback structure initialized at 0x846db980 (offset 0xc from isp_dev) ***
[   26.868211] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   26.868218] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   26.868224] *** PROBE: Platform data: c0690338 ***
[   26.868229] *** PROBE: Platform data validation passed ***
[   26.868235] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   26.868241] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   26.868247] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   26.871084] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   26.871099] *** Registering platform device 0 from platform data ***
[   26.873675] *** tx_isp_subdev_init: CALLED for device 'tx-isp-csi' ***
[   26.873690] *** tx_isp_subdev_init: pdev=c0690040, sd=8520b800, ops=c0690640 ***
[   26.873696] *** tx_isp_subdev_init: ourISPdev=81128000 ***
[   26.873703] *** tx_isp_subdev_init: ops=c0690640, ops->core=c0690670 ***
[   26.873709] *** tx_isp_subdev_init: ops->core->init=c0652ff8 ***
[   26.873716] *** tx_isp_subdev_init: Set sd->dev=c0690050, sd->pdev=c0690040 ***
[   26.873721] *** tx_isp_subdev_init: CSI subdev registered at index 0 ***
[   26.873727] tx_isp_module_init: Module initialized for tx-isp-csi
[   26.873733] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.873739] *** CSI: Skipping IRQ request - CSI uses register mapping only ***
[   26.873746] tx_isp_subdev_init: platform_get_resource returned c0690124 for device tx-isp-csi
[   26.873754] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   26.873763] isp_subdev_init_clks: Initializing 2 clocks
[   26.873779] Found clock: cgu_isp
[   26.873787] ISP clock enabled at 100MHz
[   26.873795] Found ISP clock: isp
[   26.873801] ISP core clock enabled
[   26.877637] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   26.877651] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   26.877661] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   26.877670] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   26.877682] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   26.877691] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   26.877701] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   26.877710] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   26.877723] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   26.877732] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   26.877741] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   26.877751] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   26.877760] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   26.877769] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   26.877778] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   26.877787] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   26.877797] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   26.877806] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   26.877815] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   26.877825] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   26.877834] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   26.877843] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   26.877852] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   26.877861] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   26.877871] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   26.877880] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   26.877889] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   26.877905] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   26.877914] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   26.877923] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.881169] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   26.881183] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   26.881192] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.881201] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   26.881211] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.881221] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   26.881233] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.881243] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.881252] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   26.881261] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   26.881271] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   26.881281] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   26.881290] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   26.881299] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   26.881309] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   26.881317] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   26.881327] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   26.881336] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   26.881346] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   26.881357] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   26.881366] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   26.883185] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   26.883199] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   26.883209] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   26.883218] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883227] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883237] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   26.883246] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   26.883256] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   26.883281] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   26.883291] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   26.883301] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   26.883311] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883322] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883331] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883340] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   26.883349] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883359] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.883368] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   26.883378] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   26.883387] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
p[   26.883640] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   26.883649] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883659] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883668] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883677] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   26.883687] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883696] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883705] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   26.883715] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   26.883724] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   26.883733] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   26.883743] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   26.883752] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   26.883761] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   26.883771] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   26.883780] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.883791] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   26.883800] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   26.883809] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   26.883819] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   26.883828] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   26.900612] CPM clock gates configured
[   26.900626] isp_subdev_init_clks: Successfully initialized 2 clocks
[   26.900636] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0690040, sd=8520b800, ourISPdev=81128000 ***
[   26.900644] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-csi' to ourISPdev=81128000 ***
[   26.900650] *** DEBUG: Device name comparison - checking 'tx-isp-csi' ***
[   26.900655] *** DEBUG: About to check device name matches ***
[   26.900661] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   26.900668] *** LINKED CSI device: 8520b800, regs: b0022000 ***
[   26.900675] *** CSI PROBE: Set dev_priv to csi_dev 8520b800 AFTER subdev_init ***
[   26.900681] *** CSI PROBE: Set host_priv to csi_dev 8520b800 AFTER subdev_init ***
[   26.900687] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   26.900694] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.900717] *** Platform device 0 (tx-isp-csi) registered successfully ***
[   26.900724] *** Registering platform device 1 from platform data ***
[   26.910815] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   26.910829] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   26.910835] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   26.910841] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   26.910848] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   26.910853] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   26.910859] *** VIC will operate in FULL mode with complete buffer operations ***
[   26.910865] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   26.910871] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   26.910877] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   26.910883] *** VIC PROBE: Stored vic_dev pointer 846fe000 in subdev dev_priv ***
[   26.910889] *** VIC PROBE: Set host_priv to vic_dev 846fe000 for Binary Ninja compatibility ***
[   26.910897] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   26.910904] *** tx_isp_subdev_init: pdev=c0690140, sd=846fe000, ops=c06905d0 ***
[   26.910910] *** tx_isp_subdev_init: ourISPdev=81128000 ***
[   26.910917] *** tx_isp_subdev_init: ops=c06905d0, ops->core=c06905e8 ***
[   26.910923] *** tx_isp_subdev_init: ops->core->init=c0651988 ***
[   26.910930] *** tx_isp_subdev_init: Set sd->dev=c0690150, sd->pdev=c0690140 ***
[   26.910935] *** tx_isp_subdev_init: VIC device linked and registered at index 1 ***
[   26.910941] tx_isp_module_init: Module initialized for isp-w02
[   26.910947] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.910955] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   26.910961] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   26.910971] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c065b5ac, thread=c064ec0c, flags=0x80, name=isp-w02, dev_id=81128000) ***
[   26.913397] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   26.913408] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   26.913416] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   26.913423] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   26.913431] tx_isp_subdev_init: platform_get_resource returned c0690224 for device isp-w02
[   26.913439] tx_isp_subdev_init: Memory resource found: start=0x133e0000, end=0x133effff, size=0x00010000
[   26.913449] isp_subdev_init_clks: Initializing 2 clocks
[   26.913457] Found clock: cgu_isp
[   26.913463] ISP clock enabled at 100MHz
[   26.913471] Found ISP clock: isp
[   26.913475] ISP core clock enabled
[   26.940623] CPM clock gates configured
[   26.940636] isp_subdev_init_clks: Successfully initialized 2 clocks
[   26.940646] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0690140, sd=846fe000, ourISPdev=81128000 ***
[   26.940654] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81128000 ***
[   26.940660] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   26.940665] *** DEBUG: About to check device name matches ***
[   26.940671] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   26.940677] *** DEBUG: Retrieved vic_dev from subdev data: 846fe000 ***
[   26.940683] *** DEBUG: About to set ourISPdev->vic_dev = 846fe000 ***
[   26.940688] *** DEBUG: ourISPdev before linking: 81128000 ***
[   26.940694] *** DEBUG: ourISPdev->vic_dev set to: 846fe000 ***
[   26.940700] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   26.940706] *** MAPPED secondary VIC registers: b0023000 (0x10023000) ***
[   26.940711] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   26.940719] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.940739] *** Platform device 1 (isp-w02) registered successfully ***
[   26.940745] *** Registering platform device 2 from platform data ***
[   26.950821] *** tx_isp_subdev_init: CALLED for device 'tx-isp-vin' ***
[   26.950836] *** tx_isp_subdev_init: pdev=c068ff68, sd=85f7b400, ops=c0691474 ***
[   26.950842] *** tx_isp_subdev_init: ourISPdev=81128000 ***
[   26.950849] *** tx_isp_subdev_init: ops=c0691474, ops->core=c0691494 ***
[   26.950855] *** tx_isp_subdev_init: ops->core->init=c066faa4 ***
[   26.950861] *** tx_isp_subdev_init: Set sd->dev=c068ff78, sd->pdev=c068ff68 ***
[   26.950868] *** tx_isp_subdev_init: NOT A SENSOR - ops=c0691474 ***
[   26.950875] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c0690640 ***
[   26.950881] tx_isp_module_init: Module initialized for tx-isp-vin
[   26.950886] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.950895] *** tx_isp_subdev_auto_link: ENTRY - pdev=c068ff68, sd=85f7b400, ourISPdev=81128000 ***
[   26.950901] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-vin' to ourISPdev=81128000 ***
[   26.950907] *** DEBUG: Device name comparison - checking 'tx-isp-vin' ***
[   26.950913] *** DEBUG: About to check device name matches ***
[   26.950918] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   26.950924] *** LINKED VIN device: 85f7b400 ***
[   26.950931] *** VIN SUBDEV OPS CONFIGURED: core=c0691494, video=c0691488, s_stream=c066f93c ***
[   26.950937] *** REGISTERED VIN SUBDEV AT INDEX 2 WITH VIDEO OPS ***
[   26.950942] *** VIN INITIALIZATION DEFERRED TO SENSOR REGISTRATION PHASE ***
[   26.950948] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.950969] *** Platform device 2 (tx-isp-vin) registered successfully ***
[   26.950975] *** Registering platform device 3 from platform data ***
[   26.953638] *** Platform device 3 (tx-isp-fs) registered successfully ***
[   26.953649] *** Registering platform device 4 from platform data ***
[   26.956155] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   26.956169] *** tx_isp_create_core_device: Creating ISP core device ***
[   26.956179] *** tx_isp_create_core_device: Core device created successfully: 846fe400 ***
[   26.956185] *** CORE PROBE: Set dev_priv to core_dev 846fe400 ***
[   26.956191] *** CORE PROBE: Set host_priv to core_dev 846fe400 - PREVENTS BadVA CRASH ***
[   26.956199] *** tx_isp_subdev_init: CALLED for device 'tx-isp-core' ***
[   26.956206] *** tx_isp_subdev_init: pdev=c068fcf0, sd=846fe400, ops=c06903f8 ***
[   26.956212] *** tx_isp_subdev_init: ourISPdev=81128000 ***
[   26.956219] *** tx_isp_subdev_init: ops=c06903f8, ops->core=c0690428 ***
[   26.956225] *** tx_isp_subdev_init: ops->core->init=c0661a04 ***
[   26.956231] *** tx_isp_subdev_init: Set sd->dev=c068fd00, sd->pdev=c068fcf0 ***
[   26.956237] *** tx_isp_subdev_init: Core ISP subdev registration handled by core device ***
[   26.956243] tx_isp_module_init: Module initialized for tx-isp-core
[   26.956249] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.956257] *** tx_isp_request_irq: platform_get_irq returned 37 for device tx-isp-core ***
[   26.956264] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: tx-isp-core) ***
[   26.956274] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c065b5ac, thread=c064ec0c, flags=0x80, name=tx-isp-core, dev_id=81128000) ***
[   26.958556] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   26.958568] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   26.958576] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   26.958583] *** tx_isp_request_irq: IRQ 37 registered successfully for tx-isp-core ***
[   26.958591] tx_isp_subdev_init: platform_get_resource returned c068fdd4 for device tx-isp-core
[   26.958599] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x1330ffff, size=0x00010000
[   26.958609] isp_subdev_init_clks: Initializing 3 clocks
[   26.958618] Found clock: cgu_isp
[   26.958624] ISP clock enabled at 100MHz
[   26.958631] Found ISP clock: isp
[   26.958636] ISP core clock enabled
[   26.958642] Found CSI clock: csi
[   26.958648] CSI/MIPI clock enabled
[   26.980616] CPM clock gates configured
[   26.980629] isp_subdev_init_clks: Successfully initialized 3 clocks
[   26.980639] *** tx_isp_subdev_auto_link: ENTRY - pdev=c068fcf0, sd=846fe400, ourISPdev=81128000 ***
[   26.980648] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-core' to ourISPdev=81128000 ***
[   26.980653] *** DEBUG: Device name comparison - checking 'tx-isp-core' ***
[   26.980659] *** DEBUG: About to check device name matches ***
[   26.980666] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   26.980671] *** CRITICAL FIX: Core device linked to global ISP device ***
[   26.980677] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   26.980684] *** tx_isp_core_device_init: Initializing core device: 846fe400 ***
[   26.980696] *** tx_isp_core_device_init: Core device initialized successfully ***
[   26.980701] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   26.980709] *** tx_isp_link_core_device: Linking core device 846fe400 to ISP device 81128000 ***
[   26.980715] *** tx_isp_link_core_device: Core device linked successfully ***
[   26.980721] *** Core subdev registered at index 4: 846fe400 ***
[   26.980734] *** tx_isp_core_probe: Assigned frame_channels=846fe800 to core_dev ***
[   26.980739] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   26.980745] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   26.980751] *** tx_isp_core_probe: Calling sensor_early_init ***
[   26.980756] sensor_early_init: Preparing sensor infrastructure
[   26.980761] sensor_early_init: Calling tx_isp_detect_and_register_sensors
[   26.980767] *** CRITICAL: Creating I2C sensor devices during ISP initialization ***
[   26.980772] *** Calling subdev_sensor_ops_ioctl with IOCTL 0x2000000 to create I2C sensor device ***
[   26.980779] *** Calling sensor IOCTL 0x2000000 on Core subdev 846fe400 ***
[   26.980785] subdev_sensor_ops_ioctl: cmd=0x2000000
[   26.980790] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   26.980796] *** Creating I2C sensor device on adapter 0 ***
[   26.980804] *** Creating I2C device: gc2053 at 0x37 ***
[   26.980809] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   26.980817] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   26.980823] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   26.993601] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   26.993895] *** MIPS-SAFE: I2C device created successfully at 0x859d7300 ***
[   26.993907] *** MIPS-SAFE: Device driver not loaded or not aligned ***
[   26.993915] *** I2C DEVICE STORED: gc2053 at 0x37 - probe may complete later ***
[   26.993921] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   26.993928] *** I2C sensor device created successfully via Core sensor IOCTL ***
[   26.993934] *** tx_isp_core_probe: Core device setup complete ***
[   26.993939] ***   - Core device: 846fe400 ***
[   26.993945] ***   - Channel count: 6 ***
[   26.993951] ***   - Linked to ISP device: 81128000 ***
[   26.993955] *** tx_isp_core_probe: Initializing core tuning system ***
[   26.993961] isp_core_tuning_init: Initializing tuning data structure
[   26.993975] isp_core_tuning_init: Tuning data structure initialized at 84d26000
[   26.993981] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   26.993987] *** SAFE: mode_flag properly initialized using struct member access ***
[   26.993992] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   26.993997] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   26.994003] ***   - Core device: 846fe400 ***
[   26.994008] ***   - Tuning device: 84d26000 ***
[   26.994013] *** tx_isp_core_probe: Creating frame channel devices ***
[   26.994019] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   27.000805] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   27.003481] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   27.006019] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   27.010803] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   27.010814] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   27.010819] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   27.010825] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   27.010831] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   27.010839] tisp_code_create_tuning_node: Allocated dynamic major 251
[   27.024292] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   27.024303] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   27.024309] *** tx_isp_core_probe: Core probe completed successfully ***
[   27.024329] *** Platform device 4 (tx-isp-core) registered successfully ***
[   27.024336] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   27.024345] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   27.024352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   27.024357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   27.024365] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 846fe000 ***
[   27.024371] *** tx_isp_module_init: VIC device successfully linked ***
[   27.024377] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   27.024382] *** PROBE: Binary Ninja reference implementation complete ***
[   27.024391] *** SUCCESS: ourISPdev allocated by probe function: 81128000 ***
[   27.024397] *** Following reference driver: IRQ registration handled by tx_isp_request_irq ***
[   27.024403] TX ISP driver initialized successfully - probe function will handle device setup
[   27.031861] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   27.031875] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.031884] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   28.000907] === gc2053 SENSOR MODULE INIT ===
[   28.000988] === GC2053 SENSOR PROBE START ===
[   28.000998] sensor_probe: client=859d7300, addr=0x37, adapter=84074c10 (i2c0)
[   28.001004] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   28.001009] Requesting reset GPIO 18
[   28.001018] GPIO reset sequence: HIGH -> LOW -> HIGH
[   28.230730] GPIO reset sequence completed successfully
[   28.230743] === GPIO INITIALIZATION COMPLETE ===
[   28.230753] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   28.230767] sensor_probe: data_interface=1, sensor_max_fps=30
[   28.230773] sensor_probe: MIPI 30fps
[   28.230780] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   28.230788] *** tx_isp_subdev_init: pdev=c06b1f18, sd=846fec00, ops=c06b1ff8 ***
[   28.230794] *** tx_isp_subdev_init: ourISPdev=81128000 ***
[   28.230801] *** tx_isp_subdev_init: ops=c06b1ff8, ops->core=c06b2024 ***
[   28.230807] *** tx_isp_subdev_init: ops->core->init=c06af678 ***
[   28.230813] *** tx_isp_subdev_init: Set sd->dev=c06b1f28, sd->pdev=c06b1f18 ***
[   28.230821] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06b1ff8, ops->sensor=c06b200c ***
[   28.230826] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   28.230833] *** tx_isp_subdev_init: SENSOR subdev registered at index 5, sd=846fec00 ***
[   28.230840] *** tx_isp_subdev_init: SENSOR ops=c06b1ff8, ops->sensor=c06b200c ***
[   28.230847] tx_isp_module_init: Module initialized for (null)
[   28.230852] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   28.230861] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b1f18, sd=846fec00, ourISPdev=81128000 ***
[   28.230867] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81128000 ***
[   28.230873] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   28.230878] *** DEBUG: About to check device name matches ***
[   28.230885] *** DETECTED SENSOR DEVICE: 'gc2053' - registering in subdev array ***
[   28.230891] *** SENSOR 'gc2053' registered at subdev index 6 ***
[   28.230898] *** SENSOR subdev: 846fec00, ops: c06b1ff8 ***
[   28.230903] *** SENSOR ops->sensor: c06b200c ***
[   28.230909] sensor_probe: I2C client association complete
[   28.230917]   sd=846fec00, client=859d7300, addr=0x37, adapter=i2c0
[   28.230923] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   28.230931] sensor_read: reg=0xf0, client=859d7300, adapter=i2c0, addr=0x37
[   28.231427] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   28.231434] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   28.231439] *** SUCCESS: I2C communication working after GPIO reset! ***
[   28.231447] sensor_read: reg=0xf1, client=859d7300, adapter=i2c0, addr=0x37
[   28.231933] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   28.231940] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   28.231945] === I2C COMMUNICATION TEST COMPLETE ===
[   28.231952] Registering gc2053 with ISP framework (sd=846fec00, sensor=846fec00)
[   28.231958] === KERNEL SENSOR REGISTRATION ===
[   28.231964] Sensor: gc2053 (subdev=846fec00)
[   28.231970] gc2053 registered with ISP framework successfully
[   28.235280] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# dm[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.249822] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.249829] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.249835] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.249842] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.249849] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.249855] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.249861] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.249868] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.249875] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.249882] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.249888] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.249895] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.249902] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.249907] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.249913] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.249919] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.249924] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.249929] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.249935] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.249941] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.249946] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.249951] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.249958] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.249963] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   31.249968] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   31.249973] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   31.249981] tisp_init: Initializing ISP hardware for sensor (-1066726856x8275)
[   31.249986] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.249994] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   31.250000] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   31.250005] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.250012] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.250021] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066726856x8275)
[   31.250027] *** tisp_init: ISP control register set to enable processing pipeline ***
[   31.250033] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   31.250039] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   31.250045] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   31.250051] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   31.250057] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   31.250065] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   31.250070] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   31.250079] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   31.250085] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   31.250090] *** This should eliminate green frames by enabling proper color processing ***
[   31.250097] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   31.250102] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   31.250107] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   31.250113] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   31.250186] *** load_isp_tuning_file: File size = 159736 bytes ***
[   31.253693] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   31.253707] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   31.253717] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   31.253726] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   31.253736] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   31.253756] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4370.000 ms)
[   31.255602] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 4370.000 ms)
[   31.255643] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 4370.000 ms)
[   31.255653] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 4370.000 ms)
[   31.255910] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   31.329304] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   31.329353] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   31.329360] *** tisp_init: Standard tuning parameters loaded successfully ***
[   31.329367] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   31.329448] *** load_isp_tuning_file: File size = 159736 bytes ***
[   31.357723] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   31.357777] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   31.357785] *** tisp_init: Custom tuning parameters loaded successfully ***
[   31.357791] tisp_set_csc_version: Setting CSC version 0
[   31.357799] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[   31.357805] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   31.357810] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   31.357815] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.357821] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   31.357826] *** tisp_init: ISP processing pipeline fully enabled ***
[   31.357831] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   31.357837] tisp_init: ISP memory buffers configured
[   31.357842] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.357849] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   31.357859] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.357871] tiziano_ae_params_refresh: AE parameters refreshed
[   31.357876] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.357882] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.357887] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.357893] tiziano_ae_para_addr: AE parameter addresses configured
[   31.357899] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.357907] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.357913] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.357920] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.357928] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.357945] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.357951] tisp_event_set_cb: Setting callback for event 1
[   31.357959] tisp_event_set_cb: Event 1 callback set to c06671b8
[   31.357965] tisp_event_set_cb: Setting callback for event 6
[   31.357971] tisp_event_set_cb: Event 6 callback set to c06662c8
[   31.357977] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.357983] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.357989] tiziano_awb_init: AWB hardware blocks enabled
[   31.357994] tiziano_gamma_init: Initializing Gamma processing
[   31.357999] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.358059] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.358065] tiziano_gib_init: Initializing GIB processing
[   31.358070] tiziano_lsc_init: Initializing LSC processing
[   31.358075] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.358081] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.358087] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.358147] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.358153] tiziano_ccm_init: Using linear CCM parameters
[   31.358159] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.358165] jz_isp_ccm: EV=64, CT=9984
[   31.358171] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.358177] cm_control: saturation=128
[   31.358183] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.358189] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.358194] tiziano_ccm_init: CCM initialized successfully
[   31.358199] tiziano_dmsc_init: Initializing DMSC processing
[   31.358205] tiziano_sharpen_init: Initializing Sharpening
[   31.358210] tiziano_sharpen_init: Using linear sharpening parameters
[   31.358215] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.358223] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.358229] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.358255] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.358261] tiziano_sharpen_init: Sharpening initialized successfully
[   31.358266] tiziano_sdns_init: Initializing SDNS processing
[   31.358275] tiziano_sdns_init: Using linear SDNS parameters
[   31.358280] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.358287] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.358293] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.358325] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.358331] tiziano_sdns_init: SDNS processing initialized successfully
[   31.358337] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.358342] tiziano_mdns_init: Using linear MDNS parameters
[   31.358353] tiziano_mdns_init: MDNS processing initialized successfully
[   31.358358] tiziano_clm_init: Initializing CLM processing
[   31.358363] tiziano_dpc_init: Initializing DPC processing
[   31.358369] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.358375] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.358381] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.358387] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.358402] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.358407] tiziano_hldc_init: Initializing HLDC processing
[   31.358414] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.358421] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.358427] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.358433] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.358438] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.358445] tisp_adr_set_params: Writing ADR parameters to registers
[   31.358477] tisp_adr_set_params: ADR parameters written to hardware
[   31.358483] tisp_event_set_cb: Setting callback for event 18
[   31.358489] tisp_event_set_cb: Event 18 callback set to c0665f64
[   31.358495] tisp_event_set_cb: Setting callback for event 2
[   31.358501] tisp_event_set_cb: Event 2 callback set to c0665f38
[   31.358507] tiziano_adr_init: ADR processing initialized successfully
[   31.358513] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.358518] tiziano_bcsh_init: Initializing BCSH processing
[   31.358523] tiziano_ydns_init: Initializing YDNS processing
[   31.358529] tiziano_rdns_init: Initializing RDNS processing
[   31.358534] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   31.358541] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   31.358546] tisp_gb_init: Initializing GB processing for WDR
[   31.358551] tisp_dpc_wdr_en: Enable DPC WDR mode
[   31.358557] tisp_lsc_wdr_en: Enable LSC WDR mode
[   31.358562] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   31.358567] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   31.358573] tisp_ccm_wdr_en: Enable CCM WDR mode
[   31.358579] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   31.358584] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   31.358589] tisp_adr_wdr_en: Enable ADR WDR mode
[   31.358595] tisp_defog_wdr_en: Enable Defog WDR mode
[   31.358600] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   31.358605] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   31.358611] tisp_ae_wdr_en: Enable AE WDR mode
[   31.358616] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   31.358621] tiziano_wdr_init: WDR processing initialized successfully
[   31.358627] tisp_gb_init: Initializing GB processing for WDR
[   31.358632] tisp_dpc_wdr_en: Enable DPC WDR mode
[   31.358637] tisp_lsc_wdr_en: Enable LSC WDR mode
[   31.358643] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   31.358648] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   31.358653] tisp_ccm_wdr_en: Enable CCM WDR mode
[   31.358659] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   31.358664] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   31.358669] tisp_adr_wdr_en: Enable ADR WDR mode
[   31.358675] tisp_defog_wdr_en: Enable Defog WDR mode
[   31.358680] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   31.358685] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   31.358691] tisp_ae_wdr_en: Enable AE WDR mode
[   31.358696] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   31.358701] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   31.358706] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   31.358719] *** tisp_init: AE0 buffer allocated at 0x05ff8000 ***
[   31.358725] *** CRITICAL FIX: data_b2f3c initialized to 0x85ff8000 (prevents stack corruption) ***
[   31.358734] *** tisp_init: AE1 buffer allocated at 0x00568000 ***
[   31.358739] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   31.358747] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   31.358753] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.358761] tiziano_ae_params_refresh: AE parameters refreshed
[   31.358767] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.358772] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.358777] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.358783] tiziano_ae_para_addr: AE parameter addresses configured
[   31.358789] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.358796] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.358802] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.358809] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.358817] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.358832] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.358838] tisp_event_set_cb: Setting callback for event 1
[   31.358845] tisp_event_set_cb: Event 1 callback set to c06671b8
[   31.358850] tisp_event_set_cb: Setting callback for event 6
[   31.358857] tisp_event_set_cb: Event 6 callback set to c06662c8
[   31.358862] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.358869] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.358874] tiziano_awb_init: AWB hardware blocks enabled
[   31.358879] tiziano_gamma_init: Initializing Gamma processing
[   31.358884] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.358943] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.358948] tiziano_gib_init: Initializing GIB processing
[   31.358953] tiziano_lsc_init: Initializing LSC processing
[   31.358959] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.358965] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.358970] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.359024] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.359029] tiziano_ccm_init: Using linear CCM parameters
[   31.359035] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.359041] jz_isp_ccm: EV=64, CT=9984
[   31.359047] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.359052] cm_control: saturation=128
[   31.359057] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.359064] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.359069] tiziano_ccm_init: CCM initialized successfully
[   31.359074] tiziano_dmsc_init: Initializing DMSC processing
[   31.359079] tiziano_sharpen_init: Initializing Sharpening
[   31.359085] tiziano_sharpen_init: Using linear sharpening parameters
[   31.359090] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.359097] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.359102] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.359128] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.359134] tiziano_sharpen_init: Sharpening initialized successfully
[   31.359139] tiziano_sdns_init: Initializing SDNS processing
[   31.359147] tiziano_sdns_init: Using linear SDNS parameters
[   31.359153] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.359159] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.359164] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.359197] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.359202] tiziano_sdns_init: SDNS processing initialized successfully
[   31.359208] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.359213] tiziano_mdns_init: Using linear MDNS parameters
[   31.359223] tiziano_mdns_init: MDNS processing initialized successfully
[   31.359229] tiziano_clm_init: Initializing CLM processing
[   31.359234] tiziano_dpc_init: Initializing DPC processing
[   31.359239] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.359245] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.359251] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.359257] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.359271] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.359277] tiziano_hldc_init: Initializing HLDC processing
[   31.359283] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.359289] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.359295] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.359301] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.359307] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.359313] tisp_adr_set_params: Writing ADR parameters to registers
[   31.359345] tisp_adr_set_params: ADR parameters written to hardware
[   31.359351] tisp_event_set_cb: Setting callback for event 18
[   31.359357] tisp_event_set_cb: Event 18 callback set to c0665f64
[   31.359363] tisp_event_set_cb: Setting callback for event 2
[   31.359369] tisp_event_set_cb: Event 2 callback set to c0665f38
[   31.359374] tiziano_adr_init: ADR processing initialized successfully
[   31.359381] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.359385] tiziano_bcsh_init: Initializing BCSH processing
[   31.359391] tiziano_ydns_init: Initializing YDNS processing
[   31.359396] tiziano_rdns_init: Initializing RDNS processing
[   31.359401] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.359406] tisp_event_init: Initializing ISP event system
[   31.359414] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.359419] tisp_event_set_cb: Setting callback for event 4
[   31.359426] tisp_event_set_cb: Event 4 callback set to c0665f90
[   31.359431] tisp_event_set_cb: Setting callback for event 5
[   31.359438] tisp_event_set_cb: Event 5 callback set to c06667c0
[   31.359443] tisp_event_set_cb: Setting callback for event 7
[   31.359450] tisp_event_set_cb: Event 7 callback set to c0666024
[   31.359455] tisp_event_set_cb: Setting callback for event 9
[   31.359461] tisp_event_set_cb: Event 9 callback set to c06660ac
[   31.359467] tisp_event_set_cb: Setting callback for event 8
[   31.359473] tisp_event_set_cb: Event 8 callback set to c0666170
[   31.359479] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.359485] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.359491] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   31.359497] tisp_param_operate_init: Initializing parameter operations
[   31.359504] tisp_netlink_init: Initializing netlink communication
[   31.359523] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.359530] tisp_code_create_tuning_node: Device already created, skipping
[   31.359537] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   31.359543] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 846fe000 ***
[   31.359550] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   31.359557] tx_isp_subdev_pipo: entry - sd=846fe000, arg=84655dd8
[   31.359563] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 846fe000
[   31.359569] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   31.359574] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   31.359580] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   31.359585] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   31.359591] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   31.359598] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   31.359605] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   31.359611] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   31.359617] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   31.359624] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   31.359631] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   31.359637] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   31.359643] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   31.359649] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   31.359656] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   31.359662] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   31.359668] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   31.359673] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   31.359679] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   31.359685] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.359693] ispvic_frame_channel_qbuf: arg1=846fe000, arg2=  (null)
[   31.359699] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   31.359705] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   31.359711] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.359717] ispvic_frame_channel_s_stream: arg1=846fe000, arg2=1
[   31.359723] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846fe000
[   31.359730] ispvic_frame_channel_s_stream[1691]: streamon
[   31.359737] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.359743] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.359749] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.359754] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.359761] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   31.359766] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.359773] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.359779] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.359785] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.359790] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.359796] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[   31.359803] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.359808] *** vic_dev->active_buffer_count=4 ***
[   31.359814] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.359819] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.359827] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.359832] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   31.359838] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   31.359845] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.359851] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.359857] *** vic_core_s_stream: STREAM ON ***
[   31.359861] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   31.359867] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   31.359872] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   31.359878] *** tx_vic_disable_irq: VIC interrupts already disabled ***
[   31.359884] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   31.359890] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.359897] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.359904] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.359911] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.359918] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   31.359926] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.359932] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.359938] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.359945] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.359951] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.359959] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.359966] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.359973] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.359979] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.359985] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.359991] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.359996] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.360002] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.360007] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.360013] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.360019] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.360024] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.360030] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.360037] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.360045] tx_isp_vic_start: Starting VIC unlock sequence
[   31.360049] tx_isp_vic_start: Wrote 2 to VIC control register
[   31.360055] tx_isp_vic_start: Wrote 4 to VIC control register
[   31.391939] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   31.391950] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   31.391956] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   31.391963] tx_isp_vic_start: ISP pipeline enabled
[   31.391967] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   31.391973] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   31.391979] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   31.391985] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   31.391991] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   31.391996] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   31.392003] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   31.392008] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   31.392013] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   31.392019] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   31.392026] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   31.392032] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   31.392039] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.392047] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.392052] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   31.402051] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   31.402057] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   31.402062] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   31.402067] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   31.402072] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   31.402077] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   31.402084] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   31.402090] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.402096] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   31.402101] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   31.402109] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.402118] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.402127] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   31.402135] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   31.402140] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   31.411011] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   31.411024] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   31.411032] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   31.411037] tx_isp_subdev_pipo: completed successfully, returning 0
[   31.411043] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   31.411052] *** VIC function pointers: qbuf=c0663b24, clearbuf=c0663af8, s_stream=c0663cd0 ***
[   31.411058] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.411064] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.411070] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   31.411075] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   31.411084] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.411092] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.411097] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.411103] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.411108] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   31.411113] ispcore_core_ops_init: Complete, result=0<6>[   31.411119] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   31.411126] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   31.411133] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   31.411140] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.411146] csi_video_s_stream: sd=8520b800, enable=1
[   31.411152] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.411159] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.411166] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.411173] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.411180] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.411187] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.411194] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.411200] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.411208] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.411214] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.411221] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.411228] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.411235] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.411242] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.411247] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.411253] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.411258] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.411264] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.411269] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.411275] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.411280] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.411286] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.411292] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.411298] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.411304] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.411312] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.411318] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.411322] *** vic_core_s_stream: STREAM ON ***
[   31.411328] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   31.411333] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   31.411338] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   31.411344] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   31.411350] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   31.411358] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   31.411364] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   31.411369] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   31.411376] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   31.411382] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.411388] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   31.411393] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   31.411398] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   31.411404] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   31.411410] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.411416] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.411423] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.411430] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.411437] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.411444] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.411450] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.411456] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.411463] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.411470] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.411477] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.411483] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.411490] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.411497] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.411503] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.411508] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.411514] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.411520] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.411525] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.411530] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.411536] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.411542] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.411547] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.411554] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.411560] tx_isp_vic_start: Starting VIC unlock sequence
[   31.411566] tx_isp_vic_start: Wrote 2 to VIC control register
[   31.411571] tx_isp_vic_start: Wrote 4 to VIC control register
[   31.433028] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   31.433039] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   31.433045] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   31.433052] tx_isp_vic_start: ISP pipeline enabled
[   31.433057] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   31.433063] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   31.433069] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   31.433075] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   31.433080] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   31.433086] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   31.433092] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   31.433098] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   31.433103] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   31.433108] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   31.433116] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   31.433122] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   31.433129] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.433136] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.433141] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   31.443140] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   31.443146] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   31.443152] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   31.443157] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   31.443162] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   31.443167] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   31.443174] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   31.443180] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.443186] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   31.443191] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   31.443199] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.443208] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.443216] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   31.443224] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   31.443230] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   31.448668] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.448684] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   31.448692] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   31.448702] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   31.448711] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   31.448720] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.448729] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   31.448738] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   31.448747] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   31.448756] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   31.448766] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   31.448774] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448784] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   31.448792] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   31.448802] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448811] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.448820] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.448829] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448838] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   31.448847] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   31.448856] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.448865] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448874] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448884] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   31.448892] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   31.448902] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   31.448911] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   31.448920] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   31.448933] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.448942] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.448951] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.448960] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.448969] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.448978] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448987] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   31.448996] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449006] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449014] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449024] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449033] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449042] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449051] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449060] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449069] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449078] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449088] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449097] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449106] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449115] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449124] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449133] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449142] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449152] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449161] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449170] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449179] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449188] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449198] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449206] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449216] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449224] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449234] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449243] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449252] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449261] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449270] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449279] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449288] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449298] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449306] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449316] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449325] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449334] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449343] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449352] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449362] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449370] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449380] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449389] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449398] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449408] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449417] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449426] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449435] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449444] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449453] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449462] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449472] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449480] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449490] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449499] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449508] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449518] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449526] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449536] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449545] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449554] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449563] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449572] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449582] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449591] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449600] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449609] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449618] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449628] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449637] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449646] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449655] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449664] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449674] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449682] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449692] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449701] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449710] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449719] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449728] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449738] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449746] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449756] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449765] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449774] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449784] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449793] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449802] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449811] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449820] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449830] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449838] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449996] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4410.000 ms)
[   31.450006] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.450015] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4410.000 ms)
[   31.450171] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   31.450178] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   31.450187] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=1 ***
[   31.450194] vin_s_stream: VIN state = 2, enable = 1
[   31.450200] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.450206] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.450212] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   31.450219] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=1 ***
[   31.450226] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   31.450232] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.450238] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   31.450246] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   31.450254] gc2053: s_stream called with enable=1
[   31.450261] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.450267] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.450273] gc2053: About to write streaming registers for interface 1
[   31.450280] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.450289] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.450612] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.450620] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.450628] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.450948] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.450955] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.450962] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.450968] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.450974] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.451027] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 4570.000 ms)
[   31.451045] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   31.451059] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[   31.453158] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4570.000 ms)
[   31.453168] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4570.000 ms)
[   31.453397] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.453409] gc2053: s_stream called with enable=1
[   31.453416] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.453422] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.453428] gc2053: About to write streaming registers for interface 1
[   31.453435] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.453445] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.453764] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.453772] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.453780] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.454100] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.454108] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.454114] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.454120] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.454126] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.454132] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.454155] ISP IOCTL: cmd=0x800456d0 arg=0x7f8df040
[   31.454162] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.454170] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.454177] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.454184] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.454190] csi_video_s_stream: sd=8520b800, enable=1
[   31.454196] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.454204] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.454210] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.454218] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.454224] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.454232] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.454238] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.454244] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.454251] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.454258] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.454265] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.454272] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.454279] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.454286] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.454291] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.454296] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.454302] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.454308] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.454313] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.454319] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.454324] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.454330] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.454336] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.454342] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.454348] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.454356] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.454362] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.454367] *** vic_core_s_stream: STREAM ON ***
[   31.454372] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   31.454379] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=1 ***
[   31.454386] vin_s_stream: VIN state = 4, enable = 1
[   31.454391] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.454397] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.454403] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   31.454410] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=1 ***
[   31.454417] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   31.454423] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.454430] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   31.454436] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   31.454442] gc2053: s_stream called with enable=1
[   31.454449] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.454455] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.454461] gc2053: About to write streaming registers for interface 1
[   31.454467] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.454476] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.454790] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.454798] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.454806] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.461038] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.461050] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.461057] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.461064] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.461071] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.461077] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.461084] gc2053: s_stream called with enable=1
[   31.461091] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.461097] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.461104] gc2053: About to write streaming registers for interface 1
[   31.461110] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.461119] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.461436] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.461444] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.461452] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.461770] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.461778] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.461784] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.461790] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.461796] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.461802] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# d[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   31.359918] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.359926] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.359932] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.359938] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.359945] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.359951] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.359959] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.359966] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.359973] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.359979] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.359985] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.359991] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.359996] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.360002] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.360007] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.360013] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.360019] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.360024] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.360030] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.360037] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.360045] tx_isp_vic_start: Starting VIC unlock sequence
[   31.360049] tx_isp_vic_start: Wrote 2 to VIC control register
[   31.360055] tx_isp_vic_start: Wrote 4 to VIC control register
[   31.391939] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   31.391950] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   31.391956] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   31.391963] tx_isp_vic_start: ISP pipeline enabled
[   31.391967] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   31.391973] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   31.391979] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   31.391985] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   31.391991] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   31.391996] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   31.392003] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   31.392008] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   31.392013] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   31.392019] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   31.392026] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   31.392032] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   31.392039] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.392047] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.392052] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   31.402051] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   31.402057] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   31.402062] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   31.402067] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   31.402072] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   31.402077] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   31.402084] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   31.402090] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.402096] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   31.402101] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   31.402109] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.402118] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.402127] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   31.402135] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   31.402140] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   31.411011] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   31.411024] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   31.411032] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   31.411037] tx_isp_subdev_pipo: completed successfully, returning 0
[   31.411043] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   31.411052] *** VIC function pointers: qbuf=c0663b24, clearbuf=c0663af8, s_stream=c0663cd0 ***
[   31.411058] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.411064] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.411070] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   31.411075] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   31.411084] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.411092] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.411097] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.411103] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.411108] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   31.411113] ispcore_core_ops_init: Complete, result=0<6>[   31.411119] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   31.411126] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   31.411133] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   31.411140] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.411146] csi_video_s_stream: sd=8520b800, enable=1
[   31.411152] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.411159] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.411166] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.411173] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.411180] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.411187] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.411194] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.411200] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.411208] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.411214] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.411221] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.411228] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.411235] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.411242] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.411247] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.411253] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.411258] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.411264] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.411269] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.411275] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.411280] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.411286] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.411292] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.411298] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.411304] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.411312] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.411318] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.411322] *** vic_core_s_stream: STREAM ON ***
[   31.411328] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   31.411333] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   31.411338] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   31.411344] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   31.411350] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   31.411358] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   31.411364] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   31.411369] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   31.411376] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   31.411382] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.411388] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   31.411393] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   31.411398] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   31.411404] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   31.411410] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.411416] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.411423] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.411430] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.411437] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.411444] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.411450] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.411456] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.411463] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.411470] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.411477] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.411483] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.411490] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.411497] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.411503] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.411508] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.411514] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.411520] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.411525] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.411530] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.411536] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.411542] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.411547] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.411554] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.411560] tx_isp_vic_start: Starting VIC unlock sequence
[   31.411566] tx_isp_vic_start: Wrote 2 to VIC control register
[   31.411571] tx_isp_vic_start: Wrote 4 to VIC control register
[   31.433028] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   31.433039] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   31.433045] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   31.433052] tx_isp_vic_start: ISP pipeline enabled
[   31.433057] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   31.433063] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   31.433069] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   31.433075] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   31.433080] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   31.433086] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   31.433092] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   31.433098] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   31.433103] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   31.433108] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   31.433116] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   31.433122] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   31.433129] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.433136] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.433141] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   31.443140] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   31.443146] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   31.443152] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   31.443157] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   31.443162] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   31.443167] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   31.443174] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   31.443180] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.443186] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   31.443191] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   31.443199] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.443208] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.443216] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   31.443224] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   31.443230] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   31.448668] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.448684] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   31.448692] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   31.448702] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   31.448711] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   31.448720] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.448729] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   31.448738] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   31.448747] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   31.448756] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   31.448766] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   31.448774] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448784] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   31.448792] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   31.448802] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448811] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.448820] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.448829] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448838] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   31.448847] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   31.448856] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.448865] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448874] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.448884] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   31.448892] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   31.448902] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   31.448911] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   31.448920] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   31.448933] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.448942] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.448951] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.448960] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.448969] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.448978] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.448987] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   31.448996] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449006] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449014] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449024] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449033] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449042] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449051] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449060] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449069] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449078] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449088] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449097] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449106] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449115] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449124] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449133] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449142] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449152] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449161] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449170] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449179] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449188] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449198] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449206] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449216] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449224] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449234] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449243] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449252] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449261] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449270] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449279] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449288] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449298] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449306] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449316] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449325] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449334] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449343] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449352] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449362] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449370] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449380] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449389] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449398] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449408] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449417] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449426] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449435] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449444] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449453] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449462] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449472] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449480] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449490] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449499] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449508] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449518] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449526] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449536] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449545] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449554] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449563] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449572] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449582] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449591] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449600] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449609] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449618] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.449628] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.449637] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.449646] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.449655] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.449664] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449674] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.449682] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449692] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.449701] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449710] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.449719] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.449728] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.449738] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.449746] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.449756] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449765] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.449774] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.449784] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.449793] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.449802] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.449811] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.449820] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.449830] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.449838] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.449996] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4410.000 ms)
[   31.450006] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.450015] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4410.000 ms)
[   31.450171] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   31.450178] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   31.450187] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=1 ***
[   31.450194] vin_s_stream: VIN state = 2, enable = 1
[   31.450200] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.450206] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.450212] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   31.450219] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=1 ***
[   31.450226] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   31.450232] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.450238] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   31.450246] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   31.450254] gc2053: s_stream called with enable=1
[   31.450261] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.450267] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.450273] gc2053: About to write streaming registers for interface 1
[   31.450280] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.450289] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.450612] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.450620] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.450628] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.450948] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.450955] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.450962] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.450968] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.450974] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.451027] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 4570.000 ms)
[   31.451045] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   31.451059] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[   31.453158] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4570.000 ms)
[   31.453168] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4570.000 ms)
[   31.453397] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.453409] gc2053: s_stream called with enable=1
[   31.453416] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.453422] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.453428] gc2053: About to write streaming registers for interface 1
[   31.453435] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.453445] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.453764] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.453772] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.453780] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.454100] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.454108] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.454114] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.454120] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.454126] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.454132] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.454155] ISP IOCTL: cmd=0x800456d0 arg=0x7f8df040
[   31.454162] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.454170] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.454177] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.454184] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.454190] csi_video_s_stream: sd=8520b800, enable=1
[   31.454196] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.454204] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.454210] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.454218] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.454224] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.454232] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.454238] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.454244] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.454251] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.454258] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.454265] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.454272] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.454279] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.454286] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.454291] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.454296] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.454302] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.454308] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.454313] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.454319] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.454324] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.454330] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.454336] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.454342] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.454348] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.454356] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.454362] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.454367] *** vic_core_s_stream: STREAM ON ***
[   31.454372] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   31.454379] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=1 ***
[   31.454386] vin_s_stream: VIN state = 4, enable = 1
[   31.454391] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.454397] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.454403] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   31.454410] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=1 ***
[   31.454417] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   31.454423] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.454430] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   31.454436] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   31.454442] gc2053: s_stream called with enable=1
[   31.454449] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.454455] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.454461] gc2053: About to write streaming registers for interface 1
[   31.454467] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.454476] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.454790] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.454798] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.454806] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.461038] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.461050] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.461057] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.461064] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.461071] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.461077] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.461084] gc2053: s_stream called with enable=1
[   31.461091] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.461097] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.461104] gc2053: About to write streaming registers for interface 1
[   31.461110] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.461119] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.461436] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.461444] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.461452] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.461770] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.461778] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.461784] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.461790] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.461796] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.461802] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.691530] ISP M0 device open called from pid 2268
[   31.692040] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.692055] ISP M0 tuning buffer allocated: 811c8000 (size=0x500c, aligned)
[   31.692061] tisp_par_ioctl global variable set: 811c8000
[   31.692142] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.692149] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.692155] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.692161] isp_core_tuning_init: Initializing tuning data structure
[   31.692184] isp_core_tuning_init: Tuning data structure initialized at 811d0000
[   31.692190] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.692196] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.692203] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811d0000
[   31.692208] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.692214] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.692221] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.692228] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.692234] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.692240] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.692245] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.692271] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   31.692278] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692286] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   31.692292] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692687] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.692698] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692763] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.692769] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692826] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.692832] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692892] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.692899] TUNING DISABLED: Returning success to keep streaming app happy
[   31.692972] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.692980] TUNING DISABLED: Returning success to keep streaming app happy
[   31.693036] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.693042] TUNING DISABLED: Returning success to keep streaming app happy
[   31.693096] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.693103] TUNING DISABLED: Returning success to keep streaming app happy
[   31.693157] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.693164] TUNING DISABLED: Returning success to keep streaming app happy
[   31.693224] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.693231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.693238] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.693244] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.693304] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.693311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.693317] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.693323] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.693380] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.693386] TUNING DISABLED: Returning success to keep streaming app happy
[   31.694494] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.694504] TUNING DISABLED: Returning success to keep streaming app happy
[   31.694674] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.694684] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.694691] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.694697] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.694839] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   31.694850] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   31.694857] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.694864] csi_video_s_stream: sd=8520b800, enable=0
[   31.694870] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.694878] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.694884] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.694892] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.694898] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.694906] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.694913] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.694919] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.694926] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.694932] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.694940] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.694947] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.694954] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.694960] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.694966] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.694972] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.694978] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.694983] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.694989] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.694994] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.695000] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.695006] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.695011] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.695018] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.695024] csi_video_s_stream: Stream OFF - CSI state set to 3
[   31.695031] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=0 ***
[   31.695037] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.695042] *** vic_core_s_stream: STREAM OFF ***
[   31.695048] vic_core_s_stream: Stream OFF - state 4 -> 3
[   31.695054] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=0 ***
[   31.695061] vin_s_stream: VIN state = 4, enable = 0
[   31.695067] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.695073] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   31.695080] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=0 ***
[   31.695086] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=0 ***
[   31.695094] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=0 ***
[   31.695101] *** DEBUG: Frame channel loop - s2_1=0xc4, v0_6=846fe800 ***
[   31.695108] *** DEBUG: Checking channel=846fe800, state=1 ***
[   31.695114] *** DEBUG: Frame channel loop - s2_1=0x188, v0_6=846fe8c4 ***
[   31.695121] *** DEBUG: Checking channel=846fe8c4, state=0 ***
[   31.695128] *** DEBUG: Frame channel loop - s2_1=0x24c, v0_6=846fe988 ***
[   31.695134] *** DEBUG: Checking channel=846fe988, state=3 ***
[   31.695139] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.695146] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   31.695154] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   31.695161] gc2053: s_stream called with enable=0
[   31.695168] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.695174] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.695180] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.695190] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.695514] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.695523] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.695531] sensor_write: reg=0x3e val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.700201] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.700214] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.700221] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700228] gc2053: Sensor hardware streaming stopped
[   31.700236] gc2053: s_stream called with enable=0
[   31.700242] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.700248] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.700254] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.700264] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.700583] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.700590] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.700599] sensor_write: reg=0x3e val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.700916] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.700922] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.700929] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700935] gc2053: Sensor hardware streaming stopped
[   31.700949] ISP IOCTL: cmd=0x800456d1 arg=0x7f8df040
[   31.700956] tx_isp_video_link_destroy: Destroying links for config 0
[   31.700964] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   31.700973] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.700979] TUNING DISABLED: Returning success to keep streaming app happy
[   31.700986] ISP IOCTL: cmd=0x800456d0 arg=0x7f8df040
[   31.700992] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.701032] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.701040] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.701046] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.701053] csi_video_s_stream: sd=8520b800, enable=1
[   31.701059] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701066] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.701073] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.701080] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.701087] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.701094] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.701101] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
warn: shm_init,53shm init already
[   31.701107] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.701114] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.701120] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.701128] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.701134] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.701142] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.701148] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   31.701154] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.701159] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.701165] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.701170] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.701176] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.701182] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.701187] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.701193] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.701198] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.701205] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.701211] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.701218] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   31.701224] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.701230] *** vic_core_s_stream: STREAM ON ***
[   31.701235] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   31.701240] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   31.701246] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   31.701251] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   31.701258] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   31.701266] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   31.701271] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   31.701277] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   31.701284] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   31.701290] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.701295] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   31.701300] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   31.701306] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   31.701312] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   31.701317] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701324] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   31.701331] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   31.701338] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   31.701345] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   31.701352] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   31.701358] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   31.701364] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   31.701371] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   31.701378] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   31.701385] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   31.701392] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   31.701398] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   31.701405] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***d
[   31.701411] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   31.701416] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   31.701422] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   31.701428] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   31.701433] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   31.701438] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   31.701444] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   31.701450] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   31.701455] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   31.701462] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   31.701468] tx_isp_vic_start: Starting VIC unlock sequence
[   31.701474] tx_isp_vic_start: Wrote 2 to VIC control register
[   31.701479] tx_isp_vic_start: Wrote 4 to VIC control register
[   31.703334] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.703368] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.703375] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.703382] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.703388] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.703393] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.726987] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   31.727000] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   31.727006] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   31.727012] tx_isp_vic_start: ISP pipeline enabled
[   31.727018] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   31.727023] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   31.727029] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   31.727035] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   31.727040] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   31.727046] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   31.727052] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   31.727058] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   31.727064] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   31.727069] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   31.727076] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   31.727082] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   31.727089] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.727096] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.727102] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   31.737101] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   31.737106] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   31.737112] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   31.737117] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   31.737122] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   31.737128] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   31.737134] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   31.737140] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   31.737146] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   31.737152] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   31.737160] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.737168] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   31.737177] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   31.737185] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   31.737190] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   31.746738] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   31.746752] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   31.746761] *** vin_s_stream: SAFE implementation - sd=85f7b400, enable=1 ***
[   31.746768] vin_s_stream: VIN state = 3, enable = 1
[   31.746774] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.746780] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.746786] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   31.746794] *** ispcore_video_s_stream: DEBUG - sd=846fe400, enable=1 ***
[   31.746800] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   31.746806] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   31.746922] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   31.746929] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   31.746938] gc2053: s_stream called with enable=1
[   31.746945] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.746951] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.746957] gc2053: About to write streaming registers for interface 1
[   31.746963] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.746973] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.747293] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.747300] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.747371] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.747691] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.747699] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.747706] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.747712] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.747718] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.747724] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.747730] gc2053: s_stream called with enable=1
[   31.747737] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.747743] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.747750] gc2053: About to write streaming registers for interface 1
[   31.747755] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.747764] sensor_write: reg=0xfe val=0x00, client=859d7300, adapter=i2c0, addr=0x37
[   31.748078] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.748085] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.748094] sensor_write: reg=0x3e val=0x91, client=859d7300, adapter=i2c0, addr=0x37
[   31.748405] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.748412] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.748418] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.748424] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.748430] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.748436] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.748643] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   31.748653] TUNING DISABLED: Returning success to keep streaming app happy
[   31.748788] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.748798] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.748806] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.748811] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.748935] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.748944] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.748950] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.748956] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.749075] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.749083] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.749089] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.749095] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.749203] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.749212] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.749218] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.749224] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.749366] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.749376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.749382] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.749388] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.749504] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.749512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.749519] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.749524] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.757522] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.757535] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.757542] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.757548] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.757744] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.757753] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.757760] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.757765] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.757976] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.757985] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.757992] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.757997] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   31.758120] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   31.758130] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.758136] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.758142] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   32.009483] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   32.009495] codec_codec_ctl: set sample rate...
[   32.009630] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# d[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.697155] tisp_event_init: Initializing ISP event system
[   32.697163] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.697169] tisp_event_set_cb: Setting callback for event 4
[   32.697175] tisp_event_set_cb: Event 4 callback set to c0665f90
[   32.697181] tisp_event_set_cb: Setting callback for event 5
[   32.697187] tisp_event_set_cb: Event 5 callback set to c06667c0
[   32.697192] tisp_event_set_cb: Setting callback for event 7
[   32.697199] tisp_event_set_cb: Event 7 callback set to c0666024
[   32.697204] tisp_event_set_cb: Setting callback for event 9
[   32.697211] tisp_event_set_cb: Event 9 callback set to c06660ac
[   32.697216] tisp_event_set_cb: Setting callback for event 8
[   32.697222] tisp_event_set_cb: Event 8 callback set to c0666170
[   32.697228] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   32.697233] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.697240] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   32.697246] tisp_param_operate_init: Initializing parameter operations
[   32.697253] tisp_netlink_init: Initializing netlink communication
[   32.697285] tisp_netlink_init: Failed to create netlink socket
[   32.697293] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   32.697299] tisp_code_create_tuning_node: Device already created, skipping
[   32.697305] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   32.697312] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 846fe000 ***
[   32.697318] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   32.697325] tx_isp_subdev_pipo: entry - sd=846fe000, arg=80637cd8
[   32.697331] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 846fe000
[   32.697337] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   32.697343] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   32.697348] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   32.697353] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   32.697359] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   32.697366] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   32.697373] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   32.697379] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   32.697385] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   32.697392] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   32.697399] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   32.697405] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   32.697411] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   32.697418] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   32.697424] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   32.697430] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   32.697436] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   32.697441] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   32.697447] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   32.697453] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.697461] ispvic_frame_channel_qbuf: arg1=846fe000, arg2=  (null)
[   32.697467] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   32.697473] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   32.697479] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.697486] ispvic_frame_channel_s_stream: arg1=846fe000, arg2=1
[   32.697492] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846fe000
[   32.697499] ispvic_frame_channel_s_stream[1691]: streamon
[   32.697505] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.697511] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.697517] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.697523] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.697530] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   32.697535] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.697542] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.697548] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.697553] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.697559] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.697565] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[   32.697571] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.697577] *** vic_dev->active_buffer_count=4 ***
[   32.697583] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.697588] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.697595] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.697601] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   32.697607] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   32.697614] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   32.697620] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.697625] *** vic_core_s_stream: STREAM ON ***
[   32.697631] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   32.697637] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   32.697643] tx_isp_subdev_pipo: completed successfully, returning 0
[   32.697648] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   32.697656] *** VIC function pointers: qbuf=c0663b24, clearbuf=c0663af8, s_stream=c0663cd0 ***
[   32.697662] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   32.697668] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   32.697674] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   32.697679] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   32.697688] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   32.697696] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   32.697701] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   32.697707] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.697713] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   32.697717] ispcore_core_ops_init: Complete, result=0<6>[   32.697723] *** Channel 0: REQBUFS - Core ops init SUCCESS ***
[   32.697730] Channel 0: USERPTR mode - client will provide buffers
[   32.697736] Channel 0: USERPTR mode - 4 user buffers expected
[   32.697744] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85ff2880 ***
[   32.697751] *** Channel 0: VIC active_buffer_count set to 4 ***
[   32.697756] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.697763] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   32.697812] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.697822] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.697828] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.697835] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.697842] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.697849] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.697856] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.697863] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.697870] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.697877] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   32.697883] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.697890] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.697897] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.697905] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x846fe000, event=0x3000008 ***
[   32.697911] *** tx_isp_send_event_to_remote: vic_dev=0x846fe000 ***
[   32.697917] *** tx_isp_send_event_to_remote: event_handler=0xc0665470 ***
[   32.697925] *** tx_isp_send_event_to_remote: Calling event_handler(0x846fe000, 0x3000008, 0x80637db8) ***
[   32.697933] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=80637db8 ***
[   32.697939] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   32.697945] *** Channel 0: QBUF EVENT SUCCESS ***
[   32.697952] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.697960] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.697968] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   32.697975] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ff2880, vbm_buffer_count=1 ***
[   32.697982] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.697989] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.697995] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.698007] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.698014] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.698020] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.698026] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.698033] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.698041] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.698047] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.698055] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.698061] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.698067] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   32.698073] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.698079] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.698086] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.698093] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x846fe000, event=0x3000008 ***
[   32.698099] *** tx_isp_send_event_to_remote: vic_dev=0x846fe000 ***
[   32.698105] *** tx_isp_send_event_to_remote: event_handler=0xc0665470 ***
[   32.698113] *** tx_isp_send_event_to_remote: Calling event_handler(0x846fe000, 0x3000008, 0x80637db8) ***
[   32.698121] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=80637db8 ***
[   32.698127] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   32.698132] *** Channel 0: QBUF EVENT SUCCESS ***
[   32.698139] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.698147] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.698155] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   32.698162] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ff2880, vbm_buffer_count=2 ***
[   32.698168] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.698175] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.698181] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.698190] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.698197] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.698203] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.698209] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.698216] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.698223] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.698230] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.698237] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.698243] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.698249] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   32.698255] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.698262] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.698268] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.698275] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x846fe000, event=0x3000008 ***
[   32.698281] *** tx_isp_send_event_to_remote: vic_dev=0x846fe000 ***
[   32.698287] *** tx_isp_send_event_to_remote: event_handler=0xc0665470 ***
[   32.698295] *** tx_isp_send_event_to_remote: Calling event_handler(0x846fe000, 0x3000008, 0x80637db8) ***
[   32.698303] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=80637db8 ***
[   32.698309] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   32.698315] *** Channel 0: QBUF EVENT SUCCESS ***
[   32.698321] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.698329] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.698337] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   32.698344] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ff2880, vbm_buffer_count=3 ***
[   32.698351] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.698357] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.698363] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.698371] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.698378] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.698384] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.698390] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.698397] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   32.698405] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   32.698411] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.698419] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   32.698425] *** Channel 0: QBUF - Queue buffer index=3 ***
[   32.698431] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   32.703735] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   32.703747] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.703755] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.703761] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.703767] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.703772] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.703861] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   32.703870] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   32.703877] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.703885] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x846fe000, event=0x3000008 ***
[   32.703891] *** tx_isp_send_event_to_remote: vic_dev=0x846fe000 ***
[   32.703897] *** tx_isp_send_event_to_remote: event_handler=0xc0665470 ***
[   32.703905] *** tx_isp_send_event_to_remote: Calling event_handler(0x846fe000, 0x3000008, 0x80637db8) ***
[   32.703913] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=80637db8 ***
[   32.703919] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   32.703925] *** Channel 0: QBUF EVENT SUCCESS ***
[   32.703932] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   32.703940] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   32.703948] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   32.703955] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ff2880, vbm_buffer_count=4 ***
[   32.703962] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   32.703969] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   32.703975] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.704071] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.704081] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.704088] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.704094] Channel 0: STREAMON - Enqueuing buffers in driver
[   32.704101] *** Channel 0: STREAMON - Resetting core state from 3 to 2 (ready) ***
[   32.711199] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.711213] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.711219] *** Channel 0: Frame completion wait ***
[   32.711225] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.711231] *** Channel 0: Frame wait returned 10 ***
[   32.711237] *** Channel 0: Frame was ready, consuming it ***
[   32.711343] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.711352] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.711359] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.711365] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.711373] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   32.711380] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   32.711387] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   32.711394] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   32.711401] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   32.711408] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   32.711414] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   32.711421] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   32.711428] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   32.711435] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   32.711442] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   32.711449] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   32.711456] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   32.711462] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   32.711467] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   32.711473] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   32.711479] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   32.711484] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   32.711490] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   32.711495] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   32.711501] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   32.711507] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   32.711513] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   32.711520] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.711536] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.711543] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.711549] *** Channel 0: Frame completion wait ***
[   32.711555] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.811132] *** Channel 0: Frame wait returned 0 ***
[   32.811144] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.811165] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.811172] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.811179] *** Channel 0: Frame completion wait ***
[   32.811185] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.811191] *** Channel 0: Frame wait returned 10 ***
[   32.811196] *** Channel 0: Frame was ready, consuming it ***
[   32.811204] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.811211] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.811216] *** Channel 0: Frame completion wait ***
[   32.811222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.911156] *** Channel 0: DQBUF wait returned 0 ***
[   32.911167] *** Channel 0: DQBUF timeout, generating frame ***
[   32.911176] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.911216] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   32.911224] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.911231] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.911237] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.911242] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.911248] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.911366] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.911376] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.911382] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.911388] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.911397] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   32.911404] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   32.911411] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   32.911418] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   32.911425] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   32.911432] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   32.911438] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   32.911445] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   32.911452] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   32.911459] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   32.911466] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   32.911473] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   32.911480] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   32.911485] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   32.911491] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   32.911496] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   32.911502] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   32.911508] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   32.911513] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   32.911519] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   32.911524] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   32.911530] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   32.911536] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   32.911562] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.911581] *** Channel 0: Frame wait returned 0 ***
[   32.911588] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.911601] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.911608] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.911614] *** Channel 0: Frame completion wait ***
[   32.911620] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.911626] *** Channel 0: Frame wait returned 10 ***
[   32.911632] *** Channel 0: Frame was ready, consuming it ***
[   32.911640] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.911646] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.911652] *** Channel 0: Frame completion wait ***
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[   32.911658] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.921704] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.921717] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.921724] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.921730] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.921737] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.921744] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.921752] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.921759] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.921765] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.921772] *** Channel 0: QBUF - Core in READY state (2), calling CORE OPS INIT ***
[   32.921778] *** ispcore_core_ops_init: NEW ARCHITECTURE - Using core device, on=1 ***
[   32.921785] *** ispcore_core_ops_init: core_dev=846fe400 ****** ispcore_core_ops_init: Core device valid, current state=2 ***
[   32.921794] *** ispcore_core_ops_init: Frame sync work structure initialized ***<6>[   32.921800] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.921807] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   32.921814] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   32.921821] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   32.921828] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   32.921835] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   32.921842] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   32.921848] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   32.921856] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   32.921862] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   32.921870] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   32.921876] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   32.921884] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   32.921890] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   32.921896] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   32.921901] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   32.921907] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   32.921912] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   32.921918] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   32.921924] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   32.921929] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   32.921935] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   32.921940] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   32.921947] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   32.921953] ispcore_core_ops_init: Sensor available, skipping sensor_attr access for now
[   32.921958] ispcore_core_ops_init: Core device=846fe400, state=2*** ispcore_core_ops_init: INITIALIZING CORE (on=1) ***
[   32.921966] *** ispcore_core_ops_init: Current vic_state (core state): 2 ****** ispcore_core_ops_init: Core in ready state (2) - normal initialization ***
[   32.921976] *** ispcore_core_ops_init: Core state check passed, proceeding with initialization ***<6>[   32.921981] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.921988] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   32.922004] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   32.922011] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   32.922018] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   32.922025] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   32.922032] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   32.922037] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   32.922044] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   32.922051] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   32.922058] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   32.922064] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   32.922072] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   32.922078] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   32.922084] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   32.922090] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   32.922095] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   32.922101] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   32.922106] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   32.922112] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   32.922118] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   32.922123] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   32.922129] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   32.922135] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   32.922140] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   32.922146] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   32.922152] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   32.922159] tisp_init: Initializing ISP hardware for sensor (-1066726856x8275)
[   32.922164] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.922172] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   32.922178] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   32.922184] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.922190] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.922200] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066726856x8275)
[   32.922206] *** tisp_init: ISP control register set to enable processing pipeline ***
[   32.922213] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   32.922218] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   32.922224] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   32.922230] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   32.922237] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   32.922244] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   32.922250] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   32.922259] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   32.922265] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   32.922270] *** This should eliminate green frames by enabling proper color processing ***
[   32.922277] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   32.922282] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   32.922288] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   32.922294] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   32.922340] *** load_isp_tuning_file: File size = 159736 bytes ***
[   32.922937] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   32.922982] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   32.922989] *** tisp_init: Standard tuning parameters loaded successfully ***
[   32.922996] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   32.923041] *** load_isp_tuning_file: File size = 159736 bytes ***
[   32.923617] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   32.923662] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   32.923670] *** tisp_init: Custom tuning parameters loaded successfully ***
[   32.923676] tisp_set_csc_version: Setting CSC version 0
[   32.923684] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[   32.923690] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   32.923695] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   32.923700] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.923706] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   32.923712] *** tisp_init: ISP processing pipeline fully enabled ***
[   32.923718] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   32.923723] tisp_init: ISP memory buffers configured
[   32.923728] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.923736] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   32.923744] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.923757] tiziano_ae_params_refresh: AE parameters refreshed
[   32.923763] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.923769] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.923774] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.923780] tiziano_ae_para_addr: AE parameter addresses configured
[   32.923786] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.923821] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.923828] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.923835] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.923843] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.923860] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.923866] tisp_event_set_cb: Setting callback for event 1
[   32.923874] tisp_event_set_cb: Event 1 callback set to c06671b8
[   32.923880] tisp_event_set_cb: Setting callback for event 6
[   32.923886] tisp_event_set_cb: Event 6 callback set to c06662c8
[   32.923892] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.923899] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.923904] tiziano_awb_init: AWB hardware blocks enabled
[   32.923910] tiziano_gamma_init: Initializing Gamma processing
[   32.923915] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.923975] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.923980] tiziano_gib_init: Initializing GIB processing
[   32.923986] tiziano_lsc_init: Initializing LSC processing
[   32.923991] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.923998] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.924003] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.924065] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.924070] tiziano_ccm_init: Using linear CCM parameters
[   32.924076] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.924083] jz_isp_ccm: EV=64, CT=9984
[   32.924090] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.924095] cm_control: saturation=128
[   32.924101] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.924108] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.924112] tiziano_ccm_init: CCM initialized successfully
[   32.924118] tiziano_dmsc_init: Initializing DMSC processing
[   32.924123] tiziano_sharpen_init: Initializing Sharpening
[   32.924128] tiziano_sharpen_init: Using linear sharpening parameters
[   32.924134] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.924141] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.924147] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.924174] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.924179] tiziano_sharpen_init: Sharpening initialized successfully
[   32.924185] tiziano_sdns_init: Initializing SDNS processing
[   32.924194] tiziano_sdns_init: Using linear SDNS parameters
[   32.924199] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.924206] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.924212] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.924244] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.924250] tiziano_sdns_init: SDNS processing initialized successfully
[   32.924256] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.924262] tiziano_mdns_init: Using linear MDNS parameters
[   32.924272] tiziano_mdns_init: MDNS processing initialized successfully
[   32.924277] tiziano_clm_init: Initializing CLM processing
[   32.924282] tiziano_dpc_init: Initializing DPC processing
[   32.924288] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.924294] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.924300] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.924306] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.924321] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.924326] tiziano_hldc_init: Initializing HLDC processing
[   32.924333] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.924339] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.924346] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.924352] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.924357] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.924364] tisp_adr_set_params: Writing ADR parameters to registers
[   32.924396] tisp_adr_set_params: ADR parameters written to hardware
[   32.924402] tisp_event_set_cb: Setting callback for event 18
[   32.924409] tisp_event_set_cb: Event 18 callback set to c0665f64
[   32.924414] tisp_event_set_cb: Setting callback for event 2
[   32.924420] tisp_event_set_cb: Event 2 callback set to c0665f38
[   32.924426] tiziano_adr_init: ADR processing initialized successfully
[   32.924432] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.924438] tiziano_bcsh_init: Initializing BCSH processing
[   32.924442] tiziano_ydns_init: Initializing YDNS processing
[   32.924448] tiziano_rdns_init: Initializing RDNS processing
[   32.924453] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   32.924460] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   32.924465] tisp_gb_init: Initializing GB processing for WDR
[   32.924471] tisp_dpc_wdr_en: Enable DPC WDR mode
[   32.924476] tisp_lsc_wdr_en: Enable LSC WDR mode
[   32.924482] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   32.924487] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   32.924492] tisp_ccm_wdr_en: Enable CCM WDR mode
[   32.924498] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   32.924503] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   32.924508] tisp_adr_wdr_en: Enable ADR WDR mode
[   32.924514] tisp_defog_wdr_en: Enable Defog WDR mode
[   32.924520] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   32.924525] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   32.924530] tisp_ae_wdr_en: Enable AE WDR mode
[   32.924536] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   32.924540] tiziano_wdr_init: WDR processing initialized successfully
[   32.924546] tisp_gb_init: Initializing GB processing for WDR
[   32.924551] tisp_dpc_wdr_en: Enable DPC WDR mode
[   32.924556] tisp_lsc_wdr_en: Enable LSC WDR mode
[   32.924562] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   32.924567] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   32.924572] tisp_ccm_wdr_en: Enable CCM WDR mode
[   32.924578] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   32.924583] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   32.924588] tisp_adr_wdr_en: Enable ADR WDR mode
[   32.924594] tisp_defog_wdr_en: Enable Defog WDR mode
[   32.924599] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   32.924604] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   32.924610] tisp_ae_wdr_en: Enable AE WDR mode
[   32.924615] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   32.924620] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   32.924625] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   32.924638] *** tisp_init: AE0 buffer allocated at 0x00758000 ***
[   32.924646] *** CRITICAL FIX: data_b2f3c initialized to 0x80758000 (prevents stack corruption) ***
[   32.924654] *** tisp_init: AE1 buffer allocated at 0x00760000 ***
[   32.924660] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   32.924667] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   32.924674] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.924682] tiziano_ae_params_refresh: AE parameters refreshed
[   32.924687] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.924693] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.924698] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.924703] tiziano_ae_para_addr: AE parameter addresses configured
[   32.924710] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.924717] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.924723] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.924730] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.924738] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.924754] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.924759] tisp_event_set_cb: Setting callback for event 1
[   32.924766] tisp_event_set_cb: Event 1 callback set to c06671b8
[   32.924772] tisp_event_set_cb: Setting callback for event 6
[   32.924778] tisp_event_set_cb: Event 6 callback set to c06662c8
[   32.924784] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.924790] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.924795] tiziano_awb_init: AWB hardware blocks enabled
[   32.924800] tiziano_gamma_init: Initializing Gamma processing
[   32.924806] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.924865] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.924870] tiziano_gib_init: Initializing GIB processing
[   32.924875] tiziano_lsc_init: Initializing LSC processing
[   32.924880] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.924887] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.924892] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.924946] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.924952] tiziano_ccm_init: Using linear CCM parameters
[   32.924957] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.924963] jz_isp_ccm: EV=64, CT=9984
[   32.924969] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.924974] cm_control: saturation=128
[   32.924980] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.924986] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.924992] tiziano_ccm_init: CCM initialized successfully
[   32.924996] tiziano_dmsc_init: Initializing DMSC processing
[   32.925002] tiziano_sharpen_init: Initializing Sharpening
[   32.925007] tiziano_sharpen_init: Using linear sharpening parameters
[   32.925012] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.925019] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.925024] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.925050] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.925056] tiziano_sharpen_init: Sharpening initialized successfully
[   32.925061] tiziano_sdns_init: Initializing SDNS processing
[   32.925068] tiziano_sdns_init: Using linear SDNS parameters
[   32.925074] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.925080] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.925086] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.925118] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.925124] tiziano_sdns_init: SDNS processing initialized successfully
[   32.925130] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.925135] tiziano_mdns_init: Using linear MDNS parameters
[   32.925145] tiziano_mdns_init: MDNS processing initialized successfully
[   32.925150] tiziano_clm_init: Initializing CLM processing
[   32.925156] tiziano_dpc_init: Initializing DPC processing
[   32.925160] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.925166] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.925173] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.925178] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.925193] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.925198] tiziano_hldc_init: Initializing HLDC processing
[   32.925204] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.925210] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.925217] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.925223] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.925228] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.925234] tisp_adr_set_params: Writing ADR parameters to registers
[   32.925266] tisp_adr_set_params: ADR parameters written to hardware
[   32.925272] tisp_event_set_cb: Setting callback for event 18
[   32.925278] tisp_event_set_cb: Event 18 callback set to c0665f64
[   32.925284] tisp_event_set_cb: Setting callback for event 2
[   32.925290] tisp_event_set_cb: Event 2 callback set to c0665f38
[   32.925296] tiziano_adr_init: ADR processing initialized successfully
[   32.925302] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.925307] tiziano_bcsh_init: Initializing BCSH processing
[   32.925312] tiziano_ydns_init: Initializing YDNS processing
[   32.925317] tiziano_rdns_init: Initializing RDNS processing
[   32.925322] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.925328] tisp_event_init: Initializing ISP event system
[   32.925335] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.925341] tisp_event_set_cb: Setting callback for event 4
[   32.925347] tisp_event_set_cb: Event 4 callback set to c0665f90
[   32.925352] tisp_event_set_cb: Setting callback for event 5
[   32.925359] tisp_event_set_cb: Event 5 callback set to c06667c0
[   32.925364] tisp_event_set_cb: Setting callback for event 7
[   32.925371] tisp_event_set_cb: Event 7 callback set to c0666024
[   32.925376] tisp_event_set_cb: Setting callback for event 9
[   32.925382] tisp_event_set_cb: Event 9 callback set to c06660ac
[   32.925388] tisp_event_set_cb: Setting callback for event 8
[   32.925394] tisp_event_set_cb: Event 8 callback set to c0666170
[   32.925400] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   32.925406] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.925412] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   32.925418] tisp_param_operate_init: Initializing parameter operations
[   32.925424] tisp_netlink_init: Initializing netlink communication
[   32.925456] tisp_netlink_init: Failed to create netlink socket
[   32.925464] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   32.925470] tisp_code_create_tuning_node: Device already created, skipping
[   32.925476] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   32.925483] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 846fe000 ***
[   32.925489] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   32.925496] tx_isp_subdev_pipo: entry - sd=846fe000, arg=811c7cd8
[   32.925502] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 846fe000
[   32.925508] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   32.925513] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   32.925519] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   32.925524] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   32.925530] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   32.925537] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   32.925544] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   32.925550] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   32.925556] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   32.925563] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   32.925570] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   32.925576] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   32.925582] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   32.925588] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   32.925595] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   32.925601] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   32.925606] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   32.925612] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   32.925618] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   32.925624] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.925632] ispvic_frame_channel_qbuf: arg1=846fe000, arg2=  (null)
[   32.925639] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   32.925645] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   32.925650] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.925657] ispvic_frame_channel_s_stream: arg1=846fe000, arg2=1
[   32.925663] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846fe000
[   32.925670] ispvic_frame_channel_s_stream[1691]: streamon
[   32.925676] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.925682] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.925688] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.925694] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.925701] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   32.925706] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.925713] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.925719] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.925725] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.925730] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.925737] *** VIC BUFFER ACCESS: Found 4 VBM buffer addresses at 85ff2880 ***
[   32.925744] *** VIC BUFFER 0: Wrote VBM address 0x70d9000 to reg 0x318 ***
[   32.925752] *** VIC BUFFER 1: Wrote VBM address 0x73d6000 to reg 0x31c ***
[   32.925758] *** VIC BUFFER 2: Wrote VBM address 0x76d3000 to reg 0x320 ***
[   32.925766] *** VIC BUFFER 3: Wrote VBM address 0x79d0000 to reg 0x324 ***
[   32.925772] *** CRITICAL: VIC buffer addresses configured from VBM - hardware can now generate interrupts! ***
[   32.925778] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.925783] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.925790] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.925796] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   32.925802] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   32.925809] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846fe000, enable=1 ***
[   32.925815] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.925820] *** vic_core_s_stream: STREAM ON ***
[   32.925825] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   32.925830] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   32.925836] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   32.925842] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   32.925848] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   32.925856] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   32.925862] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   32.925868] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   32.925874] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   32.925880] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   32.925886] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   32.925891] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   32.925896] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   32.925902] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   32.925908] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.925916] *** tx_isp_get_sensor: subdevs[0] = 8520b800, ops = c0690640 ***
[   32.925923] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690658 ***
[   32.925930] *** tx_isp_get_sensor: subdevs[1] = 846fe000, ops = c06905d0 ***
[   32.925937] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690610 ***
[   32.925944] *** tx_isp_get_sensor: subdevs[2] = 85f7b400, ops = c0691474 ***
[   32.925951] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   32.925956] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   32.925964] *** tx_isp_get_sensor: subdevs[4] = 846fe400, ops = c06903f8 ***
[   32.925970] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690410 ***
[   32.925978] *** tx_isp_get_sensor: subdevs[5] = 846fec00, ops = c06b1ff8 ***
[   32.925985] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   32.925992] *** tx_isp_get_sensor: subdevs[6] = 846fec00, ops = c06b1ff8 ***
[   32.925998] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   32.926004] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   32.926010] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   32.926015] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   32.926021] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   32.926026] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   32.926032] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   32.926038] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   32.926044] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   32.926049] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   32.926056] *** tx_isp_get_sensor: Found real sensor at index 5: 846fec00 ***
[   32.926064] tx_isp_vic_start: Starting VIC unlock sequence
[   32.926069] tx_isp_vic_start: Wrote 2 to VIC control register
[   32.926074] tx_isp_vic_start: Wrote 4 to VIC control register
[   32.952378] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   32.952389] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   32.952395] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   32.952402] tx_isp_vic_start: ISP pipeline enabled
[   32.952407] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   32.952413] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   32.952419] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   32.952425] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   32.952430] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   32.952436] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   32.952442] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   32.952448] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   32.952453] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   32.952458] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   32.952466] *** tx_vic_enable_irq: ourISPdev=81128000, vic_dev=846fe000 ***
[   32.952472] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   32.952479] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   32.952486] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   32.952492] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   32.962491] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   32.962496] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   32.962502] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   32.962507] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   32.962512] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   32.962518] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   32.962524] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   32.962530] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   32.962536] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   32.962541] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   32.962550] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   32.962558] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   32.962567] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000000, FRAME_SIZE=0x00000000 ***
[   32.962575] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   32.962580] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   32.974427] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   32.974441] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   32.974448] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   32.974453] tx_isp_subdev_pipo: completed successfully, returning 0
[   32.974459] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   32.974468] *** VIC function pointers: qbuf=c0663b24, clearbuf=c0663af8, s_stream=c0663cd0 ***
[   32.974474] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   32.974480] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   32.974486] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   32.974492] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   32.974500] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   32.974508] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   32.974513] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   32.974519] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.974524] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   32.974529] ispcore_core_ops_init: Complete, result=0<6>[   32.974535] *** Channel 0: QBUF - Core ops init SUCCESS ***
[   32.974541] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.974549] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.974556] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.974563] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x846fe000, event=0x3000008 ***
[   32.974570] *** tx_isp_send_event_to_remote: vic_dev=0x846fe000 ***
[   32.974576] *** tx_isp_send_event_to_remote: event_handler=0xc0665470 ***
[   32.974584] *** tx_isp_send_event_to_remote: Calling event_handler(0x846fe000, 0x3000008, 0x811c7db8) ***
[   32.974591] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=811c7db8 ***
[   32.974598] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   32.974603] *** Channel 0: QBUF EVENT SUCCESS ***
[   32.974610] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.974618] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.974626] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   32.974634] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ff2880, vbm_buffer_count=4 ***
[   32.974640] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.974647] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.974666] *** Channel 0: Frame wait returned 4 ***
[   32.974673] *** Channel 0: Frame was ready, consuming it ***
[   32.974692] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.974700] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.974706] *** Channel 0: Frame completion wait ***
[   32.974712] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.974728] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8159   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      59093   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  tx-isp-core
 38:          0   jz-intc  isp-w02
 44:       7520   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:         20   jz-intc  jz-i2c.0
 70:         16   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
