{"vcs1":{"timestamp_begin":1682274163.864428140, "rt":0.87, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682274164.799840450, "rt":1.24, "ut":0.23, "st":0.26}}
{"link":{"timestamp_begin":1682274166.094891721, "rt":1.80, "ut":0.07, "st":1.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682274163.571445772}
{"VCS_COMP_START_TIME": 1682274163.571445772}
{"VCS_COMP_END_TIME": 1682274168.803436819}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340848}}
{"stitch_vcselab": {"peak_mem": 238988}}
