module sw_sb_ctrl(
/*
    –ß–∞—?—Ç—å –∏–Ω—Ç–µ—Ä—Ñ–µ–π—?–∞ –º–æ–¥—É–ª—?, –æ—Ç–≤–µ—á–∞—é—â–∞—? –∑–∞ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–µ –∫ —?–∏—?—Ç–µ–º–Ω–æ–π —à–∏–Ω–µ
*/
  input  logic        clk_i,
  input  logic        rst_i,
  input  logic        req_i,
  input  logic        write_enable_i,
  input  logic [31:0] addr_i,
  input  logic [31:0] write_data_i,  // –Ω–µ –∏—?–ø–æ–ª—å–∑—É–µ—Ç—?—?, –¥–æ–±–∞–≤–ª–µ–Ω –¥–ª—?
                                     // —?–æ–≤–º–µ—?—Ç–∏–º–æ—?—Ç–∏ —? —?–∏—?—Ç–µ–º–Ω–æ–π —à–∏–Ω–æ–π
  output logic [31:0] read_data_o,

/*
    –ß–∞—?—Ç—å –∏–Ω—Ç–µ—Ä—Ñ–µ–π—?–∞ –º–æ–¥—É–ª—?, –æ—Ç–≤–µ—á–∞—é—â–∞—? –∑–∞ –æ—Ç–ø—Ä–∞–≤–∫—É –∑–∞–ø—Ä–æ—?–æ–≤ –Ω–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ
    –ø—Ä–æ—Ü–µ—?—?–æ—Ä–Ω–æ–≥–æ —?–¥—Ä–∞
*/

  output logic        interrupt_request_o,
  input  logic        interrupt_return_i,

/*
    –ß–∞—?—Ç—å –∏–Ω—Ç–µ—Ä—Ñ–µ–π—?–∞ –º–æ–¥—É–ª—?, –æ—Ç–≤–µ—á–∞—é—â–∞—? –∑–∞ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–µ –∫ –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏
*/
  input logic [15:0]  sw_i
);

  logic     read_req;
  logic     write_req;

  logic [31:0]  rd_reg_Q;
  logic [31:0]  rd_reg_D;
  logic         rd_reg_en;

  logic         addr_is_valid;
  logic         sw_changed;

  assign    write_req           = req_i && write_enable_i;

  assign    addr_is_valid       = (addr_i == 32'b00_0000_00);
    
  assign    rd_reg_en           = read_req && addr_is_valid;
  assign    rd_reg_D            = {16'b0, sw_i};
    
  assign    sw_changed          = (rd_reg_D != rd_reg_Q);

  assign    interrupt_request_o = (sw_changed && !interrupt_return_i);
  assign    read_data_o         = rd_reg_Q;


  always_ff @(posedge clk_i) begin
    if(rst_i)
      rd_reg_Q <= 32'b0;
    else
      rd_reg_Q <= rd_reg_D;
  end
endmodule