# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/BCD_to_7segment.v" \
"../../../../lab3.srcs/sim_1/new/tb_BCD_to_7segment.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
