$date
	Tue Jan 24 20:31:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RockPaperScissors_test $end
$var wire 1 ! winB $end
$var wire 1 " winA $end
$var wire 1 # valid $end
$var wire 1 $ tie $end
$var reg 3 % inA [2:0] $end
$var reg 3 & inB [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#10000
1$
b1 %
#20000
b111 &
b0 %
#30000
1#
1!
b1 &
b10 %
#40000
1#
1"
0!
b100 %
#50000
0$
0"
b10 &
b10 %
#60000
0#
1$
b101 &
b1 %
#70000
1#
1"
b100 &
b10 %
#80000
