Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep  9 12:33:30 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Error_Test_wrapper_timing_summary_routed.rpt -pb Error_Test_wrapper_timing_summary_routed.pb -rpx Error_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Error_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   60          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (17)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Error_Test_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.147        0.000                      0                  651        0.132        0.000                      0                  651       41.160        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.147        0.000                      0                  495        0.132        0.000                      0                  495       41.160        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.480        0.000                      0                  156        0.817        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.147ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.963ns (19.928%)  route 3.869ns (80.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.727    10.009    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X9Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.157    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         88.157    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.147    

Slack (MET) :             78.147ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.963ns (19.928%)  route 3.869ns (80.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.727    10.009    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X9Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.157    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         88.157    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.147    

Slack (MET) :             78.147ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.963ns (19.928%)  route 3.869ns (80.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.727    10.009    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[1]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X9Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.157    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         88.157    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.147    

Slack (MET) :             78.147ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.963ns (19.928%)  route 3.869ns (80.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.727    10.009    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X9Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.157    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         88.157    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.147    

Slack (MET) :             78.399ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.963ns (20.662%)  route 3.698ns (79.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 88.205 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.555     9.838    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.510    88.205    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[4]/C
                         clock pessimism              0.272    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.237    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         88.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 78.399    

Slack (MET) :             78.399ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.963ns (20.662%)  route 3.698ns (79.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 88.205 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.555     9.838    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.510    88.205    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[6]/C
                         clock pessimism              0.272    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.237    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         88.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 78.399    

Slack (MET) :             78.444ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.963ns (20.879%)  route 3.649ns (79.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.507     9.789    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X7Y31          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.507    88.202    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y31          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/C
                         clock pessimism              0.272    88.474    
                         clock uncertainty           -0.035    88.439    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    88.234    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         88.234    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 78.444    

Slack (MET) :             78.605ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.963ns (21.619%)  route 3.492ns (78.381%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 88.205 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.349     9.631    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X5Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.510    88.205    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/C
                         clock pessimism              0.272    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.237    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         88.237    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 78.605    

Slack (MET) :             78.622ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.963ns (21.532%)  route 3.509ns (78.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.367     9.649    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X6Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[10]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    88.272    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.622    

Slack (MET) :             78.622ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.963ns (21.532%)  route 3.509ns (78.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.419     5.596 f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/Q
                         net (fo=4, routed)           1.295     6.891    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[21]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.296     7.187 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11/O
                         net (fo=1, routed)           0.800     7.987    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_11_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.124     8.111 f  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.047     9.158    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.367     9.649    Error_Test_i/Write_addresses_With_0/U0/write_data_buf0
    SLICE_X6Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    88.272    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.586     1.490    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y31          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[2]/Q
                         net (fo=1, routed)           0.087     1.718    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[2]
    SLICE_X6Y31          LUT4 (Prop_lut4_I1_O)        0.048     1.766 r  Error_Test_i/Write_addresses_With_0/U0/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Error_Test_i/Write_addresses_With_0/U0/write_data[2]_i_1_n_0
    SLICE_X6Y31          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y31          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[2]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.131     1.634    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.465    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[3]/Q
                         net (fo=1, routed)           0.080     1.686    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[3]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.045     1.731 r  Error_Test_i/Write_addresses_With_0/U0/write_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Error_Test_i/Write_addresses_With_0/U0/write_data[3]_i_1_n_0
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.829     1.978    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X8Y33          FDPE (Hold_fdpe_C_D)         0.121     1.599    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.494    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.091     1.726    Error_Test_i/UART_TXmod_0/U0/i_TX_Byte[0]
    SLICE_X2Y33          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y33          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.085     1.592    Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.494    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Error_Test_i/Write_addresses_With_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           0.087     1.722    Error_Test_i/RW_ROUTER_0/U0/A_write[10]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  Error_Test_i/RW_ROUTER_0/U0/A[10]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Error_Test_i/RW_ROUTER_0/U0/p_1_in[10]
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
                         clock pessimism             -0.502     1.507    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120     1.627    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.495    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/Q
                         net (fo=1, routed)           0.087     1.723    Error_Test_i/RW_ROUTER_0/U0/A_write[12]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  Error_Test_i/RW_ROUTER_0/U0/A[12]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Error_Test_i/RW_ROUTER_0/U0/p_1_in[12]
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120     1.628    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.465    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X9Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/Q
                         net (fo=1, routed)           0.087     1.693    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.045     1.738 r  Error_Test_i/Write_addresses_With_0/U0/write_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.738    Error_Test_i/Write_addresses_With_0/U0/write_data[13]_i_1_n_0
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.829     1.978    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X8Y33          FDPE (Hold_fdpe_C_D)         0.120     1.598    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.587     1.491    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[11]/Q
                         net (fo=1, routed)           0.052     1.707    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[11]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.752 r  Error_Test_i/Write_addresses_With_0/U0/write_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.752    Error_Test_i/Write_addresses_With_0/U0/write_data[11]_i_1_n_0
    SLICE_X7Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.005    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[11]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X7Y32          FDPE (Hold_fdpe_C_D)         0.092     1.596    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.494    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Error_Test_i/Read_WithError_0/U0/o_TX_data_reg[4]/Q
                         net (fo=1, routed)           0.122     1.757    Error_Test_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X2Y33          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y33          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.084     1.591    Error_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.495    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X5Y39          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/Q
                         net (fo=1, routed)           0.097     1.733    Error_Test_i/RW_ROUTER_0/U0/A_write[16]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.778 r  Error_Test_i/RW_ROUTER_0/U0/A[16]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Error_Test_i/RW_ROUTER_0/U0/p_1_in[16]
    SLICE_X4Y39          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y39          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[16]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.091     1.599    Error_Test_i/RW_ROUTER_0/U0/A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/A_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.494    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Error_Test_i/Write_addresses_With_0/U0/A_reg[11]/Q
                         net (fo=1, routed)           0.140     1.775    Error_Test_i/RW_ROUTER_0/U0/A_write[11]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.046     1.821 r  Error_Test_i/RW_ROUTER_0/U0/A[11]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Error_Test_i/RW_ROUTER_0/U0/p_1_in[11]
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
                         clock pessimism             -0.502     1.507    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.131     1.638    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y39    Error_Test_i/RW_ROUTER_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y39    Error_Test_i/RW_ROUTER_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y37    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.580ns (13.353%)  route 3.763ns (86.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.494 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.027     9.520    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X8Y33          FDPE                                         f  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.361    88.001    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         88.001    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.580ns (13.353%)  route 3.763ns (86.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.494 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.027     9.520    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X8Y33          FDPE                                         f  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.361    88.001    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                         88.001    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.580ns (13.353%)  route 3.763ns (86.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.494 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.027     9.520    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X8Y33          FDPE                                         f  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[1]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.361    88.001    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.001    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.580ns (13.353%)  route 3.763ns (86.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.494 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.027     9.520    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X8Y33          FDPE                                         f  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.443    88.138    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X8Y33          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.361    88.001    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.001    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.724ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.572ns (14.709%)  route 3.317ns (85.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.580     9.066    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y27         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    88.131    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y27         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[14]/C
                         clock pessimism              0.259    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.565    87.790    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[14]
  -------------------------------------------------------------------
                         required time                         87.790    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 78.724    

Slack (MET) :             78.724ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.572ns (14.709%)  route 3.317ns (85.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.580     9.066    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y27         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    88.131    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y27         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[8]/C
                         clock pessimism              0.259    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.565    87.790    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[8]
  -------------------------------------------------------------------
                         required time                         87.790    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 78.724    

Slack (MET) :             78.766ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.572ns (14.709%)  route 3.317ns (85.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.580     9.066    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y27         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    88.131    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y27         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[15]/C
                         clock pessimism              0.259    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.523    87.832    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[15]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 78.766    

Slack (MET) :             78.766ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.572ns (14.709%)  route 3.317ns (85.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.580     9.066    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y27         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    88.131    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y27         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/C
                         clock pessimism              0.259    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.523    87.832    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 78.766    

Slack (MET) :             78.867ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.572ns (15.262%)  route 3.176ns (84.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.439     8.925    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y28         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.438    88.133    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y28         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X12Y28         FDPE (Recov_fdpe_C_PRE)     -0.565    87.792    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 78.867    

Slack (MET) :             78.909ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.572ns (15.262%)  route 3.176ns (84.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.737     7.370    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.116     7.486 f  Error_Test_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.439     8.925    Error_Test_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X12Y28         FDPE                                         f  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.438    88.133    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y28         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X12Y28         FDPE (Recov_fdpe_C_PRE)     -0.523    87.834    Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 78.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/mess_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.486%)  route 0.574ns (75.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.195     2.255    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X1Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/mess_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X1Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/mess_cnt_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    Error_Test_i/Read_WithError_0/U0/mess_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/o_TX_DV_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.486%)  route 0.574ns (75.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.195     2.255    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X1Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/o_TX_DV_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X1Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/o_TX_DV_reg/C
                         clock pessimism             -0.479     1.531    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    Error_Test_i/Read_WithError_0/U0/o_TX_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.305%)  route 0.612ns (76.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.234     2.294    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y34          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[0]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.305%)  route 0.612ns (76.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.234     2.294    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y34          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.305%)  route 0.612ns (76.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.234     2.294    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y34          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[2]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.305%)  route 0.612ns (76.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.234     2.294    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y34          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[3]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.952%)  route 0.624ns (77.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.246     2.306    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.952%)  route 0.624ns (77.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.246     2.306    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.952%)  route 0.624ns (77.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.246     2.306    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.952%)  route 0.624ns (77.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.246     2.306    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X2Y35          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     2.010    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.842    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 3.976ns (41.281%)  route 5.655ns (58.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X3Y36          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.655    11.288    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.808 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.808    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.119ns (42.908%)  route 5.480ns (57.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X3Y36          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     5.596 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           5.480    11.076    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.700    14.776 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.776    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 4.099ns (44.679%)  route 5.075ns (55.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           5.075    10.668    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.680    14.347 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.347    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 3.961ns (44.629%)  route 4.914ns (55.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           4.914    10.544    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.049 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.049    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.160ns (47.255%)  route 4.644ns (52.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.632     5.176    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.644    10.298    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.682    13.980 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.980    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 4.029ns (45.855%)  route 4.758ns (54.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.631     5.175    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           4.758    10.451    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.962 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.962    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.039ns (46.242%)  route 4.696ns (53.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.631     5.175    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.696    10.389    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.910 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.910    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 4.098ns (46.945%)  route 4.631ns (53.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           4.631    10.224    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.679    13.903 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.903    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 4.171ns (48.263%)  route 4.471ns (51.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.631     5.175    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.471    10.124    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.693    13.817 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.817    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.156ns (48.336%)  route 4.442ns (51.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.631     5.175    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/Q
                         net (fo=1, routed)           4.442    10.095    A_OBUF[11]
    N3                   OBUF (Prop_obuf_I_O)         3.678    13.774 r  A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.774    A[11]
    N3                                                                r  A[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/WE_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.186ns (24.499%)  route 0.573ns (75.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.378     2.015    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     2.060 r  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.195     2.255    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X6Y35          LDCE                                         r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.367ns (78.942%)  route 0.365ns (21.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.495    Error_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y35          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.365     2.000    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.226 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.026ns (46.816%)  route 1.166ns (53.184%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.460    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y27         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.608 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[9]/Q
                         net (fo=1, routed)           1.166     2.773    gen_iobuf[9].iobuf_inst/T
    W4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.651 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.651    DQ[9]
    W4                                                                r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 0.988ns (43.911%)  route 1.262ns (56.089%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.460    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y28         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.624 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           1.262     2.886    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.710 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.710    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.025ns (44.491%)  route 1.279ns (55.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.460    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y28         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDPE (Prop_fdpe_C_Q)         0.148     1.608 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           1.279     2.886    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.763 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.763    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.025ns (44.491%)  route 1.279ns (55.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.560     1.464    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y32         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.612 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.279     2.890    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.767 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.767    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.025ns (44.491%)  route 1.279ns (55.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.563     1.467    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y37         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.148     1.615 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.279     2.893    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.770 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.770    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 0.988ns (41.966%)  route 1.366ns (58.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.562     1.466    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y35         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.366     2.996    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.820 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.820    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 0.988ns (41.966%)  route 1.366ns (58.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.563     1.467    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y37         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.366     2.997    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.821 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.821    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.025ns (43.437%)  route 1.335ns (56.563%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.558     1.462    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X12Y30         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDPE (Prop_fdpe_C_Q)         0.148     1.610 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           1.335     2.944    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.821 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.821    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.587ns (28.287%)  route 4.023ns (71.713%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.675     5.138    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124     5.262 r  Error_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.348     5.610    Error_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.516     4.881    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y42          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.587ns (28.292%)  route 4.022ns (71.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.675     5.138    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124     5.262 r  Error_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.347     5.609    Error_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.515     4.880    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.613ns (30.503%)  route 3.675ns (69.497%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.675     5.138    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.150     5.288 r  Error_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.288    Error_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.516     4.881    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 1.463ns (29.955%)  route 3.421ns (70.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.421     4.884    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.516     4.881    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.453ns (30.183%)  route 3.361ns (69.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.361     4.814    Error_Test_i/Read_WithError_0/U0/DQ_i[0]
    SLICE_X5Y35          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.512     4.877    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y35          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.450ns (30.836%)  route 3.251ns (69.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.251     4.701    Error_Test_i/Read_WithError_0/U0/DQ_i[8]
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.507     4.872    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 1.453ns (31.100%)  route 3.220ns (68.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.220     4.673    Error_Test_i/Read_WithError_0/U0/DQ_i[4]
    SLICE_X5Y35          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.512     4.877    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y35          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.477ns (31.641%)  route 3.190ns (68.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.190     4.667    Error_Test_i/Read_WithError_0/U0/DQ_i[14]
    SLICE_X6Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.510     4.875    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X6Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.456ns (31.431%)  route 3.175ns (68.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.175     4.631    Error_Test_i/Read_WithError_0/U0/DQ_i[9]
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.507     4.872    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.469ns (31.762%)  route 3.155ns (68.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.155     4.624    Error_Test_i/Read_WithError_0/U0/DQ_i[1]
    SLICE_X4Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.510     4.875    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/Read_WithError_0/U0/WE_n_reg/G
                            (positive level-sensitive latch)
  Destination:            Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.232ns (53.997%)  route 0.198ns (46.003%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          LDCE                         0.000     0.000 r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/G
    SLICE_X6Y35          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           0.198     0.379    Error_Test_i/RW_ROUTER_0/U0/WE_n_read
    SLICE_X4Y35          LUT3 (Prop_lut3_I0_O)        0.051     0.430 r  Error_Test_i/RW_ROUTER_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     0.430    Error_Test_i/RW_ROUTER_0/U0/WE_n_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.216ns (14.325%)  route 1.293ns (85.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.293     1.510    Error_Test_i/Read_WithError_0/U0/DQ_i[11]
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.217ns (13.968%)  route 1.337ns (86.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.337     1.554    Error_Test_i/Read_WithError_0/U0/DQ_i[13]
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.212ns (13.442%)  route 1.368ns (86.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.368     1.581    Error_Test_i/Read_WithError_0/U0/DQ_i[7]
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.066%)  route 1.360ns (85.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.360     1.583    Error_Test_i/Read_WithError_0/U0/DQ_i[2]
    SLICE_X4Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.006    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.239ns (14.784%)  route 1.375ns (85.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.375     1.613    Error_Test_i/Read_WithError_0/U0/DQ_i[3]
    SLICE_X3Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.236ns (14.568%)  route 1.385ns (85.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.385     1.621    Error_Test_i/Read_WithError_0/U0/DQ_i[6]
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.224ns (13.773%)  route 1.402ns (86.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.402     1.626    Error_Test_i/Read_WithError_0/U0/DQ_i[15]
    SLICE_X6Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.006    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X6Y33          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.226ns (13.775%)  route 1.417ns (86.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.417     1.644    Error_Test_i/Read_WithError_0/U0/DQ_i[5]
    SLICE_X3Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.006    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y31          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.231ns (14.000%)  route 1.419ns (86.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.419     1.650    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.863     2.012    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/C





