Command: vcs -full64 -sverilog -debug_all -timescale=1ns/1ps c880.v tb_c880.v -l \
compile.log
                         Chronologic VCS (TM)
       Version N-2017.12-SP2_Full64 -- Thu Feb  8 18:51:54 2024
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'c880.v'
Parsing design file 'tb_c880.v'
Top Level Modules:
       tb_c880
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_c880
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/EDA/Synopsys/vcs-mx/linux64/lib \
-L/home/EDA/Synopsys/vcs-mx/linux64/lib -lcmsg     _48961_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/EDA/Synopsys/vcs-mx/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /home/EDA/Synopsys/vcs-mx/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .560 seconds to compile + .037 seconds to elab + 1.568 seconds to link
