@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.
@N: CG364 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.
@N: CL159 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/cu_top_0.v":8:10:8:12|Input clk is unused.
@N: CL159 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/cu_top_0.v":9:10:9:14|Input rst_n is unused.
@N|Running in 64-bit mode
@N: NF107 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/tumo/fpga-workspace/dip-to-led/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

