Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Carlos/Desktop/LAB1/parte2/reg_mux_tb_isim_beh.exe -prj C:/Users/Carlos/Desktop/LAB1/parte2/reg_mux_tb_beh.prj work.reg_mux_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Carlos/Desktop/LAB1/parte2/reg_mux.vhd" into library work
Parsing VHDL file "C:/Users/Carlos/Desktop/LAB1/parte2/reg_mux_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg_mux [reg_mux_default]
Compiling architecture testbench of entity reg_mux_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Carlos/Desktop/LAB1/parte2/reg_mux_tb_isim_beh.exe
Fuse Memory Usage: 30196 KB
Fuse CPU Usage: 764 ms
