{"Source Block": ["oh/stubs/hdl/PLLE2_BASE.v@55:65@HdlStmAssign", "   output CLKOUT5;\n   output CLKFBOUT;\n\n\n   //Not a correct model\n   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n"], "Clone Blocks": [["oh/stubs/hdl/PLLE2_BASE.v@59:69", "   //Not a correct model\n   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n   assign CLKFBOUT=CLKIN1;\n   \n"], ["oh/stubs/hdl/PLLE2_BASE.v@58:68", "\n   //Not a correct model\n   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n   assign CLKFBOUT=CLKIN1;\n"], ["oh/stubs/hdl/PLLE2_BASE.v@56:66", "   output CLKFBOUT;\n\n\n   //Not a correct model\n   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n"], ["oh/stubs/hdl/PLLE2_BASE.v@57:67", "\n\n   //Not a correct model\n   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n"], ["oh/stubs/hdl/PLLE2_BASE.v@62:70", "   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n   assign CLKFBOUT=CLKIN1;\n   \nendmodule // PLLE2_BASE\n"], ["oh/stubs/hdl/PLLE2_BASE.v@61:70", "   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n   assign CLKFBOUT=CLKIN1;\n   \nendmodule // PLLE2_BASE\n"], ["oh/stubs/hdl/PLLE2_BASE.v@60:70", "   assign CLKFB=CLKIN1;\n   assign LOCKED=1'b0;\n   assign CLKOUT0=CLKIN1;\n   assign CLKOUT1=CLKIN1;\n   assign CLKOUT2=CLKIN1;\n   assign CLKOUT3=CLKIN1;\n   assign CLKOUT4=CLKIN1;\n   assign CLKOUT5=CLKIN1;\n   assign CLKFBOUT=CLKIN1;\n   \nendmodule // PLLE2_BASE\n"]], "Diff Content": {"Delete": [[60, "   assign CLKFB=CLKIN1;\n"]], "Add": [[60, "   assign CLKFBOUT=CLKIN1;\n"]]}}