{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 03:02:54 2017 " "Info: Processing started: Mon Oct 09 03:02:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] register regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 149.61 MHz 6.684 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.61 MHz between source memory \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]\" and destination register \"regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 6.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.430 ns + Longest memory register " "Info: + Longest memory to register delay is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] 1 MEM M4K_X41_Y23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y23; Fanout = 11; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.461 ns) 1.991 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~19 2 COMB LCCOMB_X33_Y23_N6 10 " "Info: 2: + IC(1.432 ns) + CELL(0.461 ns) = 1.991 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 10; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.322 ns) 3.241 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~53 3 COMB LCCOMB_X33_Y22_N22 1 " "Info: 3: + IC(0.928 ns) + CELL(0.322 ns) = 3.241 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~53'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.178 ns) 4.562 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~55 4 COMB LCCOMB_X35_Y23_N0 3 " "Info: 4: + IC(1.143 ns) + CELL(0.178 ns) = 4.562 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~55'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 5.051 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~20 5 COMB LCCOMB_X35_Y23_N14 5 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 5.051 ns; Loc. = LCCOMB_X35_Y23_N14; Fanout = 5; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.178 ns) 6.334 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 6 COMB LCCOMB_X32_Y23_N18 1 " "Info: 6: + IC(1.105 ns) + CELL(0.178 ns) = 6.334 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 1; COMB Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.430 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X32_Y23_N19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.430 ns; Loc. = LCFF_X32_Y23_N19; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 23.50 % ) " "Info: Total cell delay = 1.511 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.919 ns ( 76.50 % ) " "Info: Total interconnect delay = 4.919 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 1.432ns 0.928ns 1.143ns 0.311ns 1.105ns 0.000ns } { 0.098ns 0.461ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns - Smallest " "Info: - Smallest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X32_Y23_N19 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X32_Y23_N19; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.915 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.724 ns) 2.915 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] 3 MEM M4K_X41_Y23 11 " "Info: 3: + IC(0.927 ns) + CELL(0.724 ns) = 2.915 ns; Loc. = M4K_X41_Y23; Fanout = 11; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.03 % ) " "Info: Total cell delay = 1.750 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 39.97 % ) " "Info: Total interconnect delay = 1.165 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 1.432ns 0.928ns 1.143ns 0.311ns 1.105ns 0.000ns } { 0.098ns 0.461ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 SP\[1\] clk 6.805 ns memory " "Info: tsu for memory \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"SP\[1\]\", clock pin = \"clk\") is 6.805 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.703 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns SP\[1\] 1 PIN PIN_C1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C1; Fanout = 1; PIN Node = 'SP\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.911 ns) + CELL(0.521 ns) 7.316 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 2 COMB LCCOMB_X26_Y23_N28 4 " "Info: 2: + IC(5.911 ns) + CELL(0.521 ns) = 7.316 ns; Loc. = LCCOMB_X26_Y23_N28; Fanout = 4; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.159 ns) 9.703 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y23 17 " "Info: 3: + IC(2.228 ns) + CELL(0.159 ns) = 9.703 ns; Loc. = M4K_X41_Y23; Fanout = 17; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.564 ns ( 16.12 % ) " "Info: Total cell delay = 1.564 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 83.88 % ) " "Info: Total interconnect delay = 8.139 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { SP[1] {} SP[1]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.911ns 2.228ns } { 0.000ns 0.884ns 0.521ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.938 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.747 ns) 2.938 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y23 17 " "Info: 3: + IC(0.927 ns) + CELL(0.747 ns) = 2.938 ns; Loc. = M4K_X41_Y23; Fanout = 17; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.35 % ) " "Info: Total cell delay = 1.773 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 39.65 % ) " "Info: Total interconnect delay = 1.165 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { SP[1] {} SP[1]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.911ns 2.228ns } { 0.000ns 0.884ns 0.521ns 0.159ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Flags\[2\] ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 13.599 ns register " "Info: tco from clock \"clk\" to destination pin \"Flags\[2\]\" through register \"ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 13.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y22_N21 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X33_Y22_N21; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.469 ns + Longest register pin " "Info: + Longest register to pin delay is 10.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X33_Y22_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N21; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.495 ns) 1.369 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB LCCOMB_X34_Y22_N0 2 " "Info: 2: + IC(0.874 ns) + CELL(0.495 ns) = 1.369 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.449 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X34_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.449 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.529 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 4 COMB LCCOMB_X34_Y22_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.529 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.609 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 5 COMB LCCOMB_X34_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.609 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.067 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~8 6 COMB LCCOMB_X34_Y22_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.067 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.544 ns) 3.162 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~40 7 COMB LCCOMB_X34_Y22_N18 1 " "Info: 7: + IC(0.551 ns) + CELL(0.544 ns) = 3.162 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~40'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 4.477 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~41 8 COMB LCCOMB_X36_Y23_N6 3 " "Info: 8: + IC(1.137 ns) + CELL(0.178 ns) = 4.477 ns; Loc. = LCCOMB_X36_Y23_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~41'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.545 ns) 5.859 ns ALU:inst\|inst27~0 9 COMB LCCOMB_X32_Y23_N6 1 " "Info: 9: + IC(0.837 ns) + CELL(0.545 ns) = 5.859 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 1; COMB Node = 'ALU:inst\|inst27~0'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 6.716 ns ALU:inst\|inst27~2 10 COMB LCCOMB_X32_Y23_N0 1 " "Info: 10: + IC(0.312 ns) + CELL(0.545 ns) = 6.716 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = 'ALU:inst\|inst27~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { ALU:inst|inst27~0 ALU:inst|inst27~2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(2.986 ns) 10.469 ns Flags\[2\] 11 PIN PIN_H12 0 " "Info: 11: + IC(0.767 ns) + CELL(2.986 ns) = 10.469 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'Flags\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.991 ns ( 57.23 % ) " "Info: Total cell delay = 5.991 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 42.77 % ) " "Info: Total interconnect delay = 4.478 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 {} ALU:inst|inst27~0 {} ALU:inst|inst27~2 {} Flags[2] {} } { 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.551ns 1.137ns 0.837ns 0.312ns 0.767ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.178ns 0.545ns 0.545ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 {} ALU:inst|inst27~0 {} ALU:inst|inst27~2 {} Flags[2] {} } { 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.551ns 1.137ns 0.837ns 0.312ns 0.767ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.178ns 0.545ns 0.545ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SP\[0\] address\[0\] 12.406 ns Longest " "Info: Longest tpd from source pin \"SP\[0\]\" to destination pin \"address\[0\]\" is 12.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns SP\[0\] 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'SP\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[0] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.802 ns) + CELL(0.521 ns) 7.186 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23 2 COMB LCCOMB_X26_Y23_N6 5 " "Info: 2: + IC(5.802 ns) + CELL(0.521 ns) = 7.186 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.323 ns" { SP[0] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(3.006 ns) 12.406 ns address\[0\] 3 PIN PIN_H15 0 " "Info: 3: + IC(2.214 ns) + CELL(3.006 ns) = 12.406 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'address\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 address[0] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 35.39 % ) " "Info: Total cell delay = 4.390 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.016 ns ( 64.61 % ) " "Info: Total interconnect delay = 8.016 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.406 ns" { SP[0] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 address[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.406 ns" { SP[0] {} SP[0]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} address[0] {} } { 0.000ns 0.000ns 5.802ns 2.214ns } { 0.000ns 0.863ns 0.521ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] ld/cnt clk -3.807 ns register " "Info: th for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is -3.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y23_N27 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.944 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ld/cnt 1 PIN PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.329 ns) + CELL(0.178 ns) 6.370 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16 2 COMB LCCOMB_X26_Y23_N0 3 " "Info: 2: + IC(5.329 ns) + CELL(0.178 ns) = 6.370 ns; Loc. = LCCOMB_X26_Y23_N0; Fanout = 3; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 6.848 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20 3 COMB LCCOMB_X26_Y23_N26 1 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 6.848 ns; Loc. = LCCOMB_X26_Y23_N26; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.944 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X26_Y23_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.944 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.315 ns ( 18.94 % ) " "Info: Total cell delay = 1.315 ns ( 18.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 81.06 % ) " "Info: Total interconnect delay = 5.629 ns ( 81.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.329ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.329ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 03:02:55 2017 " "Info: Processing ended: Mon Oct 09 03:02:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
