# ğŸ§­ Strategy Roadmap â€” Device-Level Fabric Acceleration

The Ternary Fabric project implements a "Fabric Illusion" where the accelerator acts as a semantic memory and compute substrate, transparently offloading AI workloads from a binary host.

---

## ğŸ§± Execution Model

```
Application (e.g. llama.cpp)
   â†“
Virtual Memory (OS)
   â†“
Fabric Interposer (LD_PRELOAD)
   â†“
Global Orchestrator (libtfmbs_device.so)
   â†“
Fabric Instance (Emulator / Hardware)
```

---

## ğŸ Completed Phases (0â€“21)

### Phase 0: Device Contract âœ…
- Defined the normative ABI for TFMBS memory and execution.
- Deliverable: `specs/TFMBS_DEVICE_SPEC.md`.

### Phase 1: Bit-Exact Emulator âœ…
- Software-side reference for PT-5 packing and Zero-Skip logic.
- Deliverable: `src/fabric_emulator.c`.

### Phase 2: Memory Interposition âœ…
- Transparent redirection of host allocations (`malloc`, `mmap`).
- Deliverable: `bin/libtfmbs_intercept.so`.

### Phase 3: Pattern Recognition âœ…
- Real-time detection of weight-loading and compute scans via `SIGSEGV` traps.
- Deliverable: Interposer-level heuristic engine.

### Phase 4: Weight Residency âœ…
- Automatic migration and packing (RAW â†’ PT-5) of resident weights.
- Deliverable: Residency pool management in `libtfmbs_device.so`.

### Phase 5: Execution Injection âœ…
- Transparent offloading of GEMV compute loops to Fabric kernels.
- Deliverable: **CPU Short-Circuiting** logic.

### Phase 6: Zero-Skip Hardware âœ…
- Activation of lane-level gating to exploit ternary sparsity.
- Deliverable: Gated logic in `src/fabric_emulator.c`.

### Phase 7: Paging & Eviction âœ…
- LRU-based block allocation for models exceeding Fabric memory.
- Deliverable: Page-aligned block allocator with pinning support.

### Phase 8: Asynchronous Pipelining âœ…
- Decoupling of host processing from Fabric execution via command queues.
- Deliverable: Worker thread and background GEMV submission.

### Phase 9: Integrated Telemetry âœ…
- Real-time visibility into sparsity, residency, and cycle counts.
- Deliverable: Terminal dashboard and telemetry logging.

### Phase 10: Hardware Path (Mock) âœ…
- Transition to kernel-space driver interface via IOCTLs.
- Deliverable: `/dev/tfmbs` mock driver and HAL.

### Phase 11: Multi-Tile Scaling âœ…
- Workload partitioning across parallel tiles (15 lanes per tile).
- Deliverable: `tile_mask` support in execution kernels.

### Phase 12: PyTorch Integration âœ…
- "Fabric Illusion" support for high-level deep learning frameworks.
- Deliverable: `TFMBSLinear` module and autograd functions.

### Phase 13: Large-Model Batching âœ…
- Optimizing for models exceeding 70B+ parameters.
- Deliverable: Asynchronous pre-fetch and double-buffering.

### Phase 14: GGUF Model Support âœ…
- Direct loading of quantized GGUF weight blocks into Fabric memory.
- Deliverable: `pytfmbs.gguf` reader and packer.

### Phase 15: Experimental Kernel Maturation âœ…
- Promotion of reference kernels to full hardware acceleration (RTL).
- Deliverable: T-GEMM, T-Conv3D, T-LSTM, and T-Attention RTL.

### Phase 18: Workload Maturation & Measurement âœ…
- Establishing a rigorous three-tier benchmark plane and cost model.
- Deliverable: **Fabric Cost** and **Economic Efficiency** KPIs.

### Phase 19: Data-Driven Adaptation âœ…
- Using metrics to drive autonomous scheduling and hysteresis.
- Deliverable: `economic_metrics.csv` and cost-aware scheduling.

### Phase 20: Learning & Self-Tuning âœ…
- Hill-climbing feedback loops for cost coefficients and batch sizes.
- Deliverable: Adaptive scheduler weighting and eviction priorities.

### Phase 21: Predictive Multi-Fabric Orchestration âœ…
- System-level management across multiple isolated Fabric Instances.
- Deliverables:
  - **Global Orchestrator:** Dynamic task distribution.
  - **Predictive Scheduler:** 5-kernel lookahead mechanism.
  - **Cross-Fabric Fusion:** Dependency-aware locality optimization.
  - **Three-Stage Pipeline:** Pre-fetch -> Execute -> Commit.

---

## ğŸ“ Discrepancies & Notes
- All phases up to 21 are fully implemented in the emulator.
- Physical hardware synthesis (Phase 15/21) is verified against the XC7Z020 target.
- Hardware path (Phase 10) remains in "Mock" state for host-side verification.
