0000001 001  NULL    **6;0;START              
0000001 002  -----   -----                    
0000002 010  RT      Today                    T1.1.2 
0000002 020  II      at                       Z5 
0000002 030  APPGE   their                    Z8 
0000002 040  MC      2016                     N1 T1.2 T3 T1.3 N3.2 
0000002 050  NP1     GPU                      Z99 
0000002 060  NN1     Technology               Y1 
0000002 070  NN1     Conference               S1.1.3+ 
0000002 071  ,       ,                        
0000002 080  NP1     NVIDIA                   Z99 
0000002 090  VVD     announced                Q2.2 
0000002 100  AT      the                      Z5 
0000002 110  MD      first                    N4 
0000002 120  IO      of                       Z5 
0000002 130  APPGE   their                    Z8 
0000002 140  JJ      Pascal                   Z1mf Y2 
0000002 150  NN1     architecture             H1 O4.1 
0000002 160  VVD     powered                  A1.1.1 
0000002 170  NP1     Tesla                    Z99 
0000002 180  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000002 181  ,       ,                        
0000002 190  AT      the                      Z5 
0000002 200  NP1     Tesla                    Z99 
0000002 210  FO      P100                     Z99 
0000002 211  .       .                        
0000002 212  -----   -----                    
0000002 220  AT      The                      Z5 
0000002 230  FO      P100                     Z99 
0000002 240  VBZ     is                       A3+ Z5 
0000002 250  AT      the                      Z5 
0000002 260  MD      first                    N4 
0000002 270  JJ      major                    A11.1+ N3.2+ 
0000002 280  NN1     update                   T1.1.2/Q1.1 
0000002 290  II      to                       Z5 
0000002 300  AT      the                      Z5 
0000002 310  NP1     Tesla                    Z1mf[i1.2.1 Z3c[i1.2.1 
0000002 320  NP1     HPC                      Z1mf[i1.2.2 Z3c[i1.2.2 
0000002 330  NN1     family                   S4c A4.1c 
0000002 340  CS      since                    Z5 
0000002 350  AT      the                      Z5 
0000002 360  NN1     launch                   M4fn M5 T2+ 
0000002 370  IO      of                       Z5 
0000002 380  AT      the                      Z5 
0000002 390  MD      first                    N4 
0000002 400  NN1     Kepler                   Z99 
0000002 410  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000002 420  II      in                       Z5 
0000002 430  JJ      late                     T4- L1- T1.1 
0000002 440  MC      2012                     N1 T1.2 T3 T1.3 N3.2 
0000002 441  ,       ,                        
0000002 450  CC      and                      Z5 
0000002 460  VVZ     represents               Q1.1 A6.2+ S1.1.3 A5.4- K4 
0000002 470  AT1     a                        Z5 
0000002 480  RG      very                     A13.3 
0000002 490  JJ      sizable                  N3.2+ 
0000002 500  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000002 510  NN1     increase                 N5+/A2.1 
0000002 520  IF      for                      Z5 
0000002 530  AT      the                      Z5 
0000002 540  NP1     Tesla                    Z99 
0000002 550  NN1     family                   S4c A4.1c 
0000002 560  NN2     thanks                   S1.2.4+ 
0000002 570  II      to                       Z5 
0000002 580  AT      the                      Z5 
0000002 590  NN1     combination              A6.3+ A2.1+ N1 M3fn 
0000002 600  IO      of                       Z5 
0000002 610  AT      the                      Z5 
0000002 620  JJR     smaller                  N3.2-- N3.7-- N5-- T3-- A11.1-- S5--/I2.1 X3.2- A5.1-- 
0000002 630  FO      16nm                     Z99 
0000002 640  NN1     manufacturing            A1.1.1 
0000002 650  NN1     process                  A1.1.1 X4.2 
0000002 660  CC      and                      Z5 
0000002 670  AT      the                      Z5 
0000002 680  JJ      Pascal                   Z1mf Y2 
0000002 690  NN1     architecture             H1 O4.1 
0000002 691  .       .                        
0000003 001  -----   -----                    
0000004 010  VVG     Powering                 A1.1.1 
0000004 020  AT      the                      Z5 
0000004 030  NP1     Tesla                    Z99 
0000004 040  FO      P100                     Z99 
0000004 050  VBZ     is                       A3+ Z5 
0000004 060  AT1     a                        Z5 
0000004 070  RR      partially                A13.6 
0000004 080  JJ      disabled                 B2- A1.1.2 B2-/S2c 
0000004 090  NN1     version                  A4.1 Q2.1 
0000004 100  IO      of                       Z5 
0000004 110  NP1     NVIDIA                   Z99 
0000004 111  GE      's                       Z5 
0000004 120  JJ      new                      T3- 
0000004 130  FO      GP100                    Z3fn 
0000004 140  NP1     GPU                      Z99 
0000004 141  ,       ,                        
0000004 150  IW      with                     Z5 
0000004 160  MC      56                       N1 T1.2 T3 T1.3 N3.2 
0000004 170  IO      of                       Z5 
0000004 180  MC      60                       N1 T1.2 T3 T1.3 N3.2 
0000004 190  NP1     SMs                      Q4.3/S2mf 
0000004 200  VVD     enabled                  S8+ 
0000004 201  .       .                        
0000004 202  -----   -----                    
0000004 210  FO      GP100                    Z3fn 
0000004 220  VBZ     is                       A3+ Z5 
0000004 230  AT1     a                        Z5 
0000004 240  NN1     whale                    L2mfn 
0000004 250  IO      of                       Z5 
0000004 260  AT1     a                        Z5 
0000004 270  NP1     GPU                      Z99 
0000004 271  ,       ,                        
0000004 280  VVG     measuring                N3.1 
0000004 290  FO      610mm2                   Z99 
0000004 300  II      in                       Z5 
0000004 310  NN1%    die                      O2 
0000004 320  NN1     size                     N3.2 N5 N3.1 O4.1 
0000004 330  II      on                       Z5 
0000004 340  NP1     TSMC                     Z99 
0000004 341  GE      's                       Z5 
0000004 350  FO      16nm                     Z99 
0000004 360  NN1     FinFET                   Z99 
0000004 370  NN1     process                  A1.1.1 X4.2 
0000004 380  CC      and                      Z5 
0000004 390  VVD     composed                 N5.1+ K2 Q3 A1.1.1/O4.2+ E3+ 
0000004 400  IO      of                       Z5 
0000004 410  FO      15.3B                    Z99 
0000004 420  NN2     transistors              O3 Q4.3 
0000004 421  .       .                        
0000004 422  -----   -----                    
0000004 430  PPH1    It                       Z8 
0000004 440  VBZ     is                       A3+ Z5 
0000004 450  JJ      remarkable               A6.2- 
0000004 460  II      in                       Z5 
0000004 470  CC      and                      Z5 
0000004 480  IO      of                       Z5 
0000004 490  PPX1    itself                   Z8 
0000004 500  CST     that                     Z5 Z8 
0000004 510  NP1     NVIDIA                   Z99 
0000004 520  CC      and                      Z5 
0000004 530  NP1     TSMC                     Z99 
0000004 540  VBR     are                      A3+ Z5 
0000004 550  II      in                       Z5 
0000004 560  NN1     volume                   N3.4 N5 Q4.1 Q4.2 X3.2 
0000004 570  NN1     production               A1.1.1 A10+ K4 K3 Q4.3 
0000004 580  IO      of                       Z5 
0000004 590  DA      such                     A13.3[i2.2.1 Z5 Z8 
0000004 600  AT1     a                        A13.3[i2.2.2 Z5 
0000004 610  JJ      large                    N3.2+ N5+ A11.1+ 
0000004 620  FO      16nm                     Z99 
0000004 630  VV0     die                      L1- T2- 
0000004 640  II      at                       Z5 
0000004 650  DD1     this                     M6 Z5 Z8 
0000004 660  NNT1    time                     T1 T1.2 T1.3 T1.1.2 N6 N1 K2 G2.1@ 
0000004 661  ,       ,                        
0000004 670  CSA     as                       Z5 
0000004 680  PN1     everything               Z8/N5.1+ 
0000004 690  RR      else                     A6.1- Z4 
0000004 700  PPIS2   we                       Z8 
0000004 701  VH0     've                      Z5 A9+ A2.2 
0000004 710  VVN     seen                     X3.4 X2.1 S1.1.1 X2.5+ A7+ 
0000004 720  IW      with                     Z5 
0000004 730  AT1     a                        Z5 
0000004 740  JJ@     confirmed                A7+ S9@ 
0000004 750  NN1     size                     N3.2 N5 N3.1 O4.1 
0000004 760  VBZ     is                       A3+ Z5 
0000004 770  RR21    at                       Z4[i3.2.1 
0000004 780  RR22    best                     Z4[i3.2.2 A5.1+++ A13.2 G2.2+++ O4.2+++ 
0000004 790  MF      one-quarter              N5 
0000004 800  IO      of                       Z5 
0000004 810  DD1     this                     M6 Z5 Z8 
0000004 820  NN1     size                     N3.2 N5 N3.1 O4.1 
0000004 821  .       .                        
0000004 822  -----   -----                    
0000004 830  FO      GP100                    Z3fn 
0000004 840  VBZ     is                       Z5 A3+ 
0000004 850  VBG     being                    Z5 A3+ 
0000004 860  VVN     produced                 A2.2 A1.1.1 A10+ K4 K3 Q4.3 F4 
0000004 870  II      on                       Z5 
0000004 880  NP1     TSMC                     Z99 
0000004 881  GE      's                       Z5 
0000004 890  FU      **26;7;TOOLONG           Z99 
0000004 900  NN1     technology               Y1 
0000004 901  ,       ,                        
0000004 910  IW      with                     Z5 
0000004 920  DD1     this                     M6 Z5 Z8 
0000004 930  NN1     line                     O4.4 A4.1 Q1.3 X4.2 Q3 Q1.2 Q2.1/K4 S4 S7.1 A1.7+ A6.1- I3.1 M4@c G3@ K5.1@ 
0000004 940  RR      apparently               A8 
0000004 950  VBG     being                    Z5 A3+ 
0000004 960  VVN     used                     A1.5.1 S7.1+ 
0000004 970  IF      for                      Z5 
0000004 980  VVG     putting                  M2 Q2.1 Q2.2 A1.1.1 
0000004 990  AT      the                      Z5 
0000004 000  NP1     GPU                      Z99 
0000004 010  CC      and                      Z5 
0000004 020  FO      HBM2                     Z99 
0000004 030  NN1     DRAM                     N3.5 F2 N5--- 
0000004 040  NN2     stacks                   O2 N5+ 
0000004 050  II      on                       Z5 
0000004 060  AT      the                      Z5 
0000004 070  DA      same                     A6.1+++ 
0000004 080  NN1     interposer               Z99 
0000004 081  .       .                        
0000005 001  -----   -----                    
0000006 010  PPIS2   We                       Z8 
0000006 011  VM      'll                      T1.1.3 
0000006 020  VVI     dive                     M4 M1 N5-/A2.1 
0000006 030  II      into                     Z5 
0000006 040  AT      the                      Z5 
0000006 050  JJ      full                     N5.1+ I3.2+ 
0000006 060  JJ      Pascal                   Z1mf Y2 
0000006 070  NN1     architecture             H1 O4.1 
0000006 071  (       (                        
0000006 080  CSA     as                       Z5 
0000006 090  VVN     implemented              A1.1.1 A9-/O2 
0000006 100  II      by                       Z5 
0000006 110  FO      GP100                    Z3fn 
0000006 111  )       )                        
0000006 120  II      at                       Z5 
0000006 130  AT1     a                        Z5 
0000006 140  JJR     later                    T4-- T1.1.3 N4 
0000006 150  NNT1    time                     T1 T1.2 T1.3 T1.1.2 N6 N1 K2 G2.1@ 
0000006 151  ,       ,                        
0000006 160  CCB     but                      Z5 
0000006 170  PPH1    it                       Z8 
0000006 171  VBZ     's                       A3+ Z5 
0000006 180  II      worth                    I1.3 A1.5.2+ S1.1.4+ N5 Z3 Z1mf Z2 
0000006 190  VVG     noting                   Q2.1 Q1.2 
0000006 200  CST     that                     Z5 Z8 
0000006 210  NP1     Pascal                   Z1mf Y2 
0000006 220  RL      here                     M6 T1.1.2 T1.2 
0000006 230  VBZ     is                       A3+ Z5 
0000006 240  MC      64                       N1 T1.2 T3 T1.3 N3.2 
0000006 250  FO      FP32                     Z99 
0000006 260  NN1     CUDA                     Z99 
0000006 270  NN2     cores                    O2 F1 A11.1+ Y2% 
0000006 280  II      per                      Z5 
0000006 290  NP1     SM                       Q4.3/S2mf 
0000006 291  ,       ,                        
0000006 300  II      versus                   Z5 
0000006 310  MC      128                      N1 T1.2 T3 T1.3 N3.2 
0000006 320  II      on                       Z5 
0000006 330  NP1     Maxwell                  Z1mf 
0000006 331  .       .                        
0000006 332  -----   -----                    
0000006 340  DD1     Each                     N5.1+ 
0000006 350  IO      of                       Z5 
0000006 360  DD2     those                    Z5 Z8 
0000006 370  NP1     SMs                      Q4.3/S2mf 
0000006 380  RR      also                     N5++ 
0000006 390  VVZ     contains                 A1.8+ A1.7+ 
0000006 400  MC      32                       N1 T1.2 T3 T1.3 N3.2 
0000006 410  FO      FP64                     Z99 
0000006 420  NN1     CUDA                     Z99 
0000006 430  NN2     cores                    O2 F1 A11.1+ Y2% 
0000006 431  -       -                        
0000006 440  VVG     giving                   A9- A1.1.1 
0000006 450  PPIO2   us                       Z8 
0000006 460  AT      the                      Z5 
0000006 470  MF      1/2                      N1 N5 
0000006 480  NN1     rate                     N3.8 N5 I1.3 
0000006 490  IF      for                      Z5 
0000006 500  FO      FP64                     Z99 
0000006 501  -       -                        
0000006 510  CC      and                      Z5 
0000006 520  JJ      new                      T3- 
0000006 530  II      to                       Z5 
0000006 540  AT      the                      Z5 
0000006 550  JJ      Pascal                   Z1mf Y2 
0000006 560  NN1     architecture             H1 O4.1 
0000006 570  VBZ     is                       A3+ Z5 
0000006 580  AT      the                      Z5 
0000006 590  NN1     ability                  X9.1+ 
0000006 600  TO      to                       Z5 
0000006 610  VVI     pack                     A1.1.1 N5+ A1.8+ B3 
0000006 620  MC      2                        N1 T1.2 T3 T1.3 N3.2 
0000006 630  FO      FP16                     Z99 
0000006 640  NN2     operations               A1.1.1 B3 G3 
0000006 650  II      inside                   Z5 
0000006 660  AT1     a                        Z5 
0000006 670  JJ      single                   N5--- S5- S3.2- M3 
0000006 680  FO      FP32                     Z99 
0000006 690  NN1     CUDA                     Z99 
0000006 700  NN1     core                     O2 F1 A11.1+ Y2% 
0000006 710  II      under                    Z5 
0000006 720  AT      the                      Z5 
0000006 730  JJ      right                    A5.3+ A4.2+ A1.2+ G2.2+ M6 N3.2+ A13.3 A13.2 
0000006 740  NN2     circumstances            O4.1 
0000006 741  .       .                        
0000006 742  -----   -----                    
0000006 750  IW      With                     Z5 
0000006 760  AT1     a                        Z5 
0000006 770  NN1     boost                    S8+ 
0000006 780  NN1     clock                    O2/T1 
0000006 790  IO      of                       Z5 
0000006 800  FO      1.48GHz                  Z99 
0000006 801  ,       ,                        
0000006 810  RR      altogether               A13.2 N5.1+ A1.8+ 
0000006 820  NP1     Tesla                    Z99 
0000006 830  FO      P100                     Z99 
0000006 840  VM      will                     T1.1.3 
0000006 850  VVI     offer                    A9- Q2.2 
0000006 860  MC      10.6                     Z3fn 
0000006 870  NN2     TFLOPS                   Z99 
0000006 880  IO      of                       Z5 
0000006 890  FO      FP32                     Z99 
0000006 900  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000006 910  CC      or                       Z5 
0000006 920  MC      5.3                      N1 T1.2 T3 T1.3 N3.2 
0000006 930  NN2     TFLOPS                   Z99 
0000006 940  IO      of                       Z5 
0000006 950  FO      FP64                     Z99 
0000006 960  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000006 961  ,       ,                        
0000006 970  RRR     more                     A13.3 N6++ 
0000006 980  CSN     than                     Z5 
0000006 990  NN1     doubling                 N5+/A2.1 
0000006 000  CC      and                      Z5 
0000006 010  NN1     tripling                 Z99 
0000006 020  NP1     Tesla                    Z99 
0000006 030  FO      K40                      Z99 
0000006 031  VBZ     's                       Z5 A3+ 
0000006 040  VVN     rated                    A5.1 
0000006 050  NN1     throughput               I2.1 
0000006 060  II      on                       Z5 
0000006 070  DD2     these                    Z5 Z8 
0000006 080  NN2     metrics                  N3 
0000006 090  RR      respectively             A6.1- 
0000006 091  .       .                        
0000006 092  -----   -----                    
0000006 100  NP1     NVIDIA                   Z99 
0000006 110  VHZ     has                      Z5 A9+ A2.2 S4 
0000006 120  VBN     been                     A3+ Z5 
0000006 130  JJ      happy                    E4.1+ E4.2+ 
0000006 140  II      to                       Z5 
0000006 150  NN1     crow                     L2 Q2.2 
0000006 160  II      about                    Z5 
0000006 170  AT      the                      Z5 
0000006 180  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000006 190  IO      of                       Z5 
0000006 200  NP1     Tesla                    Z99 
0000006 210  FO      P100                     Z99 
0000006 211  ,       ,                        
0000006 220  CC      and                      Z5 
0000006 230  IF      for                      Z5 
0000006 240  JJ      good                     A5.1+ G2.2+ O4.2+ A1.5.2+ N3.2+ 
0000006 250  NN1     reason                   A2.2 X2.1 
0000006 251  ,       ,                        
0000006 260  CSA     as                       Z5 
0000006 270  DD1     this                     Z8 M6 Z5 
0000006 280  VVZ     stands                   M6 M2 M8 M1 T2++ N3 A3+ X2.1 A7 G1.2 S8+ S7.4+ I2.2 S1.2.5+ 
0000006 290  TO      to                       Z5 
0000006 300  VBI     be                       A3+ Z5 
0000006 310  AT1     a                        Z5 
0000006 320  RG      very                     A13.3 
0000006 330  JJ      powerful                 S7.1+ S1.2.5+ N3 
0000006 340  NN1     processor                Y2 O3 
0000006 341  .       .                        
0000007 001  -----   -----                    
0000008 010  VVN     Paired                   N5 
0000008 020  IW      with                     Z5 
0000008 030  AT      the                      Z5 
0000008 040  FO      GP100                    Z3fn 
0000008 050  NP1     GPU                      Z2[i5.3.1 Z2[i4.3.1 
0000008 060  II      on                       Z2[i5.3.2 Z5 Z2[i4.3.2 
0000008 070  NP1     Tesla                    Z2[i5.3.3 Z2[i4.3.3 
0000008 080  FO      P100                     Z99 
0000008 090  VBZ     is                       A3+ Z5 
0000008 100  FO      16GB                     Z99 
0000008 110  IO      of                       Z5 
0000008 120  FO      HBM2                     Z99 
0000008 130  NP1     VRAM                     Z99 
0000008 131  ,       ,                        
0000008 140  VVD     laid                     M2[i6.2.1 O4.1[i6.2.1 M8[i6.2.1 E3-[i6.2.1 L1-[i6.2.1 M2 M1 L2 T2+ A1.1.1 
0000008 150  RP      out                      M2[i6.2.2 O4.1[i6.2.2 M8[i6.2.2 E3-[i6.2.2 L1-[i6.2.2 M6 
0000008 160  II      in                       Z5 
0000008 170  MC      4                        N1 T1.2 T3 T1.3 N3.2 
0000008 180  NN2     stacks                   O2 N5+ 
0000008 190  IF      for                      Z5 
0000008 200  AT1     a                        Z5 
0000008 210  JJ      4096-bit                 Z99 
0000008 220  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000008 230  NN1     bus                      M3fn 
0000008 231  .       .                        
0000008 232  -----   -----                    
0000008 240  NP1     NVIDIA                   Z99 
0000008 250  VVZ     quotes                   Q2.2 I1.3 
0000008 260  FO      P100                     Z99 
0000008 270  CSA     as                       Z5 
0000008 280  VVG     offering                 A9- Q2.2 
0000008 290  FU      720GB/sec                Z99 
0000008 300  IO      of                       Z5 
0000008 310  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000008 320  NN1     bandwidth                Q1.3 Y2 
0000008 321  ,       ,                        
0000008 330  DDQ     which                    Z8 Z5 
0000008 340  VVZ     works                    N2[i7.2.1 X9.2+[i7.2.1 X2.5+[i7.2.1 A1.1.1[i7.2.1 K5.1[i7.2.1 X2.1[i7.2.1 I3.1 A1.1.1 X9.2+ A2.2 
0000008 350  RP      out                      N2[i7.2.2 X9.2+[i7.2.2 X2.5+[i7.2.2 A1.1.1[i7.2.2 K5.1[i7.2.2 X2.1[i7.2.2 M6 
0000008 360  II      to                       Z5 
0000008 370  AT1     a                        Z5 
0000008 380  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000008 390  NN1     clock                    O2/T1 
0000008 400  IO      of                       Z5 
0000008 410  FO      1.4Gbps                  Z99 
0000008 411  .       .                        
0000008 412  -----   -----                    
0000008 420  CSA     As                       Z5 
0000008 430  PPIS2   we                       Z8 
0000008 431  VH0     've                      Z5 A9+ A2.2 
0000008 440  VVN     seen                     X3.4 X2.1 S1.1.1 X2.5+ A7+ 
0000008 450  IW      with                     Z5 
0000008 460  JJ      other                    A6.1- 
0000008 470  NP1     HBM                      Z99 
0000008 480  NN2     products                 O2 A1.1.1 A2.2 N2% 
0000008 481  ,       ,                        
0000008 490  DD1     this                     Z8 M6 Z5 
0000008 500  VVZ     marks                    O4.2- Q1.2 A5/P1 N3.1 Q1.1 
0000008 510  AT1     a                        Z5 
0000008 520  JJ      significant              A11.1+ N5+ 
0000008 530  NN1     increase                 N5+/A2.1 
0000008 540  II      in                       Z5 
0000008 550  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000008 560  NN1     bandwidth                Q1.3 Y2 
0000008 561  ,       ,                        
0000008 570  RRR     more                     A13.3 N6++ 
0000008 580  CSN     than                     Z5 
0000008 590  VVG     doubling                 N5+/A2.1 
0000008 600  NP1     NVIDIA                   Z99 
0000008 601  GE      's                       Z5 
0000008 610  MD      last                     N4 
0000008 620  NN1     generation               T1.3 S5+c 
0000008 630  IO      of                       Z5 
0000008 640  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000008 641  .       .                        
0000009 001  -----   -----                    
0000010 010  II      In                       Z5 
0000010 020  APPGE   their                    Z8 
0000010 030  NN1     announcement             Q2.2 
0000010 031  ,       ,                        
0000010 040  NP1     NVIDIA                   Z99 
0000010 050  RR      also                     N5++ 
0000010 060  VVN     confirmed                A7+ Q2.2 S9@ 
0000010 070  CST     that                     Z5 Z8 
0000010 080  NP1     Tesla                    Z99 
0000010 090  FO      P100                     Z99 
0000010 100  VM      will                     T1.1.3 
0000010 110  VVI     support                  S8+ A1.1.1 K5.1 I1.1 A10+ 
0000010 120  NP1     NVLink                   Z99 
0000010 121  ,       ,                        
0000010 130  IW      with                     Z5 
0000010 140  MC      4                        N1 T1.2 T3 T1.3 N3.2 
0000010 150  NN1     NVLink                   Z99 
0000010 160  NN2     controllers              S7.1+/S2mf 
0000010 161  .       .                        
0000010 162  -----   -----                    
0000010 170  RR      Previously               N4 
0000010 180  VVN     announced                Q2.2 
0000010 181  ,       ,                        
0000010 190  NP1     NVLink                   Z99 
0000010 200  VM      will                     T1.1.3 
0000010 210  VVI     allow                    S7.4+ S8+ X2.1 
0000010 220  NP2     GPUs                     Z99 
0000010 230  TO      to                       Z5 
0000010 240  VVI     connect                  A2.2 S5+ M3 A1.1.1 
0000010 250  II      to                       Z5 
0000010 260  RR      either                   Z5 
0000010 270  DD1     each                     N5.1+ 
0000010 280  JJ      other                    A6.1- 
0000010 290  CC      or                       Z5 
0000010 300  II      to                       Z5 
0000010 310  JJ      supporting               S8+ A1.1.1 K5.1 I1.1 A10+ 
0000010 320  NN2     CPUs                     Z99 
0000010 321  (       (                        
0000010 330  NP1     OpenPOWER                Z99 
0000010 331  )       )                        
0000010 332  ,       ,                        
0000010 340  VVG     offering                 A9- Q2.2 
0000010 350  AT1     a                        Z5 
0000010 360  JJR     higher                   N3.7++ N5++ A11.1++ S7.1++ A5.1++ T3-- X3.2 G2.2++ E4.1++ I1.3++ O4.2-- O4.6++ S9 
0000010 370  NN1     bandwidth                Q1.3 Y2 
0000010 380  NN1     cache                    A9+/A10- Y2 
0000010 390  JJ      coherent                 A7+ S1.2.6+ X2.5+ 
0000010 400  NN1     link                     A2.2 S5+ M3 Q1.3 F1 K5.1/M7% 
0000010 410  CSN     than                     Z5 
0000010 420  DDQ     what                     Z8 Z5 
0000010 430  NP1     PCIe                     Z2[i8.2.1 Z1mf[i8.2.1 
0000010 440  MC      3                        Z2[i8.2.2 Z1mf[i8.2.2 N1 T1.2 T3 T1.3 N3.2 
0000010 450  NN2     offers                   A9- Q2.2 I1.3- 
0000010 451  .       .                        
0000010 452  -----   -----                    
0000010 460  DD1     This                     M6 Z5 Z8 
0000010 470  NN1     link                     A2.2 S5+ M3 Q1.3 F1 K5.1/M7% 
0000010 480  VM      will                     T1.1.3 
0000010 490  VBI     be                       A3+ Z5 
0000010 500  JJ      important                A11.1+ 
0000010 510  IF      for                      Z5 
0000010 520  NN1     NVIDIA                   Z99 
0000010 530  IF      for                      Z5 
0000010 540  AT1     a                        N5+[i9.3.1 Z5 
0000010 550  NN1     number                   N5+[i9.3.2 N5 N1 Q1.3 K2 Q4.2 
0000010 560  IO      of                       N5+[i9.3.3 Z5 
0000010 570  NN2     reasons                  A2.2 X2.1 
0000010 571  ,       ,                        
0000010 580  CSA     as                       Z5 
0000010 590  APPGE   their                    Z8 
0000010 600  NN1     scalability              Q1.3 Y2 
0000010 610  CC      and                      Z5 
0000010 620  JJ@     unified                  S5+ 
0000010 630  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000010 640  NN2     plans                    X7+ C1/H1 
0000010 650  VBR     are                      Z5 A3+ 
0000010 660  VVN     built                    H1 A1.1.1 A5.1+/A2.1 N3.2+/A2.1 
0000010 670  II      around                   Z5 
0000010 680  APPGE   its                      Z8 
0000010 690  NN1     functionality            A1.5.2+ 
0000010 691  .       .                        
0000011 001  -----   -----                    
0000012 010  NN1@    Speaking                 Q2.1 
0000012 020  IO      of                       Z5 
0000012 030  NN1     functionality            A1.5.2+ 
0000012 031  ,       ,                        
0000012 040  NP1     Tesla                    Z99 
0000012 050  FO      P100                     Z99 
0000012 060  CC      and                      Z5 
0000012 070  AT      the                      Z5 
0000012 080  JJ      underlying               A10- 
0000012 090  FO      GP100                    Z3fn 
0000012 100  NP1     GPU                      Z99 
0000012 110  VBZ     is                       A3+ Z5 
0000012 120  AT1     a                        Z5 
0000012 130  JJ      full-featured            Z99 
0000012 140  NP1     HPC                      Z1mf[i10.2.1 Z3c[i10.2.1 
0000012 150  NP1     GPU                      Z1mf[i10.2.2 Z3c[i10.2.2 
0000012 151  .       .                        
0000012 152  -----   -----                    
0000012 160  PPH1    It                       Z8 
0000012 170  VVZ     supports                 S8+ A1.1.1 K5.1 I1.1 A10+ 
0000012 180  DB      all                      N5.1+ 
0000012 190  IO      of                       Z5 
0000012 200  AT      the                      Z5 
0000012 210  JJ      HPC-centric              Z99 
0000012 220  NN1     functionality            A1.5.2+ 
0000012 230  CST     that                     Z5 Z8 
0000012 240  AT      the                      Z5 
0000012 250  NP1     Tesla                    Z99 
0000012 260  FU      K20/40/80                Z99 
0000012 270  VVN     embodied                 Q1.1/A1.6 A1.8+ 
0000012 271  ,       ,                        
0000012 280  II      including                A1.8+ 
0000012 290  NP1     ECC                      Z99 
0000012 300  NN1     memory                   X2 X2.2+ S7.2+ Y2 
0000012 310  NN1     protection               S8+/A15+ A10- 
0000012 320  IF      for                      Z5 
0000012 330  AT      the                      Z5 
0000012 340  NN1     register                 Q1.2/G1.1 Q3@ K2% 
0000012 350  NN1     file                     O2/Q1.2 O2 Y2 S5+/N4 
0000012 351  ,       ,                        
0000012 360  NN2     caches                   A9+/A10- Y2 
0000012 361  ,       ,                        
0000012 370  CC      and                      Z5 
0000012 380  FO      HBM2                     Z99 
0000012 390  NN1     DRAM                     N3.5 F2 N5--- 
0000012 391  .       .                        
0000012 392  -----   -----                    
0000012 400  VVN     Coupled                  N5+ 
0000012 410  IW      with                     Z5 
0000012 420  AT      the                      Z5 
0000012 430  RG      very                     A13.3 
0000012 440  JJ      high                     N3.7+ N5+ A11.1+ S7.1+ A5.1+ T3- X3.2 G2.2+ E4.1+ I1.3+ F3 O4.2- O4.6+ S9 
0000012 450  FO      FP64                     Z99 
0000012 460  NN1     rate                     N3.8 N5 I1.3 
0000012 461  ,       ,                        
0000012 470  CC      and                      Z5 
0000012 480  PPH1    it                       Z8 
0000012 481  VBZ     's                       A3+ Z5 
0000012 490  JJ      clear                    A7+ A10+ O4.3 O4.1 N5.1+ W4 
0000012 500  CST     that                     Z5 Z8 
0000012 510  DD1     this                     Z8 M6 Z5 
0000012 520  VBZ     is                       A3+ Z5 
0000012 530  AT      the                      Z5 
0000012 540  NN1     successor                N4/S2mf N4 
0000012 550  IO      of                       Z5 
0000012 560  AT      the                      Z5 
0000012 570  NP1     GK110/GK210              Z1mf[i11.2.1 Z3c[i11.2.1 
0000012 580  NP1     GPU                      Z1mf[i11.2.2 Z3c[i11.2.2 
0000012 581  .       .                        
0000013 001  -----   -----                    
0000014 010  NP1     NVIDIA                   Z99 
0000014 011  GE      's                       Z5 
0000014 020  NN2     pictures                 C1 Q4.3 X4.1 
0000014 030  RR      also                     N5++ 
0000014 040  VV0     confirm                  A7+ Q2.2 S9@ 
0000014 050  CST     that                     Z5 Z8 
0000014 060  DD1     this                     Z8 M6 Z5 
0000014 070  VBZ     is                       Z5 A3+ 
0000014 080  VVG     using                    A1.5.1 S7.1+ 
0000014 090  APPGE   their                    Z8 
0000014 100  JJ      new                      T3- 
0000014 110  JJ      mezzanine                H2 
0000014 120  NN1     connector                O3 
0000014 121  ,       ,                        
0000014 130  IW      with                     Z5 
0000014 140  JJ      flat                     O4.4 O3 O4.1 K2 A5.3+ 
0000014 150  NN2     boards                   S7.1+/S5+c O2 O1.1 H4 P1 K5.1 
0000014 160  RR21    no                       T2-[i12.2.1 Z6 
0000014 170  RR22    longer                   T2-[i12.2.2 T1.3++ 
0000014 180  II      on                       Z5 
0000014 190  JJ      perpendicular            O4.4 M6 
0000014 200  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 201  .       .                        
0000014 202  -----   -----                    
0000014 210  DD1     This                     Z8 M6 Z5 
0000014 220  VBZ     is                       A3+ Z5 
0000014 230  AT1     a                        Z5 
0000014 240  RG      very                     A13.3 
0000014 250  JJ      HPC-centric              Z99 
0000014 260  NN1     design                   C1 X7+ B5 
0000014 261  (       (                        
0000014 270  PPIS1   I                        Z8mf 
0000014 271  VM      'd                       A7+ 
0000014 280  VVI     expect                   X2.6+ B1 
0000014 290  TO      to                       Z5 
0000014 300  VVI     see                      X3.4 X2.1 S1.1.1 X2.5+ X2.3+ X3 A7+ Z4 S3.2 
0000014 310  PN      plenty                   N5+ 
0000014 320  IO      of                       Z5 
0000014 330  NP1     PCIe                     Z99 
0000014 340  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 350  II      in                       N3.8[i13.2.1 T4[i13.2.1 Z5 
0000014 360  NNT1    time                     N3.8[i13.2.2 T4[i13.2.2 T1 T1.2 T1.3 T1.1.2 N6 N1 K2 G2.1@ 
0000014 370  RR21    as                       N5++[i14.2.1 
0000014 380  RR22    well                     N5++[i14.2.2 A5.1+ A13.3 A7+ B2+ Z4 
0000014 381  )       )                        
0000014 382  ,       ,                        
0000014 390  CCB     but                      Z5 
0000014 400  RT      again                    N6+ Z4 
0000014 410  VBDZ    was                      Z5 A3+ 
0000014 420  RR      previously               N4 
0000014 430  VVN     announced                Q2.2 
0000014 440  CC      and                      Z5 
0000014 450  VBZ     is                       Z5 A3+ 
0000014 460  RR      well                     A5.1+ A13.3 A7+ B2+ Z4 
0000014 470  VVN     suited                   A1.2+ 
0000014 480  IF      for                      Z5 
0000014 490  AT      the                      Z5 
0000014 500  NN1     market                   I2.2 I2.2/H1 
0000014 510  NN1     NVIDIA                   Z99 
0000014 520  VBZ     is                       Z5 A3+ 
0000014 530  VVG     going                    M1 A2.1+ A1.1.1 A9- A1.8+ Q2.1 N6+ I2.2 A1.1.2 T2- S3.2 A6.3+ B2-/X1% B1% 
0000014 540  CS      after                    Z5 
0000014 541  ,       ,                        
0000014 550  CS      where                    M6 
0000014 560  DD2     these                    Z5 Z8 
0000014 570  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 580  VM      will                     T1.1.3 
0000014 590  VBI     be                       Z5 A3+ 
0000014 600  VVN     installed                A1.1.1 S1.1.1 
0000014 610  II      in                       Z5 
0000014 620  AT1     a                        Z5 
0000014 630  NN1     manner                   S1.1.1 X4.2 
0000014 640  RG      very                     A13.3 
0000014 650  JJ      similar                  A6.1+ 
0000014 660  II      to                       Z5 
0000014 670  NP1     LGA                      Z99 
0000014 680  NN2     CPUs                     Z99 
0000014 681  .       .                        
0000014 682  -----   -----                    
0000014 690  AT      The                      Z5 
0000014 700  FO      P100                     Z99 
0000014 710  VBZ     is                       Z5 A3+ 
0000014 720  VVN     rated                    A5.1 
0000014 730  IF      for                      Z5 
0000014 740  AT1     a                        Z5 
0000014 750  NP1     TDP                      Z99 
0000014 760  IO      of                       Z5 
0000014 770  NNU     300W                     Z99 
0000014 771  ,       ,                        
0000014 780  CS@     so                       Z5 
0000014 790  AT      the                      Z5 
0000014 800  JJ@     cooling                  O4.6-/A2.1 X5.2-/A2.1 
0000014 810  NN2     requirements             X7+ S6+ 
0000014 820  VBR     are                      A3+ Z5 
0000014 830  RR21    a                        A13.6[i15.2.1 A13.7[i15.2.1 
0000014 840  RR22    bit                      A13.6[i15.2.2 A13.7[i15.2.2 
0000014 850  JJR     higher                   N3.7++ N5++ A11.1++ S7.1++ A5.1++ T3-- X3.2 G2.2++ E4.1++ I1.3++ O4.2-- O4.6++ S9 
0000014 860  CSN     than                     Z5 
0000014 870  JJ      last-generation          Z99 
0000014 880  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 881  ,       ,                        
0000014 890  DAT     most                     N5+++ 
0000014 900  IO      of                       Z5 
0000014 910  DDQ     which                    Z8 Z5 
0000014 920  VBDR    were                     A3+ Z5 
0000014 930  II      in                       Z5 
0000014 940  AT      the                      Z5 
0000014 950  JJ      230W-250W                Z99 
0000014 960  NN1     range                    N3.3 K2 A6.3+ N5 A4.1 M7/K5.1 M7/G3 N2 W3 F1/O2 
0000014 961  .       .                        
0000015 001  -----   -----                    
0000016 010  RR      Finally                  N4 
0000016 011  ,       ,                        
0000016 020  II      in                       Z5 
0000016 030  APPGE   its                      Z8 
0000016 040  JJ      initial                  T2+ 
0000016 050  NN1     implementation           A1.1.1 O2 S6+ 
0000016 060  NN1     NVIDIA                   Z99 
0000016 070  VBZ     is                       Z5 A3+ 
0000016 080  VVG     focusing                 X5.1+ X3.4 A4.2+ 
0000016 090  II      on                       Z5 
0000016 100  NN2     customers                I2.2/S2mf 
0000016 110  CST     that                     Z8 Z5 
0000016 120  VV0     need                     S6+ 
0000016 130  JJ      extreme                  N5.1+++ N5.2+ S1.2.6- A12- N3.3+++ 
0000016 140  NN1     scaling                  O4.1 M1 A4.1 F1 B3 
0000016 150  NN2     capabilities             X9.1+ 
0000016 151  ,       ,                        
0000016 160  CC      and                      Z5 
0000016 170  PPIS1   I                        Z8mf 
0000016 180  VM      would                    A7+ 
0000016 181  XX      n't                      Z6 
0000016 190  VBI     be                       A3+ Z5 
0000016 200  RG      too                      N5.2+ A13.3 
0000016 210  JJ      surprised                X2.6- 
0000016 220  CS      if                       Z7 
0000016 230  DD1     this                     Z8 M6 Z5 
0000016 240  VBDZ    was                      A3+ Z5 
0000016 250  RR21    in                       Z5 O4.2+ M6 
0000016 260  RR22    part                     N5.1- 
0000016 270  II21    due                      A2.2[i16.2.1 
0000016 280  II22    to                       A2.2[i16.2.2 Z5 
0000016 290  AT      the                      Z5 
0000016 300  NN2     margins                  N5 O2 
0000016 310  IO      of                       Z5 
0000016 320  DD1     that                     Z5 Z8 
0000016 330  NN1     market                   I2.2 I2.2/H1 
0000016 340  CC      and                      Z5 
0000016 350  RRQ     how                      Z5 A13.3 
0000016 360  DD2     these                    Z5 Z8 
0000016 370  JJ      initial                  T2+ 
0000016 380  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000016 390  VM      will                     T1.1.3 
0000016 400  VBI     be                       A3+ Z5 
0000016 410  II      in                       X7+[i17.2.1 Z5 
0000016 420  NN1     demand                   X7+[i17.2.2 Q2.2 S6+ X7+ 
0000016 421  .       .                        
0000016 422  -----   -----                    
0000016 430  VV0     NVLink                   Z99 
0000016 440  RR21    of                       Z4[i18.2.1 
0000016 450  RR22    course                   Z4[i18.2.2 Z4 
0000016 460  VVZ     plays                    S8+[i19.3.1 A11.1+[i19.3.1 K1 K5.1 K5.2 K2 K3 A1.1.1 K6 
0000016 470  AT1     a                        S8+[i19.3.2 A11.1+[i19.3.2 Z5 
0000016 480  JJ      big                      N3.2+ N5+ A11.1+ S1.2.5+ X5.2+ 
0000016 490  NN1     part                     S8+[i19.3.3 A11.1+[i19.3.3 N5.1- O2 M7 I3.1 S1.1.3+ K4 
0000016 500  RL      here                     M6 T1.1.2 T1.2 
0000016 501  ,       ,                        
0000016 510  IW      with                     Z5 
0000016 520  NP1     NVIDIA                   Z99 
0000016 530  JK      able                     X9.1+ 
0000016 540  TO      to                       Z5 
0000016 550  VVI     go                       M1[i20.2.1 N5+/A2.1[i20.2.1 I1.3/N5+[i20.2.1 S7.1+/A2.1[i20.2.1 P1%[i20.2.1 M1 A2.1+ A1.1.1 A9- A1.8+ Q2.1 N6+ I2.2 A1.1.2 T2- S3.2 A6.3+ B2-/X1% B1% 
0000016 560  II21    up                       M1[i20.2.2 N5+/A2.1[i20.2.2 I1.3/N5+[i20.2.2 S7.1+/A2.1[i20.2.2 P1%[i20.2.2 Z5 Z5[i21.2.1 Z5[i22.2.1 X6+[i22.2.1 
0000016 570  II22    to                       Z5 Z5[i21.2.2 Z5[i22.2.2 X6+[i22.2.2 
0000016 580  JJ      8-way                    Z99 
0000016 590  NN2     configurations           O4.1 O2 
0000016 600  NN2     thanks                   S1.2.4+ 
0000016 610  II      to                       Z5 
0000016 620  PPH1    it                       Z8 
0000016 621  .       .                        
0000019 001  NULL    **8;34;text              
