// Seed: 4210456078
module module_0;
  reg id_1;
  initial begin
    $display(id_1);
    id_1 <= 1;
    if (1) begin
      id_1 = id_1;
    end
  end
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input  uwire id_5
);
  wire id_7;
  wire id_8;
  module_0(); id_9(
      .id_0(id_1),
      .id_1(id_3 * 1 * id_4),
      .id_2(id_8),
      .id_3(""),
      .id_4(1 == 1),
      .id_5(),
      .id_6(1),
      .id_7({id_5, 1})
  );
endmodule
