
module lab7_g7_p3(input logic clk, reset,
input logic [31:0] komut,
output logic [6:0] opcode,
output logic [3:0] aluop,
output logic [31:0] rs1_data,
output logic [31:0] rs2_data,
output logic [31:0] imm,
output logic hata,
input logic we,
input logic [31:0] rd_data);

logic [4:0] rd;
logic [4:0] rs1;
logic [4:0] rs2;
logic [31:0] rs1_data_p2;
logic [31:0] rs2_data_p2;


lab7_g7_p1 inst1(.clk(clk),.reset(reset),.komut(komut),.rd(rd),.rs1(rs1),.rs2(rs2),.opcode(opcode),
                 .aluop(aluop),.imm(imm),.hata(hata),.rs1_data(rs1_data_p2),.rs2_data(rs2_data_p2));

lab7_g7_p2 inst2(.clk(clk),.reset(reset),.waddr(rd),.rs1(rs1),.rs2(rs2),.we(we),.wbdata(rd_data),.rs1_data(rs1_data_p2),.rs2_data(rs2_data_p2));

always_comb
begin
rs1_data = rs1_data_p2;
rs2_data = rs2_data_p2;
end
endmodule