T_1\r\nF_1 ( T_2 V_1 ,\r\nT_3 V_2 ,\r\nT_4 V_3 ,\r\nT_5 V_4 , void * V_5 )\r\n{\r\nstruct V_6 * V_7 ;\r\nT_1 V_8 ;\r\nF_2 ( F_1 ) ;\r\nif ( ! V_1 ) {\r\nF_3 ( V_9 ) ;\r\n}\r\nV_8 = F_4 ( V_10 ) ;\r\nif ( F_5 ( V_8 ) ) {\r\nF_3 ( V_8 ) ;\r\n}\r\nV_7 = F_6 ( V_1 ) ;\r\nif ( ! V_7 ) {\r\nV_8 = V_9 ;\r\ngoto V_11;\r\n}\r\nV_8 =\r\nF_7 ( V_7 , V_2 , V_3 , V_4 ,\r\nV_5 ) ;\r\nif ( F_5 ( V_8 ) ) {\r\ngoto V_11;\r\n}\r\nswitch ( V_2 ) {\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\nif ( ! V_16 ) {\r\ngoto V_11;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_8 = F_8 ( V_7 , V_2 ) ;\r\nV_11:\r\n( void ) F_9 ( V_10 ) ;\r\nF_3 ( V_8 ) ;\r\n}\r\nT_1\r\nF_10 ( T_2 V_1 ,\r\nT_3 V_2 ,\r\nT_4 V_3 )\r\n{\r\nunion V_17 * V_18 ;\r\nunion V_17 * V_19 ;\r\nunion V_17 * V_20 ;\r\nunion V_17 * * V_21 ;\r\nstruct V_6 * V_7 ;\r\nT_1 V_8 ;\r\nF_2 ( F_10 ) ;\r\nif ( ! V_1 ) {\r\nF_3 ( V_9 ) ;\r\n}\r\nV_8 = F_4 ( V_10 ) ;\r\nif ( F_5 ( V_8 ) ) {\r\nF_3 ( V_8 ) ;\r\n}\r\nV_7 = F_6 ( V_1 ) ;\r\nif ( ! V_7 ||\r\n( ( V_7 -> type != V_22 ) &&\r\n( V_7 -> type != V_23 ) &&\r\n( V_7 -> type != V_24 ) &&\r\n( V_7 != V_25 ) ) ) {\r\nV_8 = V_9 ;\r\ngoto V_11;\r\n}\r\nV_18 = F_11 ( V_7 ) ;\r\nif ( ! V_18 ) {\r\nV_8 = V_26 ;\r\ngoto V_11;\r\n}\r\nV_19 = V_18 -> V_1 . V_3 ;\r\nV_21 = & V_18 -> V_1 . V_3 ;\r\nwhile ( V_19 ) {\r\nif ( V_19 -> V_27 . V_2 == V_2 ) {\r\nif ( V_19 -> V_27 . V_3 != V_3 ) {\r\nV_8 = V_9 ;\r\ngoto V_11;\r\n}\r\nF_12 ( ( V_28 ,\r\nL_1\r\nL_2 ,\r\nV_19 , V_3 ,\r\nF_13 ( V_2 ) ,\r\nV_7 , V_18 ) ) ;\r\nV_20 = V_19 -> V_27 . V_29 ;\r\nwhile ( V_20 ) {\r\nF_14 ( V_20 , TRUE ) ;\r\nV_20 =\r\nV_19 -> V_27 . V_29 ;\r\n}\r\n* V_21 = V_19 -> V_27 . V_30 ;\r\nF_15 ( V_19 ) ;\r\ngoto V_11;\r\n}\r\nV_21 = & V_19 -> V_27 . V_30 ;\r\nV_19 = V_19 -> V_27 . V_30 ;\r\n}\r\nF_12 ( ( V_28 ,\r\nL_3 ,\r\nV_3 , F_13 ( V_2 ) , V_2 ,\r\nV_7 , V_18 ) ) ;\r\nV_8 = V_26 ;\r\nV_11:\r\n( void ) F_9 ( V_10 ) ;\r\nF_3 ( V_8 ) ;\r\n}
