$date
	Sat Oct 29 22:06:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module main_tb $end
$var wire 8 ! s [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ controle $end
$scope module main1 $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 1 $ controle $end
$var wire 8 ' s [7:0] $end
$var wire 8 ( w1 [7:0] $end
$var wire 8 ) w2 [7:0] $end
$var reg 8 * s3 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 *
b1 )
b10 (
b11 '
b1 &
b10 %
1$
b1 #
b10 "
b11 !
$end
#10
b1 !
b1 '
b1 *
0$
#20
