E13,GPIOA3_TIMER4,Out,BMC_EMMC_RST_N_R,EMMC
E17,GPIOG4_SGPS2CK_SALT1,In,BMC_CPLD_BOARD_REV_ID0    ,Board version
D16,GPIOG5_SGPS2LD_SALT2,In,BMC_CPLD_BOARD_REV_ID1    ,Board version
D15,GPIOG6_SGPS2I0_SALT3,In,BMC_CPLD_BOARD_REV_ID2    ,Board version
Y1,GPIOM0_NCTS2_VPIB2,BI,BMC_CPLD_SPARE1,Reserved for furture
AB2,GPIOM1_NDCD2_VPIB3,BI,BMC_CPLD_SPARE2,Reserved for furture
AA1,GPIOM2_NDSR2_VPIB4,BI,BMC_CPLD_SPARE3,Reserved for furture
Y2,GPIOM3_NRI2_VPIB5,BI,BMC_CPLD_SPARE4,Reserved for furture
AA5,GPIOP2_TACH10_VPIR8,Out,BMC_DOM_FPGA1_RST,FPGA reset. Low active
AB5,GPIOP3_TACH11_VPIR9,Out,BMC_DOM_FPGA2_RST,FPGA reset. Low active
U4,GPIOO1_TACH1_VPIG,Out,BMC_FCM_SEL,FCB board cpld upgrade enable. Low active
W22,GPIOZ5_VPOG7_NORA5,In,BMC_IN_P1220,STRAP_BIT18
A19,GPIOG0_SGPS1CK,Out,BMC_JTAG_MUX_IN,JTAG selection. 0:CPLD header. 1: BMC
R18,GPIOS2_VPOB4_SALT5,In,BMC_P1220_SYS_OK,"System OK indication, high active"
P18,GPIOS3_VPOB5_SALT6,In,BMC_POWER_OK,BMC power Ok
P19,GPIOAA7_VPOR9_NORD7_SALT14,Out,BMC_SCM_CPLD_EN,SCM CPLD upgrade enable.Low active
R19,GPIOS4_VPOB6,Out,BMC_UART_SEL2,UART selection
W20,GPIOS5_VPOB7,Out,BMC_UART_SEL5,UART selection
N19,GPIOAB0_VPODE_NOROE*,In,CPLD_INT_BMC,Reserved for furture
T21,GPIOAB1_VPOHS_NORWE*,BI,CPLD_RESERVED_2,Reserved for furture
T22,GPIOAB2_VPOVS_WDTRST1,BI,CPLD_RESERVED_3,Reserved for furture
R20,GPIOAB3_VPOCLK_WDTRST2,BI,CPLD_RESERVED_4,Reserved for furture
A21,GPIOF4_NDTR4_LHCLK,BI,CPU_CATERR_MSMI,To debug card
Y21,GPIOAA0_VPOR2_NORD0_SALT7,In,DEBUG_PRESENT_N,Debug card present
E19,GPIOG1_SGPS1LD,Out,DOM_FPGA1_JTAG_EN_N,NC
C19,GPIOG2_SGPS1I0,Out,DOM_FPGA2_JTAG_EN_N,NC
W4,GPIOO7_TACH7_VPIR5,Out,FCM_CPLD_HITLESS,Hitless upgrade enable. High active.
N3,GPIOJ2_SGPMO,Out,SCM_CPLD_JTAG_EN_N,CPLD JTAG upgrade enable. Low active
A18,GPIOH0_NCTS6,BI,GPIO_H0,To debug card
B18,GPIOH1_NDCD6,BI,GPIO_H1,To debug card
D17,GPIOH2_NDSR6,BI,GPIO_H2,To debug card
C17,GPIOH3_NRI6,BI,GPIO_H3,To debug card
A17,GPIOH4_NDTR6,BI,GPIO_H4,To debug card
B17,GPIOH5_NRTS6,BI,GPIO_H5,To debug card
A16,GPIOH6_TXD6,BI,GPIO_H6,To debug card
D18,GPIOH7_RXD6,BI,GPIO_H7,To debug card
AA4,GPIOO6_TACH6_VPIR4,Out,PWR_CPLD_HITLESS,Hitless upgrade enable. High active.
R2,GPIOJ0_SGPMCK,Out,PWR_CPLD_JTAG_EN_N,CPLD JTAG upgrade enable. Low active
V2,GPION0_PWM0,BI,RMON_PF_1,RackMon board signal
W2,GPION1_PWM1,BI,RMON_PF_2,RackMon board signal
V3,GPION2_PWM2_VPIG2,BI,RMON_PF_3,RackMon board signal
U3,GPION3_PWM3_VPIG3,BI,RMON_RF_1,RackMon board signal
W3,GPION4_PWM4_VPIG4,BI,RMON_RF_2,RackMon board signal
AA3,GPION5_PWM5_VPIG5,BI,RMON_RF_3,RackMon board signal
V4,GPIOP0_TACH8_VPIR6,Out,SCM_CPLD_HITLESS,Hitless upgrade enable. High active.
N4,GPIOJ3_SGPMI,Out,FCM_CPLD_JTAG_EN_N,CPLD JTAG upgrade enable. Low active
W5,GPIOP1_TACH9_VPIR7,Out,SMB_CPLD_HITLESS,Hitless upgrade enable. High active.
Y22,GPIOAA2_VPOR4_NORD2_SALT9,In,SYS_CPLD_INT_N,system CPLD interrupt
L2,GPIOJ1_SGPMLD,Out,SYS_CPLD_JTAG_EN_N,CPLD JTAG upgrade enable. Low active
V21,GPIOAA1_VPOR3_NORD1_SALT8,Out,SYS_CPLD_RST_N,Output to reset system CPLD
F18,GPIOE2_NDSR3,In,TH3_POWER_OK,TH3 power ok indication. High is power OK.
G22,GPIOAC7_ESPIRST*_LPCRST*,In,BMC_LPCRST_N,LPC
F21,GPIOAC5_ESPICS*_LFRAME*,In,SCM_LPC_FRAME_N,LPC
F22,GPIOAC6_ESPIALT*_LSIRQ*,In,SCM_LPC_SERIRQ_N,LPC
D8,GPIOR6_MDC1,BI,BCM_OOB_MDC,MDC
C13,GPIOA6_TIMER7_MDC2,BI,OOB_BMC_PHY_MDC,MDC
B13,GPIOA7_TIMER8_MDIO2,BI,OOB_BMC_PHY_MDIO,MDIO
E10,GPIOR7_MDIO1,Out,OOB_SW_MDIO,OOB_SW_MDIO#SCM_MDIO_BCM54616#OOB_MDI_PHY_MDIO#RACK_MON_GE_MDIO
AA19,GPIOR0_FWSPICS1*,Out,BMC_FW_SPI_CS1_N,AST_AA19
AB21,GPIOZ2_VPOG4_NORA2_SIOPBO*,Out,BMC_SPI_1_RST,SPI
Y20,GPIOZ0_VPOG2_NORA0_SIOPBI*,BI,BMC_SPI_1_WP_N,SPI
AA21,GPIOZ3_VPOG5_NORA3_SIOSCI*,Out,BMC_SPI_2_RST,SPI
AB20,GPIOZ1_VPOG3_NORA1_SIOPWRGD,BI,BMC_SPI_2_WP_N,SPI
C15,GPIOI5_SPI1CK_VBCK,Out,BMC_SPI1_CLK,SPI
B15,GPIOI4_SPI1CS0*_VBCS*,Out,BMC_SPI1_CS0,SPI
A15,GPIOI7_SPI1MISO_VBMISO,In,BMC_SPI1_MISO,SPI
A14,GPIOI6_SPI1MOSI_VBMOSI,Out,BMC_SPI1_MOSI,SPI
