#BEGIN_LEGAL
#
#Copyright (c) 2025 Intel Corporation
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#  
#END_LEGAL
#
#
#
#    ***** GENERATED FILE -- DO NOT EDIT! *****
#    ***** GENERATED FILE -- DO NOT EDIT! *****
#    ***** GENERATED FILE -- DO NOT EDIT! *****
#
#
#
EVEX_INSTRUCTIONS()::
# EMITTING AADD (AADD-128-1-32)
{
ICLASS:      AADD
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_4B 
PATTERN:     EVV 0xFC VNP MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W0 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:d:i32 REG0=GPR32_R():r:d:i32
IFORM:       AADD_MEMi32_GPR32i32_APX
}


# EMITTING AADD (AADD-128-1-64)
{
ICLASS:      AADD
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_8B 
PATTERN:     EVV 0xFC VNP MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W1 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:q:i64 REG0=GPR64_R():r:q:i64
IFORM:       AADD_MEMi64_GPR64i64_APX
}


# EMITTING AAND (AAND-128-1-32)
{
ICLASS:      AAND
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_4B 
PATTERN:     EVV 0xFC V66 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W0 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:d:i32 REG0=GPR32_R():r:d:i32
IFORM:       AAND_MEMi32_GPR32i32_APX
}


# EMITTING AAND (AAND-128-1-64)
{
ICLASS:      AAND
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_8B 
PATTERN:     EVV 0xFC V66 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W1 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:q:i64 REG0=GPR64_R():r:q:i64
IFORM:       AAND_MEMi64_GPR64i64_APX
}


# EMITTING AOR (AOR-128-1-32)
{
ICLASS:      AOR
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_4B 
PATTERN:     EVV 0xFC VF2 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W0 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:d:i32 REG0=GPR32_R():r:d:i32
IFORM:       AOR_MEMi32_GPR32i32_APX
}


# EMITTING AOR (AOR-128-1-64)
{
ICLASS:      AOR
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_8B 
PATTERN:     EVV 0xFC VF2 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W1 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:q:i64 REG0=GPR64_R():r:q:i64
IFORM:       AOR_MEMi64_GPR64i64_APX
}


# EMITTING AXOR (AXOR-128-1-32)
{
ICLASS:      AXOR
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_4B 
PATTERN:     EVV 0xFC VF3 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W0 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:d:i32 REG0=GPR32_R():r:d:i32
IFORM:       AXOR_MEMi32_GPR32i32_APX
}


# EMITTING AXOR (AXOR-128-1-64)
{
ICLASS:      AXOR
CPL:         3
CATEGORY:    APX
EXTENSION:   RAO
ISA_SET:     APX_F_RAO_INT
EXCEPTIONS:  APX-EVEX-RAO-INT
REAL_OPCODE: Y
ATTRIBUTES:  ATOMIC DISP8_NO_SCALE NOTSX REQUIRES_ALIGNMENT_8B 
PATTERN:     EVV 0xFC VF3 MAP4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() ND=0 NF=0 W1 VL128 mode64 NOEVSR ZEROING=0 EVAPX()
OPERANDS:    MEM0:rw:q:i64 REG0=GPR64_R():r:q:i64
IFORM:       AXOR_MEMi64_GPR64i64_APX
}


