[INF:CM0023] Creating log file ../../build/tests/NetLValue/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<111> s<110> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<t> u<2> t<StringConst> p<3> l<1:8> el<1:9>
n<> u<3> t<Module_ansi_header> p<108> c<1> s<21> l<1:1> el<1:10>
n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
n<> u<5> t<Struct_union> p<13> c<4> s<12> l<2:12> el<2:18>
n<> u<6> t<IntegerAtomType_Int> p<7> l<2:21> el<2:24>
n<> u<7> t<Data_type> p<8> c<6> l<2:21> el<2:24>
n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<2:21> el<2:24>
n<x> u<9> t<StringConst> p<10> l<2:25> el<2:26>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<2:25> el<2:26>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<2:25> el<2:26>
n<> u<12> t<Struct_union_member> p<13> c<8> l<2:21> el<2:27>
n<> u<13> t<Data_type> p<15> c<5> s<14> l<2:12> el<2:29>
n<S> u<14> t<StringConst> p<15> l<2:30> el<2:31>
n<> u<15> t<Type_declaration> p<16> c<13> l<2:4> el<2:32>
n<> u<16> t<Data_declaration> p<17> c<15> l<2:4> el<2:32>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:4> el<2:32>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:4> el<2:32>
n<> u<19> t<Module_common_item> p<20> c<18> l<2:4> el<2:32>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:4> el<2:32>
n<> u<21> t<Non_port_module_item> p<108> c<20> s<43> l<2:4> el<2:32>
n<S> u<22> t<StringConst> p<33> s<32> l<3:4> el<3:5>
n<1> u<23> t<IntConst> p<24> l<3:6> el<3:7>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:6> el<3:7>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:6> el<3:7>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:6> el<3:7>
n<0> u<27> t<IntConst> p<28> l<3:8> el<3:9>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:8> el<3:9>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:8> el<3:9>
n<> u<30> t<Constant_expression> p<31> c<29> l<3:8> el<3:9>
n<> u<31> t<Constant_range> p<32> c<26> l<3:6> el<3:9>
n<> u<32> t<Packed_dimension> p<33> c<31> l<3:5> el<3:10>
n<> u<33> t<Data_type> p<37> c<22> s<36> l<3:4> el<3:10>
n<s> u<34> t<StringConst> p<35> l<3:11> el<3:12>
n<> u<35> t<Variable_decl_assignment> p<36> c<34> l<3:11> el<3:12>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<3:11> el<3:12>
n<> u<37> t<Variable_declaration> p<38> c<33> l<3:4> el<3:13>
n<> u<38> t<Data_declaration> p<39> c<37> l<3:4> el<3:13>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<3:4> el<3:13>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<3:4> el<3:13>
n<> u<41> t<Module_common_item> p<42> c<40> l<3:4> el<3:13>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:4> el<3:13>
n<> u<43> t<Non_port_module_item> p<108> c<42> s<55> l<3:4> el<3:13>
n<> u<44> t<IntegerAtomType_Int> p<45> l<4:4> el<4:7>
n<> u<45> t<Data_type> p<49> c<44> s<48> l<4:4> el<4:7>
n<y> u<46> t<StringConst> p<47> l<4:8> el<4:9>
n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<4:8> el<4:9>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<4:8> el<4:9>
n<> u<49> t<Variable_declaration> p<50> c<45> l<4:4> el<4:10>
n<> u<50> t<Data_declaration> p<51> c<49> l<4:4> el<4:10>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<4:4> el<4:10>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<4:4> el<4:10>
n<> u<53> t<Module_common_item> p<54> c<52> l<4:4> el<4:10>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<4:4> el<4:10>
n<> u<55> t<Non_port_module_item> p<108> c<54> s<107> l<4:4> el<4:10>
n<> u<56> t<AlwaysKeywd_Comb> p<104> s<103> l<6:4> el<6:15>
n<y> u<57> t<StringConst> p<58> l<7:6> el<7:7>
n<> u<58> t<Ps_or_hierarchical_identifier> p<61> c<57> s<60> l<7:6> el<7:7>
n<> u<59> t<Bit_select> p<60> l<7:8> el<7:8>
n<> u<60> t<Select> p<61> c<59> l<7:8> el<7:8>
n<> u<61> t<Variable_lvalue> p<74> c<58> s<62> l<7:6> el<7:7>
n<> u<62> t<AssignOp_Assign> p<74> s<73> l<7:8> el<7:9>
n<s> u<63> t<StringConst> p<71> s<67> l<7:10> el<7:11>
n<0> u<64> t<IntConst> p<65> l<7:12> el<7:13>
n<> u<65> t<Primary_literal> p<66> c<64> l<7:12> el<7:13>
n<> u<66> t<Constant_primary> p<67> c<65> l<7:12> el<7:13>
n<> u<67> t<Constant_expression> p<71> c<66> s<68> l<7:12> el<7:13>
n<x> u<68> t<StringConst> p<71> s<70> l<7:15> el<7:16>
n<> u<69> t<Bit_select> p<70> l<7:16> el<7:16>
n<> u<70> t<Select> p<71> c<69> l<7:16> el<7:16>
n<> u<71> t<Complex_func_call> p<72> c<63> l<7:10> el<7:16>
n<> u<72> t<Primary> p<73> c<71> l<7:10> el<7:16>
n<> u<73> t<Expression> p<74> c<72> l<7:10> el<7:16>
n<> u<74> t<Operator_assignment> p<75> c<61> l<7:6> el<7:16>
n<> u<75> t<Blocking_assignment> p<76> c<74> l<7:6> el<7:16>
n<> u<76> t<Statement_item> p<77> c<75> l<7:6> el<7:17>
n<> u<77> t<Statement> p<78> c<76> l<7:6> el<7:17>
n<> u<78> t<Statement_or_null> p<101> c<77> s<99> l<7:6> el<7:17>
n<s> u<79> t<StringConst> p<85> s<83> l<8:6> el<8:7>
n<1> u<80> t<IntConst> p<81> l<8:8> el<8:9>
n<> u<81> t<Primary_literal> p<82> c<80> l<8:8> el<8:9>
n<> u<82> t<Constant_primary> p<83> c<81> l<8:8> el<8:9>
n<> u<83> t<Constant_expression> p<85> c<82> s<84> l<8:8> el<8:9>
n<x> u<84> t<StringConst> p<85> l<8:11> el<8:12>
n<> u<85> t<Hierarchical_identifier> p<86> c<79> l<8:6> el<8:12>
n<> u<86> t<Ps_or_hierarchical_identifier> p<89> c<85> s<88> l<8:6> el<8:12>
n<> u<87> t<Bit_select> p<88> l<8:13> el<8:13>
n<> u<88> t<Select> p<89> c<87> l<8:13> el<8:13>
n<> u<89> t<Variable_lvalue> p<95> c<86> s<90> l<8:6> el<8:12>
n<> u<90> t<AssignOp_Assign> p<95> s<94> l<8:13> el<8:14>
n<0> u<91> t<IntConst> p<92> l<8:15> el<8:16>
n<> u<92> t<Primary_literal> p<93> c<91> l<8:15> el<8:16>
n<> u<93> t<Primary> p<94> c<92> l<8:15> el<8:16>
n<> u<94> t<Expression> p<95> c<93> l<8:15> el<8:16>
n<> u<95> t<Operator_assignment> p<96> c<89> l<8:6> el<8:16>
n<> u<96> t<Blocking_assignment> p<97> c<95> l<8:6> el<8:16>
n<> u<97> t<Statement_item> p<98> c<96> l<8:6> el<8:17>
n<> u<98> t<Statement> p<99> c<97> l<8:6> el<8:17>
n<> u<99> t<Statement_or_null> p<101> c<98> s<100> l<8:6> el<8:17>
n<> u<100> t<End> p<101> l<9:4> el<9:7>
n<> u<101> t<Seq_block> p<102> c<78> l<6:16> el<9:7>
n<> u<102> t<Statement_item> p<103> c<101> l<6:16> el<9:7>
n<> u<103> t<Statement> p<104> c<102> l<6:16> el<9:7>
n<> u<104> t<Always_construct> p<105> c<56> l<6:4> el<9:7>
n<> u<105> t<Module_common_item> p<106> c<104> l<6:4> el<9:7>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<6:4> el<9:7>
n<> u<107> t<Non_port_module_item> p<108> c<106> l<6:4> el<9:7>
n<> u<108> t<Module_declaration> p<109> c<3> l<1:1> el<10:10>
n<> u<109> t<Description> p<110> c<108> l<1:1> el<10:10>
n<> u<110> t<Source_text> p<111> c<109> l<1:1> el<10:10>
n<> u<111> t<Top_level_rule> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@t work@t
[SCO] work@t.UNNAMED work@t.UNNAMED

[NTE:EL0503] dut.sv:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] dut.sv:1: Instance "work@t".

[NTE:EL0522] dut.sv:6: Scope "work@t.UNNAMED".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/NetLValue/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/NetLValue/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/NetLValue/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:10:10, parent:work@t
  |vpiFullName:work@t
  |vpiTypedef:
  \_struct_typespec: (S), line:2:12, endln:2:18
    |vpiName:S
    |vpiInstance:
    \_module: work@t (work@t) dut.sv:1:1: , endln:10:10, parent:work@t
    |vpiTypespecMember:
    \_typespec_member: (x), line:2:25, endln:2:26
      |vpiName:x
      |vpiTypespec:
      \_int_typespec: , line:2:21, endln:2:24
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.s), line:3:11, parent:work@t
    |vpiName:s
    |vpiFullName:work@t.s
  |vpiNet:
  \_logic_net: (work@t.y), line:4:8, parent:work@t
    |vpiName:y
    |vpiFullName:work@t.y
  |vpiProcess:
  \_always: , line:6:4, endln:9:7, parent:work@t
    |vpiStmt:
    \_begin: (work@t), line:6:16, endln:9:7
      |vpiFullName:work@t
      |vpiStmt:
      \_assignment: , line:7:6, endln:7:16, parent:work@t
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (s[0].x), line:7:10, endln:7:16, parent:work@t
          |vpiName:s[0].x
          |vpiActual:
          \_bit_select: (s), parent:s[0].x
            |vpiName:s
            |vpiIndex:
            \_constant: , line:7:12, endln:7:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiActual:
          \_ref_obj: (x)
            |vpiName:x
        |vpiLhs:
        \_ref_obj: (work@t.y), line:7:6, endln:7:7, parent:work@t
          |vpiName:y
          |vpiFullName:work@t.y
          |vpiActual:
          \_int_var: (work@t.y), line:4:8, endln:4:9, parent:work@t
            |vpiTypespec:
            \_int_typespec: 
            |vpiName:y
            |vpiFullName:work@t.y
            |vpiAutomatic:1
            |vpiVisibility:1
      |vpiStmt:
      \_assignment: , line:8:6, endln:8:16, parent:work@t
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:15, endln:8:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (s[1].x), line:8:6, endln:8:7, parent:work@t
          |vpiName:s[1].x
          |vpiActual:
          \_bit_select: (s), parent:s[1].x
            |vpiName:s
            |vpiIndex:
            \_constant: , line:8:8, endln:8:9
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiActual:
          \_ref_obj: (x), parent:s[1].x
            |vpiName:x
    |vpiAlwaysType:2
|uhdmtopModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:10:10
  |vpiName:work@t
  |vpiVariables:
  \_packed_array_var: (work@t.s), line:3:11, endln:3:12, parent:work@t
    |vpiName:s
    |vpiFullName:work@t.s
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:6, endln:3:9
      |vpiLeftRange:
      \_constant: , line:3:6, endln:3:7
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:8, endln:3:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@t.s), parent:work@t.s
      |vpiTypespec:
      \_struct_typespec: (S), line:2:12, endln:2:18
        |vpiName:S
        |vpiInstance:
        \_module: work@t (work@t) dut.sv:1:1: , endln:10:10, parent:work@t
          |vpiFullName:work@t
          |vpiTypedef:
          \_struct_typespec: (S), line:2:12, endln:2:18
          |vpiDefName:work@t
          |vpiNet:
          \_logic_net: (work@t.s), line:3:11, parent:work@t
            |vpiName:s
            |vpiFullName:work@t.s
          |vpiNet:
          \_logic_net: (work@t.y), line:4:8, parent:work@t
            |vpiName:y
            |vpiFullName:work@t.y
          |vpiProcess:
          \_always: , line:6:4, endln:9:7, parent:work@t
            |vpiStmt:
            \_begin: (work@t), line:6:16, endln:9:7
              |vpiFullName:work@t
              |vpiStmt:
              \_assignment: , line:7:6, endln:7:16, parent:work@t
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_hier_path: (s[0].x), line:7:10, endln:7:16, parent:work@t
                  |vpiName:s[0].x
                  |vpiActual:
                  \_bit_select: (s), parent:s[0].x
                    |vpiName:s
                    |vpiIndex:
                    \_constant: , line:7:12, endln:7:13
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                  |vpiActual:
                  \_ref_obj: (x)
                    |vpiName:x
                |vpiLhs:
                \_ref_obj: (work@t.y), line:7:6, endln:7:7, parent:work@t
                  |vpiName:y
                  |vpiFullName:work@t.y
                  |vpiActual:
                  \_int_var: (work@t.y), line:4:8, endln:4:9, parent:work@t
                    |vpiTypespec:
                    \_int_typespec: 
                    |vpiName:y
                    |vpiFullName:work@t.y
                    |vpiAutomatic:1
                    |vpiVisibility:1
              |vpiStmt:
              \_assignment: , line:8:6, endln:8:16, parent:work@t
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:8:15, endln:8:16
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_hier_path: (s[1].x), line:8:6, endln:8:7, parent:work@t
                  |vpiName:s[1].x
                  |vpiActual:
                  \_bit_select: (s), parent:s[1].x
                    |vpiName:s
                    |vpiIndex:
                    \_constant: , line:8:8, endln:8:9
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiActual:
                  \_ref_obj: (x), parent:s[1].x
                    |vpiName:x
            |vpiAlwaysType:2
        |vpiTypespecMember:
        \_typespec_member: (x), line:2:25, endln:2:26
          |vpiName:x
          |vpiTypespec:
          \_int_typespec: , line:2:21, endln:2:24
      |vpiFullName:work@t.s
  |vpiVariables:
  \_int_var: (work@t.y), line:4:8, endln:4:9, parent:work@t
  |vpiTypedef:
  \_struct_typespec: (S), line:2:12, endln:2:18
  |vpiDefName:work@t
  |vpiProcess:
  \_always: , line:6:4, endln:9:7, parent:work@t
    |vpiStmt:
    \_begin: (work@t), line:6:16, endln:9:7
      |vpiFullName:work@t
      |vpiStmt:
      \_assignment: , line:7:6, endln:7:16, parent:work@t
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (s[0].x), line:7:10, endln:7:16
          |vpiName:s[0].x
          |vpiActual:
          \_bit_select: (s), parent:work@t.s[0].x
            |vpiName:s
            |vpiIndex:
            \_constant: , line:7:12, endln:7:13
          |vpiActual:
          \_ref_obj: (x), parent:s[0].x
            |vpiName:x
        |vpiLhs:
        \_ref_obj: (work@t.y), line:7:6, endln:7:7
          |vpiName:y
          |vpiFullName:work@t.y
          |vpiActual:
          \_int_var: (work@t.y), line:4:8, endln:4:9, parent:work@t
      |vpiStmt:
      \_assignment: , line:8:6, endln:8:16, parent:work@t
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:15, endln:8:16
        |vpiLhs:
        \_hier_path: (s[1].x), line:8:6, endln:8:7
          |vpiName:s[1].x
          |vpiActual:
          \_bit_select: (s), parent:work@t.s[1].x
            |vpiName:s
            |vpiIndex:
            \_constant: , line:8:8, endln:8:9
          |vpiActual:
          \_ref_obj: (x), parent:s[1].x
            |vpiName:x
    |vpiAlwaysType:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 7

