<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/cpu/core_dynrec/risc_mipsel32.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/cpu/core_dynrec/risc_mipsel32.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2020  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License along</span>
<a name="l00015"></a>00015 <span class="comment"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00016"></a>00016 <span class="comment"> *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">/* MIPS32 (little endian) backend by crazyc */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// some configuring defines that specify the capabilities of this architecture</span>
<a name="l00025"></a>00025 <span class="comment">// or aspects of the recompiling</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">// protect FC_ADDR over function calls if necessaray</span>
<a name="l00028"></a>00028 <span class="comment">// #define DRC_PROTECT_ADDR_REG</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">// try to use non-flags generating functions if possible</span>
<a name="l00031"></a>00031 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="comment">// try to replace _simple functions by code</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="comment">// type with the same size as a pointer</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define DRC_PTR_SIZE_IM Bit32u</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment">// calling convention modifier</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define DRC_CALL_CONV   </span><span class="comment">/* nothing */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define DRC_FC                  </span><span class="comment">/* nothing */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">// use FC_REGS_ADDR to hold the address of &quot;cpu_regs&quot; and to access it using FC_REGS_ADDR</span>
<a name="l00043"></a>00043 <span class="comment">//#define DRC_USE_REGS_ADDR</span>
<a name="l00044"></a>00044 <span class="comment">// use FC_SEGS_ADDR to hold the address of &quot;Segs&quot; and to access it using FC_SEGS_ADDR</span>
<a name="l00045"></a>00045 <span class="comment">//#define DRC_USE_SEGS_ADDR</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">// register mapping</span>
<a name="l00048"></a>00048 <span class="keyword">typedef</span> Bit8u HostReg;
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#define HOST_v0 2</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define HOST_v1 3</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define HOST_a0 4</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define HOST_a1 5</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t4 12</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t5 13</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t6 14</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t7 15</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define HOST_s0 16</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t8 24</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define HOST_t9 25</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define temp1 HOST_v1</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define temp2 HOST_t9 </span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="comment">// register that holds function return values</span>
<a name="l00065"></a>00065 <span class="preprocessor">#define FC_RETOP HOST_v0</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a>00067 <span class="comment">// register used for address calculations,</span>
<a name="l00068"></a>00068 <span class="preprocessor">#define FC_ADDR HOST_s0                 // has to be saved across calls, see DRC_PROTECT_ADDR_REG</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="comment">// register that holds the first parameter</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define FC_OP1 HOST_a0</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="comment">// register that holds the second parameter</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define FC_OP2 HOST_a1</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">// special register that holds the third parameter for _R3 calls (byte accessible)</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define FC_OP3 HOST_???</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define FC_TMP_BA1 HOST_t5</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define FC_TMP_BA2 HOST_t6</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="comment">// temporary register for LEA</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define TEMP_REG_DRC HOST_t7</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="comment">// used to hold the address of &quot;cpu_regs&quot; - preferably filled in function gen_run_code</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define FC_REGS_ADDR HOST_???</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="comment">// used to hold the address of &quot;Segs&quot; - preferably filled in function gen_run_code</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define FC_SEGS_ADDR HOST_???</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="comment">// save some state to improve code gen</span>
<a name="l00099"></a>00099 <span class="keyword">static</span> <span class="keywordtype">bool</span> temp1_valid = <span class="keyword">false</span>;
<a name="l00100"></a>00100 <span class="keyword">static</span> Bit32u temp1_value;
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="comment">// move a full register from reg_src to reg_dst</span>
<a name="l00103"></a>00103 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regs(HostReg reg_dst,HostReg reg_src) {
<a name="l00104"></a>00104         <span class="keywordflow">if</span>(reg_src == reg_dst) <span class="keywordflow">return</span>; 
<a name="l00105"></a>00105         cache_addw((reg_dst&lt;&lt;11)+0x21);      <span class="comment">// addu reg_dst, $0, reg_src </span>
<a name="l00106"></a>00106         cache_addw(reg_src); 
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="comment">// move a 32bit constant value into dest_reg</span>
<a name="l00110"></a>00110 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_dword_to_reg_imm(HostReg dest_reg,Bit32u imm) {
<a name="l00111"></a>00111         <span class="keywordflow">if</span>(imm &lt; 65536) {
<a name="l00112"></a>00112                 cache_addw((Bit16u)imm);                <span class="comment">// ori dest_reg, $0, imm</span>
<a name="l00113"></a>00113                 cache_addw(0x3400+dest_reg);
<a name="l00114"></a>00114         } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(((Bit32s)imm &lt; 0) &amp;&amp; ((Bit32s)imm &gt;= -32768)) {
<a name="l00115"></a>00115                 cache_addw((Bit16u)imm);                <span class="comment">// addiu dest_reg, $0, imm</span>
<a name="l00116"></a>00116                 cache_addw(0x2400+dest_reg);
<a name="l00117"></a>00117         } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!(imm &amp; 0xffff)) {
<a name="l00118"></a>00118                 cache_addw((Bit16u)(imm &gt;&gt; 16));        <span class="comment">// lui dest_reg, %hi(imm)</span>
<a name="l00119"></a>00119                 cache_addw(0x3c00+dest_reg);
<a name="l00120"></a>00120         } <span class="keywordflow">else</span> {
<a name="l00121"></a>00121                 cache_addw((Bit16u)(imm &gt;&gt; 16));        <span class="comment">// lui dest_reg, %hi(imm)</span>
<a name="l00122"></a>00122                 cache_addw(0x3c00+dest_reg);
<a name="l00123"></a>00123                 cache_addw((Bit16u)imm);                <span class="comment">// ori dest_reg, dest_reg, %lo(imm)</span>
<a name="l00124"></a>00124                 cache_addw(0x3400+(dest_reg&lt;&lt;5)+dest_reg);
<a name="l00125"></a>00125         }
<a name="l00126"></a>00126 }
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">// this is the only place temp1 should be modified</span>
<a name="l00129"></a>00129 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE mov_imm_to_temp1(Bit32u imm) {
<a name="l00130"></a>00130         <span class="keywordflow">if</span> (temp1_valid &amp;&amp; (temp1_value == imm)) <span class="keywordflow">return</span>;
<a name="l00131"></a>00131         gen_mov_dword_to_reg_imm(temp1, imm);
<a name="l00132"></a>00132         temp1_valid = <span class="keyword">true</span>;
<a name="l00133"></a>00133         temp1_value = imm;
<a name="l00134"></a>00134 }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="keyword">static</span> Bit16s gen_addr_temp1(Bit32u addr) {
<a name="l00137"></a>00137         Bit32u hihalf = addr &amp; 0xffff0000;
<a name="l00138"></a>00138         Bit16s lohalf = addr &amp; 0xffff;
<a name="l00139"></a>00139         <span class="keywordflow">if</span> (lohalf &gt; 32764) {  <span class="comment">// [l,s]wl will overflow</span>
<a name="l00140"></a>00140                 hihalf = addr;
<a name="l00141"></a>00141                 lohalf = 0;
<a name="l00142"></a>00142         } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(lohalf &lt; 0) hihalf += 0x10000;
<a name="l00143"></a>00143         mov_imm_to_temp1(hihalf);
<a name="l00144"></a>00144         <span class="keywordflow">return</span> lohalf;
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from memory into dest_reg</span>
<a name="l00148"></a>00148 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00149"></a>00149 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword) {
<a name="l00150"></a>00150         Bit16s lohalf = gen_addr_temp1((Bit32u)data);
<a name="l00151"></a>00151         <span class="comment">// alignment....</span>
<a name="l00152"></a>00152         <span class="keywordflow">if</span> (dword) {
<a name="l00153"></a>00153                 <span class="keywordflow">if</span> ((Bit32u)data &amp; 3) {
<a name="l00154"></a>00154                         cache_addw(lohalf+3);           <span class="comment">// lwl dest_reg, 3(temp1)</span>
<a name="l00155"></a>00155                         cache_addw(0x8800+(temp1&lt;&lt;5)+dest_reg);
<a name="l00156"></a>00156                         cache_addw(lohalf);             <span class="comment">// lwr dest_reg, 0(temp1)</span>
<a name="l00157"></a>00157                         cache_addw(0x9800+(temp1&lt;&lt;5)+dest_reg);
<a name="l00158"></a>00158                 } <span class="keywordflow">else</span> {
<a name="l00159"></a>00159                         cache_addw(lohalf);             <span class="comment">// lw dest_reg, 0(temp1)</span>
<a name="l00160"></a>00160                         cache_addw(0x8C00+(temp1&lt;&lt;5)+dest_reg);
<a name="l00161"></a>00161                 }
<a name="l00162"></a>00162         } <span class="keywordflow">else</span> {
<a name="l00163"></a>00163                 <span class="keywordflow">if</span> ((Bit32u)data &amp; 1) {
<a name="l00164"></a>00164                         cache_addw(lohalf);             <span class="comment">// lbu dest_reg, 0(temp1)</span>
<a name="l00165"></a>00165                         cache_addw(0x9000+(temp1&lt;&lt;5)+dest_reg);
<a name="l00166"></a>00166                         cache_addw(lohalf+1);           <span class="comment">// lbu temp2, 1(temp1)</span>
<a name="l00167"></a>00167                         cache_addw(0x9000+(temp1&lt;&lt;5)+temp2);
<a name="l00168"></a>00168 <span class="preprocessor">#if (_MIPS_ISA==MIPS32R2) || defined(PSP)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>                        cache_addw(0x7a04);             <span class="comment">// ins dest_reg, temp2, 8, 8</span>
<a name="l00170"></a>00170                         cache_addw(0x7c00+(temp2&lt;&lt;5)+dest_reg);
<a name="l00171"></a>00171 <span class="preprocessor">#else</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>                        cache_addw((temp2&lt;&lt;11)+0x200);          <span class="comment">// sll temp2, temp2, 8</span>
<a name="l00173"></a>00173                         cache_addw(temp2);
<a name="l00174"></a>00174                         cache_addw((dest_reg&lt;&lt;11)+0x25);        <span class="comment">// or dest_reg, temp2, dest_reg</span>
<a name="l00175"></a>00175                         cache_addw((temp2&lt;&lt;5)+dest_reg);
<a name="l00176"></a>00176 <span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>                } <span class="keywordflow">else</span> {
<a name="l00178"></a>00178                         cache_addw(lohalf);             <span class="comment">// lhu dest_reg, 0(temp1);</span>
<a name="l00179"></a>00179                         cache_addw(0x9400+(temp1&lt;&lt;5)+dest_reg);
<a name="l00180"></a>00180                 }
<a name="l00181"></a>00181         }
<a name="l00182"></a>00182 }
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="comment">// move a 16bit constant value into dest_reg</span>
<a name="l00185"></a>00185 <span class="comment">// the upper 16bit of the destination register may be destroyed</span>
<a name="l00186"></a>00186 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg_imm(HostReg dest_reg,Bit16u imm) {
<a name="l00187"></a>00187         cache_addw(imm);                        <span class="comment">// ori dest_reg, $0, imm</span>
<a name="l00188"></a>00188         cache_addw(0x3400+dest_reg);
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into memory</span>
<a name="l00192"></a>00192 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword) {
<a name="l00193"></a>00193         Bit16s lohalf = gen_addr_temp1((Bit32u)dest);
<a name="l00194"></a>00194         <span class="comment">// alignment....</span>
<a name="l00195"></a>00195         <span class="keywordflow">if</span> (dword) {
<a name="l00196"></a>00196                 <span class="keywordflow">if</span> ((Bit32u)dest &amp; 3) {
<a name="l00197"></a>00197                         cache_addw(lohalf+3);           <span class="comment">// swl src_reg, 3(temp1)</span>
<a name="l00198"></a>00198                         cache_addw(0xA800+(temp1&lt;&lt;5)+src_reg);
<a name="l00199"></a>00199                         cache_addw(lohalf);             <span class="comment">// swr src_reg, 0(temp1)</span>
<a name="l00200"></a>00200                         cache_addw(0xB800+(temp1&lt;&lt;5)+src_reg);
<a name="l00201"></a>00201                 } <span class="keywordflow">else</span> {
<a name="l00202"></a>00202                         cache_addw(lohalf);             <span class="comment">// sw src_reg, 0(temp1)</span>
<a name="l00203"></a>00203                         cache_addw(0xAC00+(temp1&lt;&lt;5)+src_reg);
<a name="l00204"></a>00204                 }
<a name="l00205"></a>00205         } <span class="keywordflow">else</span> {
<a name="l00206"></a>00206                 <span class="keywordflow">if</span>((Bit32u)dest &amp; 1) {
<a name="l00207"></a>00207                         cache_addw(lohalf);             <span class="comment">// sb src_reg, 0(temp1)</span>
<a name="l00208"></a>00208                         cache_addw(0xA000+(temp1&lt;&lt;5)+src_reg);
<a name="l00209"></a>00209                         cache_addw((temp2&lt;&lt;11)+0x202);          <span class="comment">// srl temp2, src_reg, 8</span>
<a name="l00210"></a>00210                         cache_addw(src_reg);
<a name="l00211"></a>00211                         cache_addw(lohalf+1);           <span class="comment">// sb temp2, 1(temp1)</span>
<a name="l00212"></a>00212                         cache_addw(0xA000+(temp1&lt;&lt;5)+temp2);
<a name="l00213"></a>00213                 } <span class="keywordflow">else</span> {
<a name="l00214"></a>00214                         cache_addw(lohalf);             <span class="comment">// sh src_reg, 0(temp1);</span>
<a name="l00215"></a>00215                         cache_addw(0xA400+(temp1&lt;&lt;5)+src_reg);
<a name="l00216"></a>00216                 }
<a name="l00217"></a>00217         }
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00221"></a>00221 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00222"></a>00222 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00223"></a>00223 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00224"></a>00224 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00225"></a>00225         Bit16s lohalf = gen_addr_temp1((Bit32u)data);
<a name="l00226"></a>00226         cache_addw(lohalf);                     <span class="comment">// lbu dest_reg, 0(temp1)</span>
<a name="l00227"></a>00227         cache_addw(0x9000+(temp1&lt;&lt;5)+dest_reg);
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00231"></a>00231 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00232"></a>00232 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00233"></a>00233 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00234"></a>00234 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_canuseword(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00235"></a>00235         gen_mov_byte_to_reg_low(dest_reg, data);
<a name="l00236"></a>00236 }
<a name="l00237"></a>00237 
<a name="l00238"></a>00238 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00239"></a>00239 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00240"></a>00240 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00241"></a>00241 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00242"></a>00242 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_imm(HostReg dest_reg,Bit8u imm) {
<a name="l00243"></a>00243         gen_mov_word_to_reg_imm(dest_reg, imm);
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00247"></a>00247 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00248"></a>00248 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00249"></a>00249 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00250"></a>00250 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_imm_canuseword(HostReg dest_reg,Bit8u imm) {
<a name="l00251"></a>00251         gen_mov_byte_to_reg_low_imm(dest_reg, imm);
<a name="l00252"></a>00252 }
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="comment">// move the lowest 8bit of a register into memory</span>
<a name="l00255"></a>00255 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_from_reg_low(HostReg src_reg,<span class="keywordtype">void</span>* dest) {
<a name="l00256"></a>00256         Bit16s lohalf = gen_addr_temp1((Bit32u)dest);
<a name="l00257"></a>00257         cache_addw(lohalf);                     <span class="comment">// sb src_reg, 0(temp1)</span>
<a name="l00258"></a>00258         cache_addw(0xA000+(temp1&lt;&lt;5)+src_reg);
<a name="l00259"></a>00259 }
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 <span class="comment">// convert an 8bit word to a 32bit dword</span>
<a name="l00264"></a>00264 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00265"></a>00265 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_byte(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00266"></a>00266         <span class="keywordflow">if</span> (sign) {
<a name="l00267"></a>00267 <span class="preprocessor">#if (_MIPS_ISA==MIPS32R2) || defined(PSP)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>                cache_addw((reg&lt;&lt;11)+0x420);    <span class="comment">// seb reg, reg</span>
<a name="l00269"></a>00269                 cache_addw(0x7c00+reg);
<a name="l00270"></a>00270 <span class="preprocessor">#else</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>                arch that lacks seb
<a name="l00272"></a>00272 <span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>        } <span class="keywordflow">else</span> {
<a name="l00274"></a>00274                 cache_addw(0xff);               <span class="comment">// andi reg, reg, 0xff</span>
<a name="l00275"></a>00275                 cache_addw(0x3000+(reg&lt;&lt;5)+reg);
<a name="l00276"></a>00276         }
<a name="l00277"></a>00277 }
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 <span class="comment">// convert a 16bit word to a 32bit dword</span>
<a name="l00280"></a>00280 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00281"></a>00281 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_word(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00282"></a>00282         <span class="keywordflow">if</span> (sign) {
<a name="l00283"></a>00283 <span class="preprocessor">#if (_MIPS_ISA==MIPS32R2) || defined(PSP)</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>                cache_addw((reg&lt;&lt;11)+0x620);    <span class="comment">// seh reg, reg</span>
<a name="l00285"></a>00285                 cache_addw(0x7c00+reg);
<a name="l00286"></a>00286 <span class="preprocessor">#else</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>                arch that lacks seh
<a name="l00288"></a>00288 <span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span>        } <span class="keywordflow">else</span> {
<a name="l00290"></a>00290                 cache_addw(0xffff);             <span class="comment">// andi reg, reg, 0xffff</span>
<a name="l00291"></a>00291                 cache_addw(0x3000+(reg&lt;&lt;5)+reg);
<a name="l00292"></a>00292         }
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="comment">// add a 32bit value from memory to a full register</span>
<a name="l00296"></a>00296 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add(HostReg reg,<span class="keywordtype">void</span>* op) {
<a name="l00297"></a>00297         gen_mov_word_to_reg(temp2, op, 1);
<a name="l00298"></a>00298         cache_addw((reg&lt;&lt;11)+0x21);             <span class="comment">// addu reg, reg, temp2 </span>
<a name="l00299"></a>00299         cache_addw((reg&lt;&lt;5)+temp2);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="comment">// add a 32bit constant value to a full register</span>
<a name="l00303"></a>00303 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_imm(HostReg reg,Bit32u imm) {
<a name="l00304"></a>00304         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00305"></a>00305         <span class="keywordflow">if</span>(((Bit32s)imm &gt;= -32768) &amp;&amp; ((Bit32s)imm &lt; 32768)) {
<a name="l00306"></a>00306                 cache_addw((Bit16u)imm);        <span class="comment">// addiu reg, reg, imm</span>
<a name="l00307"></a>00307                 cache_addw(0x2400+(reg&lt;&lt;5)+reg);
<a name="l00308"></a>00308         } <span class="keywordflow">else</span> {
<a name="l00309"></a>00309                 mov_imm_to_temp1(imm);
<a name="l00310"></a>00310                 cache_addw((reg&lt;&lt;11)+0x21);     <span class="comment">// addu reg, reg, temp1</span>
<a name="l00311"></a>00311                 cache_addw((reg&lt;&lt;5)+temp1);
<a name="l00312"></a>00312         }
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="comment">// and a 32bit constant value with a full register</span>
<a name="l00316"></a>00316 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_and_imm(HostReg reg,Bit32u imm) {
<a name="l00317"></a>00317         <span class="keywordflow">if</span>(imm &lt; 65536) { 
<a name="l00318"></a>00318                 cache_addw((Bit16u)imm);      <span class="comment">// andi reg, reg, imm </span>
<a name="l00319"></a>00319                 cache_addw(0x3000+(reg&lt;&lt;5)+reg); 
<a name="l00320"></a>00320         } <span class="keywordflow">else</span> { 
<a name="l00321"></a>00321                 mov_imm_to_temp1((Bit32u)imm); 
<a name="l00322"></a>00322                 cache_addw((reg&lt;&lt;11)+0x24);      <span class="comment">// and reg, temp1, reg </span>
<a name="l00323"></a>00323                 cache_addw((temp1&lt;&lt;5)+reg); 
<a name="l00324"></a>00324         } 
<a name="l00325"></a>00325 }
<a name="l00326"></a>00326 
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="comment">// move a 32bit constant value into memory</span>
<a name="l00329"></a>00329 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_direct_dword(<span class="keywordtype">void</span>* dest,Bit32u imm) {
<a name="l00330"></a>00330         gen_mov_dword_to_reg_imm(temp2, imm);
<a name="l00331"></a>00331         gen_mov_word_from_reg(temp2, dest, 1);
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="comment">// move an address into memory</span>
<a name="l00335"></a>00335 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_direct_ptr(<span class="keywordtype">void</span>* dest,DRC_PTR_SIZE_IM imm) {
<a name="l00336"></a>00336         gen_mov_direct_dword(dest,(Bit32u)imm);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 
<a name="l00339"></a>00339 <span class="comment">// add a 32bit (dword==true) or 16bit (dword==false) constant value to a memory value</span>
<a name="l00340"></a>00340 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_add_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00341"></a>00341         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00342"></a>00342         gen_mov_word_to_reg(temp2, dest, dword);
<a name="l00343"></a>00343         gen_add_imm(temp2, imm);
<a name="l00344"></a>00344         gen_mov_word_from_reg(temp2, dest, dword);
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="comment">// add an 8bit constant value to a dword memory value</span>
<a name="l00348"></a>00348 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_add_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00349"></a>00349         gen_add_direct_word(dest, (Bit32s)imm, 1);
<a name="l00350"></a>00350 }
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="comment">// subtract an 8bit constant value from a dword memory value</span>
<a name="l00353"></a>00353 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_sub_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00354"></a>00354         gen_add_direct_word(dest, -((Bit32s)imm), 1);
<a name="l00355"></a>00355 }
<a name="l00356"></a>00356 
<a name="l00357"></a>00357 <span class="comment">// subtract a 32bit (dword==true) or 16bit (dword==false) constant value from a memory value</span>
<a name="l00358"></a>00358 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_sub_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00359"></a>00359         gen_add_direct_word(dest, -(Bit32s)imm, dword);
<a name="l00360"></a>00360 }
<a name="l00361"></a>00361 
<a name="l00362"></a>00362 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00363"></a>00363 <span class="comment">// scale_reg is scaled by scale (scale_reg*(2^scale)) and</span>
<a name="l00364"></a>00364 <span class="comment">// added to dest_reg, then the immediate value is added</span>
<a name="l00365"></a>00365 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,HostReg scale_reg,Bitu scale,Bits imm) {
<a name="l00366"></a>00366         <span class="keywordflow">if</span> (scale) {
<a name="l00367"></a>00367                 cache_addw((scale_reg&lt;&lt;11)+(scale&lt;&lt;6));         <span class="comment">// sll scale_reg, scale_reg, scale</span>
<a name="l00368"></a>00368                 cache_addw(scale_reg);
<a name="l00369"></a>00369         }
<a name="l00370"></a>00370         cache_addw((dest_reg&lt;&lt;11)+0x21);                        <span class="comment">// addu dest_reg, dest_reg, scale_reg</span>
<a name="l00371"></a>00371         cache_addw((dest_reg&lt;&lt;5)+scale_reg);
<a name="l00372"></a>00372         gen_add_imm(dest_reg, imm);
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00376"></a>00376 <span class="comment">// dest_reg is scaled by scale (dest_reg*(2^scale)),</span>
<a name="l00377"></a>00377 <span class="comment">// then the immediate value is added</span>
<a name="l00378"></a>00378 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,Bitu scale,Bits imm) {
<a name="l00379"></a>00379         <span class="keywordflow">if</span> (scale) {
<a name="l00380"></a>00380                 cache_addw((dest_reg&lt;&lt;11)+(scale&lt;&lt;6));          <span class="comment">// sll dest_reg, dest_reg, scale</span>
<a name="l00381"></a>00381                 cache_addw(dest_reg);
<a name="l00382"></a>00382         }
<a name="l00383"></a>00383         gen_add_imm(dest_reg, imm);
<a name="l00384"></a>00384 }
<a name="l00385"></a>00385 
<a name="l00386"></a>00386 <span class="preprocessor">#define DELAY cache_addd(0)                     // nop</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span>
<a name="l00388"></a>00388 <span class="comment">// generate a call to a parameterless function</span>
<a name="l00389"></a>00389 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_call_function_raw(<span class="keyword">const</span> T func) {
<a name="l00390"></a>00390 <span class="preprocessor">#if C_DEBUG</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>    <span class="keywordflow">if</span> ((cache.pos ^ func) &amp; 0xf0000000) LOG_MSG(<span class="stringliteral">&quot;jump overflow\n&quot;</span>);
<a name="l00392"></a>00392 <span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>    temp1_valid = <span class="keyword">false</span>;
<a name="l00394"></a>00394     cache_addd(0x0c000000+(((Bit32u)func&gt;&gt;2)&amp;0x3ffffff));               <span class="comment">// jal func</span>
<a name="l00395"></a>00395     DELAY;
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="comment">// generate a call to a function with paramcount parameters</span>
<a name="l00399"></a>00399 <span class="comment">// note: the parameters are loaded in the architecture specific way</span>
<a name="l00400"></a>00400 <span class="comment">// using the gen_load_param_ functions below</span>
<a name="l00401"></a>00401 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> Bit32u INLINE gen_call_function_setup(<span class="keyword">const</span> T func,Bitu paramcount,<span class="keywordtype">bool</span> fastcall=<span class="keyword">false</span>) {
<a name="l00402"></a>00402     Bit32u proc_addr = (Bit32u)cache.pos;
<a name="l00403"></a>00403         gen_call_function_raw(func);
<a name="l00404"></a>00404         <span class="keywordflow">return</span> proc_addr;
<a name="l00405"></a>00405 }
<a name="l00406"></a>00406 
<a name="l00407"></a>00407 <span class="preprocessor">#ifdef __mips_eabi</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="comment">// max of 8 parameters in $a0-$a3 and $t0-$t3</span>
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="comment">// load an immediate value as param&#39;th function parameter</span>
<a name="l00411"></a>00411 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_imm(Bitu imm,Bitu param) {
<a name="l00412"></a>00412         gen_mov_dword_to_reg_imm(param+4, imm);
<a name="l00413"></a>00413 }
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 <span class="comment">// load an address as param&#39;th function parameter</span>
<a name="l00416"></a>00416 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_addr(Bitu addr,Bitu param) {
<a name="l00417"></a>00417         gen_mov_dword_to_reg_imm(param+4, addr);
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="comment">// load a host-register as param&#39;th function parameter</span>
<a name="l00421"></a>00421 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_reg(Bitu reg,Bitu param) {
<a name="l00422"></a>00422         gen_mov_regs(param+4, reg);
<a name="l00423"></a>00423 }
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 <span class="comment">// load a value from memory as param&#39;th function parameter</span>
<a name="l00426"></a>00426 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_mem(Bitu mem,Bitu param) {
<a name="l00427"></a>00427         gen_mov_word_to_reg(param+4, (<span class="keywordtype">void</span> *)mem, 1);
<a name="l00428"></a>00428 }
<a name="l00429"></a>00429 <span class="preprocessor">#else</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>        other mips abis
<a name="l00431"></a>00431 <span class="preprocessor">#endif</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>
<a name="l00433"></a>00433 <span class="comment">// jump to an address pointed at by ptr, offset is in imm</span>
<a name="l00434"></a>00434 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_jmp_ptr(<span class="keywordtype">void</span> * ptr,Bits imm=0) {
<a name="l00435"></a>00435         gen_mov_word_to_reg(temp2, ptr, 1);
<a name="l00436"></a>00436         <span class="keywordflow">if</span>((imm &lt; -32768) || (imm &gt;= 32768)) {
<a name="l00437"></a>00437                 gen_add_imm(temp2, imm);
<a name="l00438"></a>00438                 imm = 0;
<a name="l00439"></a>00439         }
<a name="l00440"></a>00440         temp1_valid = <span class="keyword">false</span>;
<a name="l00441"></a>00441         cache_addw((Bit16u)imm);        <span class="comment">// lw temp2, imm(temp2)</span>
<a name="l00442"></a>00442         cache_addw(0x8C00+(temp2&lt;&lt;5)+temp2);
<a name="l00443"></a>00443         cache_addd((temp2&lt;&lt;21)+8);      <span class="comment">// jr temp2 </span>
<a name="l00444"></a>00444         DELAY;
<a name="l00445"></a>00445 }
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <span class="comment">// short conditional jump (+-127 bytes) if register is zero</span>
<a name="l00448"></a>00448 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00449"></a>00449 <span class="keyword">static</span> Bit32u INLINE gen_create_branch_on_zero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00450"></a>00450         temp1_valid = <span class="keyword">false</span>;
<a name="l00451"></a>00451         <span class="keywordflow">if</span>(!dword) { 
<a name="l00452"></a>00452                 cache_addw(0xffff);     <span class="comment">// andi temp1, reg, 0xffff</span>
<a name="l00453"></a>00453                 cache_addw(0x3000+(reg&lt;&lt;5)+temp1);
<a name="l00454"></a>00454         }
<a name="l00455"></a>00455         cache_addw(0);                  <span class="comment">// beq $0, reg, 0</span>
<a name="l00456"></a>00456         cache_addw(0x1000+(dword?reg:temp1));
<a name="l00457"></a>00457         DELAY;
<a name="l00458"></a>00458         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00459"></a>00459 }
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="comment">// short conditional jump (+-127 bytes) if register is nonzero</span>
<a name="l00462"></a>00462 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00463"></a>00463 <span class="keyword">static</span> Bit32u INLINE gen_create_branch_on_nonzero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00464"></a>00464         temp1_valid = <span class="keyword">false</span>;
<a name="l00465"></a>00465         <span class="keywordflow">if</span>(!dword) { 
<a name="l00466"></a>00466                 cache_addw(0xffff);     <span class="comment">// andi temp1, reg, 0xffff</span>
<a name="l00467"></a>00467                 cache_addw(0x3000+(reg&lt;&lt;5)+temp1);
<a name="l00468"></a>00468         }
<a name="l00469"></a>00469         cache_addw(0);                  <span class="comment">// bne $0, reg, 0</span>
<a name="l00470"></a>00470         cache_addw(0x1400+(dword?reg:temp1));
<a name="l00471"></a>00471         DELAY;
<a name="l00472"></a>00472         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00473"></a>00473 }
<a name="l00474"></a>00474 
<a name="l00475"></a>00475 <span class="comment">// calculate relative offset and fill it into the location pointed to by data</span>
<a name="l00476"></a>00476 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch(DRC_PTR_SIZE_IM data) {
<a name="l00477"></a>00477 <span class="preprocessor">#if C_DEBUG</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>        Bits len=(Bit32u)cache.pos-data;
<a name="l00479"></a>00479         if (len&lt;0) len=-len;
<a name="l00480"></a>00480         <span class="keywordflow">if</span> (len&gt;126) LOG_MSG(<span class="stringliteral">&quot;Big jump %d&quot;</span>,len);
<a name="l00481"></a>00481 <span class="preprocessor">#endif</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>        temp1_valid = <span class="keyword">false</span>;                    <span class="comment">// this is a branch target</span>
<a name="l00483"></a>00483         *(Bit16u*)data=((Bit16u)((Bit32u)cache.pos-data-4)&gt;&gt;2);
<a name="l00484"></a>00484 }
<a name="l00485"></a>00485 
<a name="l00486"></a>00486 <span class="preprocessor">#if 0   // assume for the moment no branch will go farther then +/- 128KB</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span>
<a name="l00488"></a>00488 <span class="comment">// conditional jump if register is nonzero</span>
<a name="l00489"></a>00489 <span class="comment">// for isdword==true the 32bit of the register are tested</span>
<a name="l00490"></a>00490 <span class="comment">// for isdword==false the lowest 8bit of the register are tested</span>
<a name="l00491"></a>00491 <span class="keyword">static</span> Bit32u gen_create_branch_long_nonzero(HostReg reg,<span class="keywordtype">bool</span> isdword) {
<a name="l00492"></a>00492         temp1_valid = <span class="keyword">false</span>;
<a name="l00493"></a>00493         <span class="keywordflow">if</span> (!isdword) {
<a name="l00494"></a>00494                 cache_addw(0xff);       <span class="comment">// andi temp1, reg, 0xff</span>
<a name="l00495"></a>00495                 cache_addw(0x3000+(reg&lt;&lt;5)+temp1);
<a name="l00496"></a>00496         }
<a name="l00497"></a>00497         cache_addw(3);                  <span class="comment">// beq $0, reg, +12</span>
<a name="l00498"></a>00498         cache_addw(0x1000+(isdword?reg:temp1)); 
<a name="l00499"></a>00499         DELAY;
<a name="l00500"></a>00500         cache_addd(0x00000000);         <span class="comment">// fill j</span>
<a name="l00501"></a>00501         DELAY;
<a name="l00502"></a>00502         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 
<a name="l00505"></a>00505 <span class="comment">// compare 32bit-register against zero and jump if value less/equal than zero</span>
<a name="l00506"></a>00506 <span class="keyword">static</span> Bit32u INLINE gen_create_branch_long_leqzero(HostReg reg) {
<a name="l00507"></a>00507         temp1_valid = <span class="keyword">false</span>;
<a name="l00508"></a>00508         cache_addw(3);                          <span class="comment">// bgtz reg, +12</span>
<a name="l00509"></a>00509         cache_addw(0x1c00+(reg&lt;&lt;5));
<a name="l00510"></a>00510         DELAY;
<a name="l00511"></a>00511         cache_addd(0x00000000);                 <span class="comment">// fill j </span>
<a name="l00512"></a>00512         DELAY;
<a name="l00513"></a>00513         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516 <span class="comment">// calculate long relative offset and fill it into the location pointed to by data</span>
<a name="l00517"></a>00517 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch_long(Bit32u data) {
<a name="l00518"></a>00518         temp1_valid = <span class="keyword">false</span>;
<a name="l00519"></a>00519         <span class="comment">// this is an absolute branch</span>
<a name="l00520"></a>00520         *(Bit32u*)data=0x08000000+(((Bit32u)cache.pos&gt;&gt;2)&amp;0x3ffffff);
<a name="l00521"></a>00521 }
<a name="l00522"></a>00522 <span class="preprocessor">#else           </span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="comment">// conditional jump if register is nonzero</span>
<a name="l00524"></a>00524 <span class="comment">// for isdword==true the 32bit of the register are tested</span>
<a name="l00525"></a>00525 <span class="comment">// for isdword==false the lowest 8bit of the register are tested</span>
<a name="l00526"></a>00526 <span class="keyword">static</span> Bit32u gen_create_branch_long_nonzero(HostReg reg,<span class="keywordtype">bool</span> isdword) {
<a name="l00527"></a>00527         temp1_valid = <span class="keyword">false</span>;
<a name="l00528"></a>00528         <span class="keywordflow">if</span> (!isdword) {
<a name="l00529"></a>00529                 cache_addw(0xff);       <span class="comment">// andi temp1, reg, 0xff</span>
<a name="l00530"></a>00530                 cache_addw(0x3000+(reg&lt;&lt;5)+temp1);
<a name="l00531"></a>00531         }
<a name="l00532"></a>00532         cache_addw(0);                  <span class="comment">// bne $0, reg, 0</span>
<a name="l00533"></a>00533         cache_addw(0x1400+(isdword?reg:temp1)); 
<a name="l00534"></a>00534         DELAY;
<a name="l00535"></a>00535         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 
<a name="l00538"></a>00538 <span class="comment">// compare 32bit-register against zero and jump if value less/equal than zero</span>
<a name="l00539"></a>00539 <span class="keyword">static</span> Bit32u INLINE gen_create_branch_long_leqzero(HostReg reg) {
<a name="l00540"></a>00540         temp1_valid = <span class="keyword">false</span>;
<a name="l00541"></a>00541         cache_addw(0);                  <span class="comment">// blez reg, 0</span>
<a name="l00542"></a>00542         cache_addw(0x1800+(reg&lt;&lt;5));
<a name="l00543"></a>00543         DELAY;
<a name="l00544"></a>00544         <span class="keywordflow">return</span> ((Bit32u)cache.pos-8);
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="comment">// calculate long relative offset and fill it into the location pointed to by data</span>
<a name="l00548"></a>00548 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch_long(Bit32u data) {
<a name="l00549"></a>00549         gen_fill_branch(data);
<a name="l00550"></a>00550 }
<a name="l00551"></a>00551 <span class="preprocessor">#endif</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span>
<a name="l00553"></a>00553 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_run_code(<span class="keywordtype">void</span>) {
<a name="l00554"></a>00554         temp1_valid = <span class="keyword">false</span>;
<a name="l00555"></a>00555         cache_addd(0x27bdfff0);                 <span class="comment">// addiu $sp, $sp, -16</span>
<a name="l00556"></a>00556         cache_addd(0xafb00004);                 <span class="comment">// sw $s0, 4($sp)</span>
<a name="l00557"></a>00557         cache_addd(0x00800008);                 <span class="comment">// jr $a0</span>
<a name="l00558"></a>00558         cache_addd(0xafbf0000);                 <span class="comment">// sw $ra, 0($sp)</span>
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 <span class="comment">// return from a function</span>
<a name="l00562"></a>00562 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_return_function(<span class="keywordtype">void</span>) {
<a name="l00563"></a>00563         temp1_valid = <span class="keyword">false</span>;
<a name="l00564"></a>00564         cache_addd(0x8fbf0000);                 <span class="comment">// lw $ra, 0($sp)</span>
<a name="l00565"></a>00565         cache_addd(0x8fb00004);                 <span class="comment">// lw $s0, 4($sp)</span>
<a name="l00566"></a>00566         cache_addd(0x03e00008);                 <span class="comment">// jr $ra</span>
<a name="l00567"></a>00567         cache_addd(0x27bd0010);                 <span class="comment">// addiu $sp, $sp, 16</span>
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="comment">// called when a call to a function can be replaced by a</span>
<a name="l00572"></a>00572 <span class="comment">// call to a simpler function</span>
<a name="l00573"></a>00573 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_function_ptr(Bit8u * pos,<span class="keywordtype">void</span>* fct_ptr,Bitu flags_type) {
<a name="l00574"></a>00574 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>        <span class="comment">// try to avoid function calls but rather directly fill in code</span>
<a name="l00576"></a>00576         <span class="keywordflow">switch</span> (flags_type) {
<a name="l00577"></a>00577                 <span class="keywordflow">case</span> t_ADDb:
<a name="l00578"></a>00578                 <span class="keywordflow">case</span> t_ADDw:
<a name="l00579"></a>00579                 <span class="keywordflow">case</span> t_ADDd:
<a name="l00580"></a>00580                         *(Bit32u*)pos=0x00851021;                                       <span class="comment">// addu $v0, $a0, $a1</span>
<a name="l00581"></a>00581                         <span class="keywordflow">break</span>;
<a name="l00582"></a>00582                 <span class="keywordflow">case</span> t_ORb:
<a name="l00583"></a>00583                 <span class="keywordflow">case</span> t_ORw:
<a name="l00584"></a>00584                 <span class="keywordflow">case</span> t_ORd:
<a name="l00585"></a>00585                         *(Bit32u*)pos=0x00851025;                                       <span class="comment">// or $v0, $a0, $a1</span>
<a name="l00586"></a>00586                         <span class="keywordflow">break</span>;
<a name="l00587"></a>00587                 <span class="keywordflow">case</span> t_ANDb:
<a name="l00588"></a>00588                 <span class="keywordflow">case</span> t_ANDw:
<a name="l00589"></a>00589                 <span class="keywordflow">case</span> t_ANDd:
<a name="l00590"></a>00590                         *(Bit32u*)pos=0x00851024;                                       <span class="comment">// and $v0, $a0, $a1</span>
<a name="l00591"></a>00591                         <span class="keywordflow">break</span>;
<a name="l00592"></a>00592                 <span class="keywordflow">case</span> t_SUBb:
<a name="l00593"></a>00593                 <span class="keywordflow">case</span> t_SUBw:
<a name="l00594"></a>00594                 <span class="keywordflow">case</span> t_SUBd:
<a name="l00595"></a>00595                         *(Bit32u*)pos=0x00851023;                                       <span class="comment">// subu $v0, $a0, $a1</span>
<a name="l00596"></a>00596                         <span class="keywordflow">break</span>;
<a name="l00597"></a>00597                 <span class="keywordflow">case</span> t_XORb:
<a name="l00598"></a>00598                 <span class="keywordflow">case</span> t_XORw:
<a name="l00599"></a>00599                 <span class="keywordflow">case</span> t_XORd:
<a name="l00600"></a>00600                         *(Bit32u*)pos=0x00851026;                                       <span class="comment">// xor $v0, $a0, $a1</span>
<a name="l00601"></a>00601                         <span class="keywordflow">break</span>;
<a name="l00602"></a>00602                 <span class="keywordflow">case</span> t_CMPb:
<a name="l00603"></a>00603                 <span class="keywordflow">case</span> t_CMPw:
<a name="l00604"></a>00604                 <span class="keywordflow">case</span> t_CMPd:
<a name="l00605"></a>00605                 <span class="keywordflow">case</span> t_TESTb:
<a name="l00606"></a>00606                 <span class="keywordflow">case</span> t_TESTw:
<a name="l00607"></a>00607                 <span class="keywordflow">case</span> t_TESTd:
<a name="l00608"></a>00608                         *(Bit32u*)pos=0;                                                        <span class="comment">// nop</span>
<a name="l00609"></a>00609                         <span class="keywordflow">break</span>;
<a name="l00610"></a>00610                 <span class="keywordflow">case</span> t_INCb:
<a name="l00611"></a>00611                 <span class="keywordflow">case</span> t_INCw:
<a name="l00612"></a>00612                 <span class="keywordflow">case</span> t_INCd:
<a name="l00613"></a>00613                         *(Bit32u*)pos=0x24820001;                                       <span class="comment">// addiu $v0, $a0, 1</span>
<a name="l00614"></a>00614                         <span class="keywordflow">break</span>;
<a name="l00615"></a>00615                 <span class="keywordflow">case</span> t_DECb:
<a name="l00616"></a>00616                 <span class="keywordflow">case</span> t_DECw:
<a name="l00617"></a>00617                 <span class="keywordflow">case</span> t_DECd:
<a name="l00618"></a>00618                         *(Bit32u*)pos=0x2482ffff;                                       <span class="comment">// addiu $v0, $a0, -1</span>
<a name="l00619"></a>00619                         <span class="keywordflow">break</span>;
<a name="l00620"></a>00620                 <span class="keywordflow">case</span> t_SHLb:
<a name="l00621"></a>00621                 <span class="keywordflow">case</span> t_SHLw:
<a name="l00622"></a>00622                 <span class="keywordflow">case</span> t_SHLd:
<a name="l00623"></a>00623                         *(Bit32u*)pos=0x00a41004;                                       <span class="comment">// sllv $v0, $a0, $a1</span>
<a name="l00624"></a>00624                         <span class="keywordflow">break</span>;
<a name="l00625"></a>00625                 <span class="keywordflow">case</span> t_SHRb:
<a name="l00626"></a>00626                 <span class="keywordflow">case</span> t_SHRw:
<a name="l00627"></a>00627                 <span class="keywordflow">case</span> t_SHRd:
<a name="l00628"></a>00628                         *(Bit32u*)pos=0x00a41006;                                       <span class="comment">// srlv $v0, $a0, $a1</span>
<a name="l00629"></a>00629                         <span class="keywordflow">break</span>;
<a name="l00630"></a>00630                 <span class="keywordflow">case</span> t_SARd:
<a name="l00631"></a>00631                         *(Bit32u*)pos=0x00a41007;                                       <span class="comment">// srav $v0, $a0, $a1</span>
<a name="l00632"></a>00632                         <span class="keywordflow">break</span>;
<a name="l00633"></a>00633 <span class="preprocessor">#if (_MIPS_ISA==MIPS32R2) || defined(PSP)</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>                <span class="keywordflow">case</span> t_RORd:
<a name="l00635"></a>00635                         *(Bit32u*)pos=0x00a41046;                                       <span class="comment">// rotr $v0, $a0, $a1</span>
<a name="l00636"></a>00636                         <span class="keywordflow">break</span>;
<a name="l00637"></a>00637 <span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>                <span class="keywordflow">case</span> t_NEGb:
<a name="l00639"></a>00639                 <span class="keywordflow">case</span> t_NEGw:
<a name="l00640"></a>00640                 <span class="keywordflow">case</span> t_NEGd:
<a name="l00641"></a>00641                         *(Bit32u*)pos=0x00041023;                                       <span class="comment">// subu $v0, $0, $a0</span>
<a name="l00642"></a>00642                         <span class="keywordflow">break</span>;
<a name="l00643"></a>00643                 <span class="keywordflow">default</span>:
<a name="l00644"></a>00644                         *(Bit32u*)pos=0x0c000000+((((Bit32u)fct_ptr)&gt;&gt;2)&amp;0x3ffffff);            <span class="comment">// jal simple_func</span>
<a name="l00645"></a>00645                         <span class="keywordflow">break</span>;
<a name="l00646"></a>00646         }
<a name="l00647"></a>00647 <span class="preprocessor">#else</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>        *(Bit32u*)pos=0x0c000000+(((Bit32u)fct_ptr)&gt;&gt;2)&amp;0x3ffffff);             <span class="comment">// jal simple_func</span>
<a name="l00649"></a>00649 <span class="preprocessor">#endif</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span>}
<a name="l00651"></a>00651 <span class="preprocessor">#endif</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>
<a name="l00653"></a>00653 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_closing(Bit8u* block_start,Bitu block_size) {
<a name="l00654"></a>00654 <span class="preprocessor">#ifdef PSP</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="comment">// writeback dcache and invalidate icache</span>
<a name="l00656"></a>00656         Bit32u inval_start = ((Bit32u)block_start) &amp; ~63;
<a name="l00657"></a>00657         Bit32u inval_end = (((Bit32u)block_start) + block_size + 64) &amp; ~63;
<a name="l00658"></a>00658         <span class="keywordflow">for</span> (;inval_start &lt; inval_end; inval_start+=64) {
<a name="l00659"></a>00659                 __builtin_allegrex_cache(0x1a, inval_start);
<a name="l00660"></a>00660                 __builtin_allegrex_cache(0x08, inval_start);
<a name="l00661"></a>00661         }
<a name="l00662"></a>00662 <span class="preprocessor">#endif</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>}
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_before_close(<span class="keywordtype">void</span>) { }
<a name="l00666"></a>00666 
<a name="l00667"></a>00667 
<a name="l00668"></a>00668 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span>
<a name="l00670"></a>00670 <span class="comment">// mov 16bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 2 must be zero)</span>
<a name="l00671"></a>00671 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00672"></a>00672 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l00673"></a>00673 <span class="comment">// stub</span>
<a name="l00674"></a>00674 }
<a name="l00675"></a>00675 
<a name="l00676"></a>00676 <span class="comment">// mov 32bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l00677"></a>00677 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l00678"></a>00678 <span class="comment">// stub</span>
<a name="l00679"></a>00679 }
<a name="l00680"></a>00680 
<a name="l00681"></a>00681 <span class="comment">// add a 32bit value from Segs[index] to a full register using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l00682"></a>00682 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_seg32_to_reg(HostReg reg,Bitu index) {
<a name="l00683"></a>00683 <span class="comment">// stub</span>
<a name="l00684"></a>00684 }
<a name="l00685"></a>00685 
<a name="l00686"></a>00686 <span class="preprocessor">#endif</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>
<a name="l00688"></a>00688 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span>
<a name="l00690"></a>00690 <span class="comment">// mov 16bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l00691"></a>00691 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00692"></a>00692 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l00693"></a>00693 <span class="comment">// stub</span>
<a name="l00694"></a>00694 }
<a name="l00695"></a>00695 
<a name="l00696"></a>00696 <span class="comment">// mov 32bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l00697"></a>00697 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l00698"></a>00698 <span class="comment">// stub</span>
<a name="l00699"></a>00699 }
<a name="l00700"></a>00700 
<a name="l00701"></a>00701 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l00702"></a>00702 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00703"></a>00703 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_to_reg(HostReg dest_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l00704"></a>00704 <span class="comment">// stub</span>
<a name="l00705"></a>00705 }
<a name="l00706"></a>00706 
<a name="l00707"></a>00707 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l00708"></a>00708 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00709"></a>00709 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00710"></a>00710 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00711"></a>00711 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_to_reg_low(HostReg dest_reg,Bitu index) {
<a name="l00712"></a>00712 <span class="comment">// stub</span>
<a name="l00713"></a>00713 }
<a name="l00714"></a>00714 
<a name="l00715"></a>00715 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l00716"></a>00716 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00717"></a>00717 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00718"></a>00718 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00719"></a>00719 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_regbyte_to_reg_low_canuseword(HostReg dest_reg,Bitu index) {
<a name="l00720"></a>00720 <span class="comment">// stub</span>
<a name="l00721"></a>00721 }
<a name="l00722"></a>00722 
<a name="l00723"></a>00723 
<a name="l00724"></a>00724 <span class="comment">// add a 32bit value from cpu_regs[index] to a full register using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l00725"></a>00725 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_regval32_to_reg(HostReg reg,Bitu index) {
<a name="l00726"></a>00726 <span class="comment">// stub</span>
<a name="l00727"></a>00727 }
<a name="l00728"></a>00728 
<a name="l00729"></a>00729 
<a name="l00730"></a>00730 <span class="comment">// move 16bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l00731"></a>00731 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_from_reg(HostReg src_reg,Bitu index) {
<a name="l00732"></a>00732 <span class="comment">// stub</span>
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 
<a name="l00735"></a>00735 <span class="comment">// move 32bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l00736"></a>00736 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_from_reg(HostReg src_reg,Bitu index) {
<a name="l00737"></a>00737 <span class="comment">// stub</span>
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 
<a name="l00740"></a>00740 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into cpu_regs[index] using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l00741"></a>00741 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_from_reg(HostReg src_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l00742"></a>00742 <span class="comment">// stub</span>
<a name="l00743"></a>00743 }
<a name="l00744"></a>00744 
<a name="l00745"></a>00745 <span class="comment">// move the lowest 8bit of a register into cpu_regs[index] using FC_REGS_ADDR</span>
<a name="l00746"></a>00746 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_from_reg_low(HostReg src_reg,Bitu index) {
<a name="l00747"></a>00747 <span class="comment">// stub</span>
<a name="l00748"></a>00748 }
<a name="l00749"></a>00749 
<a name="l00750"></a>00750 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sun Jul 5 2020 13:11:34 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
