# Fri Jan 22 16:21:03 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 182MB)

@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MiV_Core32(verilog)) on net DRV_TDO (in view: work.MiV_Core32(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\synthesis\synlog\Top_Level_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 191MB)

@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance pstore2_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance pstore2_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance pstore1_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance pstore1_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance s1_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) because it does not drive other instances.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\synthesis\synlog\Top_Level_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.MSS_SubSystem_sb(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\synthesis\synlog\Top_Level_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z10(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Found counter in view:work.CoreConfigMaster_Z10(verilog) instance pause_count[4:0] 
@N: MF179 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":573:21:573:46|Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z10(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z15(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z15(verilog) instance count_ddr[13:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 226MB peak: 230MB)

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 314MB peak: 315MB)

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 328MB peak: 346MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 328MB peak: 346MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 280MB peak: 346MB)

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 285MB peak: 346MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 320MB peak: 346MB)

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 316MB peak: 346MB)


Finished preparing to map (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 315MB peak: 346MB)


Finished technology mapping (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 360MB peak: 381MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:45s		    -1.64ns		13221 /      6056
   2		0h:00m:45s		    -1.64ns		11937 /      6056
   3		0h:00m:45s		    -1.64ns		11929 /      6056
@N: FX271 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":509:2:509:7|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa (in view: work.Top_Level(verilog)) with 41 loads 2 times to improve timing.
@N: FX271 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Replicating instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.masterRegAddrSel (in view: work.Top_Level(verilog)) with 42 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:48s		    -0.89ns		11954 /      6058
   5		0h:00m:49s		    -1.39ns		11960 /      6058
   6		0h:00m:49s		    -1.39ns		11960 /      6058
   7		0h:00m:49s		    -1.39ns		11960 /      6058
   8		0h:00m:49s		    -1.39ns		11960 /      6058


   9		0h:00m:50s		    -0.89ns		11959 /      6058
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_2703 
@N: FP130 |Promoting Net INIT_DONE_int_arst on CLKINT  I_2704 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_2705 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2706 
@N: FP130 |Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.q_arst on CLKINT  I_2707 
@N: FP130 |Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_49_arst on CLKINT  I_2708 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_clk_base_arst on CLKINT  I_2709 
@N: FP130 |Promoting Net URSTB_arst on CLKINT  I_2710 
@N: FP130 |Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.un1_reset_debug_arst on CLKINT  I_2711 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_arst on CLKINT  I_2712 
@N: FP130 |Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_2713 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_2714 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 366MB peak: 381MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 377MB peak: 381MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5943 clock pin(s) of sequential element(s)
0 instances converted, 5943 sequential instances remain driven by gated/generated clocks

=========================================================================== Non-Gated/Non-Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                                                    Drive Element Type                     Fanout     Sample Instance                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                                  17         JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0004       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST          clock definition on MSS_025            75         MSS_SubSystem_sb_0.CORECONFIGP_0.INIT_DONE_q2  
@K:CKID0005       MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                       clock definition on RCOSC_25_50MHZ     31         MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]  
======================================================================================================================================================================================
================================================================================================================================= Gated/Generated Clocks ==================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                Explanation                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MSS_SubSystem_sb_0.CCC_0.CCC_INST                         CCC                    5629       MSS_SubSystem_sb_0.CORERESETP_0.CONFIG2_DONE_q1                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   314        MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
===========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 292MB peak: 381MB)

Writing Analyst data base C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\synthesis\synwork\Top_Level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 342MB peak: 381MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 338MB peak: 381MB)


Start final timing analysis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 336MB peak: 381MB)

@W: MT246 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\custom core from hdl\igl2_miv_freertos_demo_custom_core\component\work\mss_subsystem_sb\ccc_0\mss_subsystem_sb_ccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB with period 80.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock MSS_SubSystem_sb_0/CCC_0/GL0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Jan 22 16:22:04 2021
#


Top view:               Top_Level
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.509

                                                              Requested     Estimated     Requested     Estimated                Clock                                                                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack      Type                                                                     Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              100.0 MHz     90.8 MHz      10.000        11.019        -0.509     inferred                                                                 Inferred_clkgroup_0
MSS_SubSystem_sb_0/CCC_0/GL0                                  50.0 MHz      55.5 MHz      20.000        18.008        1.992      generated (from MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           50.0 MHz      452.7 MHz     20.000        2.209         17.791     declared                                                                 default_clkgroup   
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     12.5 MHz      135.6 MHz     80.000        7.376         36.312     declared                                                                 default_clkgroup   
TCK                                                           6.0 MHz       NA            166.670       NA            NA         declared                                                                 default_clkgroup   
System                                                        100.0 MHz     159.2 MHz     10.000        6.280         3.720      system                                                                   system_clkgroup    
=============================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  10.000      3.720   |  No paths    -      |  10.000      6.703   |  No paths    -     
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        |  20.000      17.791  |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  |  80.000      73.305  |  No paths    -      |  40.000      37.968  |  40.000      36.312
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      1.992   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           System                                                     |  10.000      8.362   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           MSS_SubSystem_sb_0/CCC_0/GL0                               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  10.000      2.813   |  10.000      6.149  |  5.000       0.410   |  5.000       -0.509
===============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                                                             Arrival           
Instance                                                                                           Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                   Clock                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.505
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.457
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.411
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.289
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       0.410 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[0]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[0]                                       0.087       0.468 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.087       0.477 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[1]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[1]                                       0.108       0.495 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[2]                                       0.108       0.611 
==========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                                                 Required           
Instance                                                       Reference                                            Type     Pin     Net                                Time         Slack 
                                                               Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[5]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[6]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.509
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.509

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                                 SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                     Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                         Net      -        -       1.017     -           9         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     D        In      -         2.188       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     Y        Out     0.271     2.460       -         
_GEN_61                                                                                                                        Net      -        -       0.815     -           4         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     C        In      -         3.274       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     Y        Out     0.203     3.477       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                   Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     A        In      -         3.974       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     Y        Out     0.100     4.074       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                 Net      -        -       1.097     -           14        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]                                                                     SLE      SLn      In      -         5.172       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.509 is 1.338(24.3%) logic and 4.171(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.509

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[7] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                                 SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                     Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                         Net      -        -       1.017     -           9         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     D        In      -         2.188       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     Y        Out     0.271     2.460       -         
_GEN_61                                                                                                                        Net      -        -       0.815     -           4         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_rep1                                                          CFG3     C        In      -         3.274       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_rep1                                                          CFG3     Y        Out     0.203     3.477       -         
dmiReqReg_addr_0_sqmuxa_rep1                                                                                                   Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_rep1_RNI6HKE                                                  CFG1     A        In      -         3.974       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_rep1_RNI6HKE                                                  CFG1     Y        Out     0.100     4.074       -         
dmiReqReg_addr_0_sqmuxa_rep1_i                                                                                                 Net      -        -       1.097     -           14        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[7]                                                                     SLE      SLn      In      -         5.172       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.509 is 1.338(24.3%) logic and 4.171(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.509

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                                 SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                     Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                         Net      -        -       1.017     -           9         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     D        In      -         2.188       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     Y        Out     0.271     2.460       -         
_GEN_61                                                                                                                        Net      -        -       0.815     -           4         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     C        In      -         3.274       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     Y        Out     0.203     3.477       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                   Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     A        In      -         3.974       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     Y        Out     0.100     4.074       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                 Net      -        -       1.097     -           14        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1]                                                                     SLE      SLn      In      -         5.172       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.509 is 1.338(24.3%) logic and 4.171(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.509

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                                 SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                     Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                         Net      -        -       1.017     -           9         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     D        In      -         2.188       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     Y        Out     0.271     2.460       -         
_GEN_61                                                                                                                        Net      -        -       0.815     -           4         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     C        In      -         3.274       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     Y        Out     0.203     3.477       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                   Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     A        In      -         3.974       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     Y        Out     0.100     4.074       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                 Net      -        -       1.097     -           14        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2]                                                                     SLE      SLn      In      -         5.172       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.509 is 1.338(24.3%) logic and 4.171(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.509

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                                 SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                     Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]                        CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                         Net      -        -       1.017     -           9         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     D        In      -         2.188       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNIO1JM3     CFG4     Y        Out     0.271     2.460       -         
_GEN_61                                                                                                                        Net      -        -       0.815     -           4         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     C        In      -         3.274       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast                                                          CFG3     Y        Out     0.203     3.477       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                   Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     A        In      -         3.974       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_fast_RNIS9B1                                                  CFG1     Y        Out     0.100     4.074       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                 Net      -        -       1.097     -           14        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3]                                                                     SLE      SLn      In      -         5.172       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.509 is 1.338(24.3%) logic and 4.171(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                            Arrival          
Instance                                                                                  Reference                        Type     Pin     Net               Time        Slack
                                                                                          Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value          MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       1.992
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                  MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       _T_167_full       0.108       2.232
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286[1]                                    MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       ANB1              0.087       2.315
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_write                                 MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       _T_167_write      0.108       2.411
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_send                                  MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       _T_167_send       0.108       2.455
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]                          MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[3]     0.087       2.582
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                          MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[1]     0.108       2.583
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value_0        MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value             0.108       3.015
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full     MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       maybe_full        0.108       3.033
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                          MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[2]     0.108       3.073
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                    Required          
Instance                                                      Reference                        Type        Pin                Net         Time         Slack
                                                              Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[13]     N_223_i     18.852       1.992
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[15]     N_229_i     18.853       1.993
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[12]     N_278_i     18.949       2.089
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[9]      N_272_i     18.952       2.092
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[14]     N_227_i     18.967       2.107
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[16]     N_225_i     18.978       2.118
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[8]      N_269_i     18.979       2.119
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[11]     N_276_i     18.980       2.120
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[7]      N_267_i     18.994       2.134
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[4]      N_261_i     18.996       2.136
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            1.148
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.852

    - Propagation time:                      16.860
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.992

    Number of logic level(s):                11
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[13]
    The start point is clocked by            MSS_SubSystem_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                Pin                Pin               Arrival     No. of    
Name                                                                                              Type        Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value                  SLE         Q                  Out     0.108     0.108       -         
value_1                                                                                           Net         -                  -       1.793     -           76        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIPTE52[1]                                   CFG4        C                  In      -         1.901       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIPTE52[1]                                   CFG4        Y                  Out     0.226     2.127       -         
_T_244                                                                                            Net         -                  -       1.102     -           11        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.m58_0_a2                                        CFG4        D                  In      -         3.229       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.m58_0_a2                                        CFG4        Y                  Out     0.326     3.555       -         
N_564_i_1                                                                                         Net         -                  -       0.497     -           2         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.N_564_i                                         CFG4        D                  In      -         4.052       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.N_564_i                                         CFG4        Y                  Out     0.317     4.370       -         
N_564_i                                                                                           Net         -                  -       0.977     -           8         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.m10                                             CFG4        B                  In      -         5.346       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.m10                                             CFG4        Y                  Out     0.165     5.511       -         
m0s6AddrSel                                                                                       Net         -                  -       1.017     -           9         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.N_561_i                                         CFG4        B                  In      -         6.528       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.N_561_i                                         CFG4        Y                  Out     0.165     6.693       -         
N_561_i                                                                                           Net         -                  -       1.400     -           43        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                    CFG4        B                  In      -         8.093       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                    CFG4        Y                  Out     0.165     8.258       -         
driveMaster4                                                                                      Net         -                  -       1.359     -           39        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[28]                     CFG3        C                  In      -         9.617       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[28]                     CFG3        Y                  Out     0.226     9.842       -         
N_41_2                                                                                            Net         -                  -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2[16]                  CFG2        A                  In      -         10.819      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2[16]                  CFG2        Y                  Out     0.100     10.919      -         
m1s16AddrSel                                                                                      Net         -                  -       1.058     -           10        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_0[0]     CFG4        D                  In      -         11.977      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_0[0]     CFG4        Y                  Out     0.317     12.295      -         
masterAddrInProg[0]                                                                               Net         -                  -       1.780     -           75        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_i_m2_0                          CFG3        A                  In      -         14.075      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_i_m2_0                          CFG3        Y                  Out     0.100     14.175      -         
HADDR_0_i_m2_0                                                                                    Net         -                  -       1.280     -           31        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_i_m2_0_RNIGBVMG                 CFG4        D                  In      -         15.455      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_i_m2_0_RNIGBVMG                 CFG4        Y                  Out     0.288     15.743      -         
N_223_i                                                                                           Net         -                  -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                         MSS_025     F_FM0_ADDR[13]     In      -         16.860      -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 18.008 is 3.651(20.3%) logic and 14.357(79.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                                   Arrival           
Instance                                          Reference                                               Type     Pin     Net               Time        Slack 
                                                  Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]      0.087       17.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[1]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]      0.087       17.961
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[3]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]      0.087       18.062
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[2]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]      0.087       18.140
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[11]     0.087       18.144
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[4]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]      0.108       18.180
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[12]     0.087       18.187
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]      0.087       18.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[13]     0.108       18.226
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]      0.108       18.258
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                     Required           
Instance                                          Reference                                               Type     Pin     Net                 Time         Slack 
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled       MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      EN      ddr_settled4        19.663       17.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       18.173
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       18.190
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       18.206
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[10]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       18.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[9]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       18.238
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       18.255
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[7]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       18.271
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       18.287
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[5]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       18.304
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.663

    - Propagation time:                      1.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.791

    Number of logic level(s):                2
    Starting point:                          MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]       SLE      Q        Out     0.087     0.087       -         
count_ddr[0]                                       Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     D        In      -         0.833       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     Y        Out     0.326     1.159       -         
ddr_settled4_8                                     Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     C        In      -         1.408       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     Y        Out     0.210     1.617       -         
ddr_settled4                                       Net      -        -       0.254     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled        SLE      EN       In      -         1.872       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.209 is 0.961(43.5%) logic and 1.248(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                                                                         Arrival           
Instance                                                      Reference                                                     Type        Pin                        Net                                         Time        Slack 
                                                              Clock                                                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                         MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          psel                                        0.087       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.state[1]                     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          state[1]                                    0.087       37.968
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PENABLE                 MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          CORECONFIGP_0_MDDR_APBmslave_PENABLE        0.108       38.325
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[13]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[13]                                   0.108       38.420
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[15]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[15]                                   0.108       38.494
MSS_SubSystem_sb_0.CORECONFIGP_0.state[0]                     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          state[0]                                    0.087       38.499
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[12]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[12]                                   0.108       38.791
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.029       73.305
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[8]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]      5.507       73.663
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.481       73.689
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                     Required           
Instance                                                   Reference                                                     Type     Pin     Net           Time         Slack 
                                                           Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[0]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[1]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[2]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[3]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[4]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[5]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[6]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[7]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[8]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[9]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[9]     39.745       36.312
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.745

    - Propagation time:                      3.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 36.312

    Number of logic level(s):                3
    Starting point:                          MSS_SubSystem_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16] / D
    The start point is clocked by            MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                           SLE      Q        Out     0.087     0.087       -         
psel                                                            Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     B        In      -         0.833       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     Y        Out     0.165     0.997       -         
int_sel_0_sqmuxa                                                Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     A        In      -         1.743       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     Y        Out     0.077     1.820       -         
un1_int_sel_0_sqmuxa                                            Net      -        -       1.161     -           18        
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     C        In      -         2.981       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     Y        Out     0.203     3.184       -         
prdata[16]                                                      Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]         SLE      D        In      -         3.433       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 3.688 is 0.788(21.4%) logic and 2.900(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                  Arrival          
Instance                                                           Reference     Type      Pin          Net                  Time        Slack
                                                                   Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]          0.000       3.720
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]          0.000       3.775
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]          0.000       3.788
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]          0.000       3.823
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]          0.000       3.827
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]          0.000       3.914
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         JTAG_0_TGT_TDI_0     0.000       3.939
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]          0.000       4.295
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]          0.000       4.343
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt            0.000       4.853
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                              Required          
Instance                                             Reference     Type     Pin     Net                    Time         Slack
                                                     Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.720
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        3.939
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        3.977
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        4.007
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        4.007
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        4.238
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        4.240
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        4.367
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.711
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        5.338
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.025
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.720

    Number of logic level(s):                8
    Starting point:                          JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin          Pin               Arrival     No. of    
Name                                                                        Type      Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst              UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                                 Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                       CFG4      D            In      -         0.248       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                       CFG4      Y            Out     0.271     0.520       -         
un2_UTDODRV_4                                                               Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                         CFG4      C            In      -         0.768       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                         CFG4      Y            Out     0.203     0.972       -         
un2_UTDODRV                                                                 Net       -            -       0.497     -           2         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                              CFG2      A            In      -         1.468       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                              CFG2      Y            Out     0.077     1.546       -         
state6                                                                      Net       -            -       0.936     -           7         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_0_sqmuxa_1_a2_RNIAM6T     CFG4      D            In      -         2.482       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_0_sqmuxa_1_a2_RNIAM6T     CFG4      Y            Out     0.326     2.808       -         
un1_state_0_sqmuxa_1                                                        Net       -            -       0.977     -           8         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state108_1_RNIPLPL1                 CFG3      B            In      -         3.785       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state108_1_RNIPLPL1                 CFG3      Y            Out     0.148     3.933       -         
un1_state108_1_s15_1                                                        Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNISF503         CFG4      B            In      -         4.182       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNISF503         CFG4      Y            Out     0.165     4.346       -         
state_24_2[3]                                                               Net       -            -       0.745     -           3         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_3[3]                  CFG4      B            In      -         5.092       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_3[3]                  CFG4      Y            Out     0.165     5.256       -         
state_24_1_iv_3[3]                                                          Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[3]                    CFG4      D            In      -         5.505       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[3]                    CFG4      Y            Out     0.271     5.776       -         
state_24[3]                                                                 Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]                            SLE       D            In      -         6.025       -         
===========================================================================================================================================
Total path delay (propagation time + setup) of 6.280 is 1.882(30.0%) logic and 4.398(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SubSystem_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":18:0:18:0|Timing constraint (through [get_pins { MSS_SubSystem_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":21:0:21:0|Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 336MB peak: 381MB)


Finished timing report (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 336MB peak: 381MB)

---------------------------------------
Resource Usage Report for Top_Level 

Mapping to part: m2gl025vf400std
Cell usage:
BasicIO_Interface  1 use
CCC             1 use
CLKINT          15 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           22 uses
CFG2           1423 uses
CFG3           4178 uses
CFG4           4925 uses

Carry cells:
ARI1            967 uses - used for arithmetic functions
ARI1            381 uses - used for Wide-Mux implementation
Total ARI1      1348 uses


Sequential Cells: 
SLE            6023 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 66
I/O primitives: 57
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          4 uses
OUTBUF         32 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    11896

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  6023 + 288 + 288 + 72 = 6671;
Total number of LUTs after P&R:  11896 + 288 + 288 + 72 = 12544;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 110MB peak: 381MB)

Process took 0h:01m:01s realtime, 0h:01m:00s cputime
# Fri Jan 22 16:22:04 2021

###########################################################]
