{"vcs1":{"timestamp_begin":1732444293.920041861, "rt":2.75, "ut":1.37, "st":0.33}}
{"vcselab":{"timestamp_begin":1732444296.745816171, "rt":1.25, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1732444298.067240942, "rt":0.44, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732444293.264259219}
{"VCS_COMP_START_TIME": 1732444293.264259219}
{"VCS_COMP_END_TIME": 1732444331.639773144}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343728}}
{"stitch_vcselab": {"peak_mem": 231544}}
