      Lattice Mapping Report File for Design Module 'spin_clock_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Sun Aug 25 16:59:06 2019

Design Information
------------------

Command line:   map spin_clock_impl_1_syn.udb
     C:/development/FPGA/spin_clock_ice/device.pdc -o spin_clock_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers: 193 out of  5280 (4%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           448 out of  5280 (8%)
      Number of logic LUT4s:             324
      Number of inserted feedthru LUT4s:   5
      Number of replicated LUT4s:          1
      Number of ripple logic:             59 (118 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIOs: 13
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 13 out of 36 (36%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net tlc_sclk_c: 84 loads, 84 rising, 0 falling (Driver: Pin
     tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net sys_clk: 51 loads, 51 rising, 0 falling (Driver: Pin OSCInst0/CLKHF)
      Net smi_nwe_pi_c: 42 loads, 0 rising, 42 falling (Driver: Port smi_nwe_pi)
      Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_in)
   Number of Clock Enables:  8
      Net VCC_net: 1 loads, 0 SLICEs
      Net global_rst_N_122: 31 loads, 30 SLICEs
      Net tlc0/n153327: 2 loads, 2 SLICEs
      Net tlc0/state_3__N_2489: 16 loads, 16 SLICEs
      Net tlc0/n44799: 1 loads, 1 SLICEs
      Net tlc0/n153324: 2 loads, 2 SLICEs
      Net tlc0/n7_adj_49047: 2 loads, 2 SLICEs
      Net tlc0/n155062: 1 loads, 1 SLICEs
   Number of LSRs:  24
      Net global_rst: 18 loads, 18 SLICEs
      Net n44790: 13 loads, 13 SLICEs
      Net tlc0/n156347: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net tlc0/n156346: 1 loads, 1 SLICEs
      Net tlc0/n156357: 1 loads, 1 SLICEs
      Net tlc0/n156355: 1 loads, 1 SLICEs
      Net tlc0/n156352: 1 loads, 1 SLICEs
      Net tlc0/n156351: 1 loads, 1 SLICEs
      Net tlc0/n156353: 1 loads, 1 SLICEs
      Net tlc0/n156359: 1 loads, 1 SLICEs
      Net tlc0/n156348: 1 loads, 1 SLICEs
      Net tlc0/n156371: 1 loads, 1 SLICEs
      Net tlc0/n51302: 5 loads, 5 SLICEs
      Net tlc0/n7: 5 loads, 5 SLICEs
      Net tlc0/n7_adj_49042: 1 loads, 1 SLICEs
      Net tlc0/n153957: 2 loads, 2 SLICEs
      Net tlc0/n156350: 1 loads, 1 SLICEs
      Net tlc0/n156345: 1 loads, 1 SLICEs
      Net tlc0/n156358: 1 loads, 1 SLICEs
      Net tlc0/n156292: 1 loads, 1 SLICEs
      Net tlc0/n156354: 1 loads, 1 SLICEs
      Net tlc0/n156349: 1 loads, 1 SLICEs
      Net tlc0/n156356: 1 loads, 1 SLICEs
      Net n150159: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net global_rst: 91 loads
      Net global_rst_N_122: 32 loads
      Net VCC_net: 32 loads
      Net n44790: 29 loads
      Net full_o: 28 loads
      Net n15: 16 loads
      Net tlc0/state[1]: 16 loads
      Net tlc0/state_3__N_2489: 16 loads
      Net tlc0/bank_offset[1]: 15 loads
      Net tlc0/n156344: 15 loads




   Number of warnings:  25
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'global_rst'.
WARNING - map: Can't resolve object 'global_rst' in constraint 'ldc_set_location
     -site {42} [get_ports global_rst]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {42} [get_ports
     global_rst]'.
WARNING - map: Top module port 'smi_noe_pi' does not connect to anything.
WARNING - map: Top module port 'tlc_sout' does not connect to anything.
WARNING - map: The clock port [frame_sync_pi] is assigned to a non clock
     dedicated pin [43], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [smi_nwe_pi] is assigned to a non clock dedicated
     pin [32], which might affect the clock performance. Use dedicated clock
     resources for the port.
WARNING - map: The clock port [smi_data_pi[7]] is assigned to a non clock
     dedicated pin [34], which might affect the clock performance. Use dedicated

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
     clock resources for the port.
WARNING - map: The clock port [smi_data_pi[5]] is assigned to a non clock
     dedicated pin [36], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [smi_data_pi[3]] is assigned to a non clock
     dedicated pin [38], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [smi_data_pi[2]] is assigned to a non clock
     dedicated pin [39], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [smi_data_pi[1]] is assigned to a non clock
     dedicated pin [40], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [smi_data_pi[0]] is assigned to a non clock
     dedicated pin [41], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: Signal 'smi_nwe_pi_N_59' is removed out, attached properties
     "is_clock=" ignored.
WARNING - map: Top module port 'smi_noe_pi' does not connect to anything.
WARNING - map: Top module port 'tlc_sout' does not connect to anything.
WARNING - map: Port [smi_data_pi_pad[6].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[4].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[5].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[7].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[2].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[3].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[0].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: Port [smi_data_pi_pad[1].bb_inst] does not have a load. Connect
     or remove the port.
WARNING - map: The clock port [smi_nwe_pi] is assigned to a non clock dedicated
     pin [32], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[6]      | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_nwe_pi          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_sync_pi       | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[4]      | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[5]      | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| smi_data_pi[7]      | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[2]      | INPUT     | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[3]      | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[0]      | INPUT     | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| line_sync           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_gclk            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_sclk            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_lat             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_sin             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_in              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_pi[1]      | INPUT     | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal smi_nwe_pi_N_59 was merged into signal smi_nwe_pi_c
Block smi_nwe_pi_I_0_1_lut was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       tlc_sclk_I_0.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      clk_in_c
  Output Clock(CoreA):                 PIN,NODE tlc_sclk_c
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       tlc_sclk_I_0/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE
       tlc_sclk_I_0/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             87
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0

                                    Page 4





PLL/DLL Summary (cont)
----------------------
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            OSCInst0
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     sys_clk
  DIV Setting:                                  0b00

ASIC Components
---------------

Instance Name: frame_cdc_i0_i0
         Type: IOLOGIC
Instance Name: OSCInst0
         Type: HFOSC
Instance Name: tlc_sclk_I_0.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 201 MB






















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
