Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbfaebe9d1d405295bdb8b82b93d3ed --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot TB_CLASSIFIER_w_VOTING_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_CLASSIFIER_w_VOTING xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_CLASSIFIER_w_VOTING_time_synth.sdf", for root module "TB_CLASSIFIER_w_VOTING/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_CLASSIFIER_w_VOTING_time_synth.sdf", for root module "TB_CLASSIFIER_w_VOTING/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.GND
Compiling module simprims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.DSP_AxB_Cascade
Compiling module xil_defaultlib.DSP_AxB_Cascade_5
Compiling module xil_defaultlib.DSP_AxB_Cascade_6
Compiling module xil_defaultlib.DSP_AxB_Cascade_7
Compiling module xil_defaultlib.DSP_AxB_Cascade_8
Compiling module xil_defaultlib.DSP_AxB_Cascade_9
Compiling module xil_defaultlib.DSP_AxB_Cascade_10
Compiling module xil_defaultlib.DSP_AxB_Cascade_11
Compiling module xil_defaultlib.DSP_AxB_Cascade_12
Compiling module xil_defaultlib.DSP_AxB_Cascade_13
Compiling module xil_defaultlib.DSP_AxB_Cascade_14
Compiling module xil_defaultlib.DSP_AxB_Cascade_15
Compiling module xil_defaultlib.DSP_AxB_Cascade_16
Compiling module xil_defaultlib.DSP_AxB_Cascade_17
Compiling module xil_defaultlib.DSP_AxB_Cascade_18
Compiling module xil_defaultlib.DSP_AxB_Cascade_19
Compiling module xil_defaultlib.DSP_AxB_Cascade_20
Compiling module xil_defaultlib.DSP_AxB_Cascade_21
Compiling module xil_defaultlib.DSP_AxB_Cascade_22
Compiling module xil_defaultlib.DSP_AxB_Cascade_23
Compiling module xil_defaultlib.DSP_AxB_Cascade_24
Compiling module xil_defaultlib.DSP_AxB_Cascade_25
Compiling module xil_defaultlib.DSP_AxB_Cascade_26
Compiling module xil_defaultlib.DSP_AxB_Cascade_27
Compiling module xil_defaultlib.DSP_AxB_Cascade_28
Compiling module xil_defaultlib.DSP_AxB_Cascade_29
Compiling module xil_defaultlib.DSP_AxB_Cascade_30
Compiling module xil_defaultlib.DSP_AxB_Cascade_31
Compiling module xil_defaultlib.DSP_AxB_Cascade_32
Compiling module xil_defaultlib.DSP_AxB_Cascade_33
Compiling module xil_defaultlib.DSP_AxB_Cascade_34
Compiling module xil_defaultlib.DSP_AxB_Cascade_35
Compiling module xil_defaultlib.DSP_AxB_Cascade_36
Compiling module simprims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.DSP_AxB_plus_C
Compiling module xil_defaultlib.DSP_AxB_Cascade_wo_PCIN
Compiling module xil_defaultlib.SVM
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized1
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized6...
Compiling module xil_defaultlib.double_shift_reg__parameterized6...
Compiling module xil_defaultlib.double_shift_reg__parameterized3
Compiling module xil_defaultlib.double_shift_reg__parameterized5
Compiling module xil_defaultlib.double_shift_reg__parameterized7
Compiling module xil_defaultlib.double_shift_reg__parameterized9
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.incremental_pipe
Compiling module xil_defaultlib.Classifier
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.FSM_Kernel_Bias
Compiling module xil_defaultlib.FSM_SIPO_PCV
Compiling module xil_defaultlib.FSM_Voting
Compiling module xil_defaultlib.FSM
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD427
Compiling module xil_defaultlib.RAM32X1S_HD428
Compiling module xil_defaultlib.RAM32X1S_HD429
Compiling module xil_defaultlib.RAM32X1S_HD430
Compiling module xil_defaultlib.RAM32X1S_HD431
Compiling module xil_defaultlib.RAM32X1S_HD432
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change...
Compiling module xil_defaultlib.RAM_Bias
Compiling module xil_defaultlib.RAM32X1S_HD433
Compiling module xil_defaultlib.RAM32X1S_HD434
Compiling module xil_defaultlib.RAM32X1S_HD435
Compiling module xil_defaultlib.RAM32X1S_HD436
Compiling module xil_defaultlib.RAM32X1S_HD437
Compiling module xil_defaultlib.RAM32X1S_HD438
Compiling module xil_defaultlib.RAM32X1S_HD439
Compiling module xil_defaultlib.RAM32X1S_HD440
Compiling module xil_defaultlib.RAM32X1S_HD441
Compiling module xil_defaultlib.RAM32X1S_HD442
Compiling module xil_defaultlib.RAM32X1S_HD443
Compiling module xil_defaultlib.RAM32X1S_HD444
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change...
Compiling module xil_defaultlib.RAM_Kernel_Scale
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010101010...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b011111011...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111110100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010001100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010100011...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b011110110...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010100001...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010000001...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b011110000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010100100...
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change
Compiling module xil_defaultlib.RAM_Pre_Computed_Vector
Compiling module xil_defaultlib.SIPO_buffer
Compiling module xil_defaultlib.counter_3b
Compiling module xil_defaultlib.counter_3b_0
Compiling module xil_defaultlib.counter_3b_1
Compiling module xil_defaultlib.counter_3b_2
Compiling module xil_defaultlib.counter_3b_3
Compiling module xil_defaultlib.counter_3b_4
Compiling module xil_defaultlib.Voting_w_ce
Compiling module xil_defaultlib.PL_CLASSIFIER_w_VOTING
Compiling architecture arch of entity xil_defaultlib.tb_classifier_w_voting
Built simulation snapshot TB_CLASSIFIER_w_VOTING_time_synth
