#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56444a4e64a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56444a5b5620 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fecf8f23018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56444a5b1c70_0 .net "clk", 0 0, o0x7fecf8f23018;  0 drivers
o0x7fecf8f23048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56444a5b63a0_0 .net "data_address", 31 0, o0x7fecf8f23048;  0 drivers
o0x7fecf8f23078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56444a5bb660_0 .net "data_read", 0 0, o0x7fecf8f23078;  0 drivers
v0x56444a5bb990_0 .var "data_readdata", 31 0;
o0x7fecf8f230d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56444a5bcaa0_0 .net "data_write", 0 0, o0x7fecf8f230d8;  0 drivers
o0x7fecf8f23108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56444a5be960_0 .net "data_writedata", 31 0, o0x7fecf8f23108;  0 drivers
S_0x56444a58fde0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fecf8f23258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56444a5d52d0_0 .net "instr_address", 31 0, o0x7fecf8f23258;  0 drivers
v0x56444a5d53d0_0 .var "instr_readdata", 31 0;
S_0x56444a5a26d0 .scope module, "ori_tb" "ori_tb" 5 1;
 .timescale 0 0;
v0x56444a5e3860_0 .net "active", 0 0, L_0x56444a5fdbc0;  1 drivers
v0x56444a5e3920_0 .var "clk", 0 0;
v0x56444a5e39c0_0 .var "clk_enable", 0 0;
v0x56444a5e3ab0_0 .net "data_address", 31 0, L_0x56444a5fb790;  1 drivers
v0x56444a5e3b50_0 .net "data_read", 0 0, L_0x56444a5f9310;  1 drivers
v0x56444a5e3c40_0 .var "data_readdata", 31 0;
v0x56444a5e3d10_0 .net "data_write", 0 0, L_0x56444a5f9130;  1 drivers
v0x56444a5e3de0_0 .net "data_writedata", 31 0, L_0x56444a5fb480;  1 drivers
v0x56444a5e3eb0_0 .net "instr_address", 31 0, L_0x56444a5fcaf0;  1 drivers
v0x56444a5e4010_0 .var "instr_readdata", 31 0;
v0x56444a5e40b0_0 .net "register_v0", 31 0, L_0x56444a5fb410;  1 drivers
v0x56444a5e41a0_0 .var "reset", 0 0;
S_0x56444a5a2aa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x56444a5a26d0;
 .timescale 0 0;
v0x56444a5d55a0_0 .var "ex_imm", 31 0;
v0x56444a5d56a0_0 .var "expected", 31 0;
v0x56444a5d5780_0 .var "i", 4 0;
v0x56444a5d5840_0 .var "imm", 15 0;
v0x56444a5d5920_0 .var "imm_instr", 31 0;
v0x56444a5d5a50_0 .var "opcode", 5 0;
v0x56444a5d5b30_0 .var "rs", 4 0;
v0x56444a5d5c10_0 .var "rt", 4 0;
v0x56444a5d5cf0_0 .var "test", 31 0;
v0x56444a5d5dd0_0 .var "test_imm", 15 0;
E_0x56444a52ef10 .event posedge, v0x56444a5d7d00_0;
S_0x56444a5a2ed0 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x56444a5a26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56444a5b1b50 .functor OR 1, L_0x56444a5f4b10, L_0x56444a5f4d90, C4<0>, C4<0>;
L_0x56444a51c160 .functor BUFZ 1, L_0x56444a5f4570, C4<0>, C4<0>, C4<0>;
L_0x56444a5bb870 .functor BUFZ 1, L_0x56444a5f4710, C4<0>, C4<0>, C4<0>;
L_0x56444a5bc900 .functor BUFZ 1, L_0x56444a5f4710, C4<0>, C4<0>, C4<0>;
L_0x56444a5f52d0 .functor AND 1, L_0x56444a5f4570, L_0x56444a5f55d0, C4<1>, C4<1>;
L_0x56444a5be840 .functor OR 1, L_0x56444a5f52d0, L_0x56444a5f51b0, C4<0>, C4<0>;
L_0x56444a55ffc0 .functor OR 1, L_0x56444a5be840, L_0x56444a5f53e0, C4<0>, C4<0>;
L_0x56444a5f5870 .functor OR 1, L_0x56444a55ffc0, L_0x56444a5f6ed0, C4<0>, C4<0>;
L_0x56444a5f5980 .functor OR 1, L_0x56444a5f5870, L_0x56444a5f6630, C4<0>, C4<0>;
L_0x56444a5f5a40 .functor BUFZ 1, L_0x56444a5f4830, C4<0>, C4<0>, C4<0>;
L_0x56444a5f6520 .functor AND 1, L_0x56444a5f5f90, L_0x56444a5f62f0, C4<1>, C4<1>;
L_0x56444a5f6630 .functor OR 1, L_0x56444a5f5c90, L_0x56444a5f6520, C4<0>, C4<0>;
L_0x56444a5f6ed0 .functor AND 1, L_0x56444a5f6a00, L_0x56444a5f6cb0, C4<1>, C4<1>;
L_0x56444a5f7680 .functor OR 1, L_0x56444a5f7120, L_0x56444a5f7440, C4<0>, C4<0>;
L_0x56444a5f6790 .functor OR 1, L_0x56444a5f7bf0, L_0x56444a5f7ef0, C4<0>, C4<0>;
L_0x56444a5f7dd0 .functor AND 1, L_0x56444a5f7900, L_0x56444a5f6790, C4<1>, C4<1>;
L_0x56444a5f86f0 .functor OR 1, L_0x56444a5f8380, L_0x56444a5f8600, C4<0>, C4<0>;
L_0x56444a5f89f0 .functor OR 1, L_0x56444a5f86f0, L_0x56444a5f8800, C4<0>, C4<0>;
L_0x56444a5f8ba0 .functor AND 1, L_0x56444a5f4570, L_0x56444a5f89f0, C4<1>, C4<1>;
L_0x56444a5f8d50 .functor AND 1, L_0x56444a5f4570, L_0x56444a5f8c60, C4<1>, C4<1>;
L_0x56444a5f9070 .functor AND 1, L_0x56444a5f4570, L_0x56444a5f8b00, C4<1>, C4<1>;
L_0x56444a5f9310 .functor BUFZ 1, L_0x56444a5bb870, C4<0>, C4<0>, C4<0>;
L_0x56444a5f9fa0 .functor AND 1, L_0x56444a5fdbc0, L_0x56444a5f5980, C4<1>, C4<1>;
L_0x56444a5fa0b0 .functor OR 1, L_0x56444a5f6630, L_0x56444a5f6ed0, C4<0>, C4<0>;
L_0x56444a5fb480 .functor BUFZ 32, L_0x56444a5fb300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fb540 .functor BUFZ 32, L_0x56444a5fa290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fb690 .functor BUFZ 32, L_0x56444a5fb300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fb790 .functor BUFZ 32, v0x56444a5d6d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fc790 .functor AND 1, v0x56444a5e39c0_0, L_0x56444a5f8ba0, C4<1>, C4<1>;
L_0x56444a5fc800 .functor AND 1, L_0x56444a5fc790, v0x56444a5e09f0_0, C4<1>, C4<1>;
L_0x56444a5fcaf0 .functor BUFZ 32, v0x56444a5d7dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fdbc0 .functor BUFZ 1, v0x56444a5e09f0_0, C4<0>, C4<0>, C4<0>;
L_0x56444a5fdd40 .functor AND 1, v0x56444a5e39c0_0, v0x56444a5e09f0_0, C4<1>, C4<1>;
v0x56444a5daae0_0 .net *"_ivl_100", 31 0, L_0x56444a5f6800;  1 drivers
L_0x7fecf8eda498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dabe0_0 .net *"_ivl_103", 25 0, L_0x7fecf8eda498;  1 drivers
L_0x7fecf8eda4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dacc0_0 .net/2u *"_ivl_104", 31 0, L_0x7fecf8eda4e0;  1 drivers
v0x56444a5dad80_0 .net *"_ivl_106", 0 0, L_0x56444a5f6a00;  1 drivers
v0x56444a5dae40_0 .net *"_ivl_109", 5 0, L_0x56444a5f6c10;  1 drivers
L_0x7fecf8eda528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56444a5daf20_0 .net/2u *"_ivl_110", 5 0, L_0x7fecf8eda528;  1 drivers
v0x56444a5db000_0 .net *"_ivl_112", 0 0, L_0x56444a5f6cb0;  1 drivers
v0x56444a5db0c0_0 .net *"_ivl_116", 31 0, L_0x56444a5f7030;  1 drivers
L_0x7fecf8eda570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5db1a0_0 .net *"_ivl_119", 25 0, L_0x7fecf8eda570;  1 drivers
L_0x7fecf8eda0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56444a5db280_0 .net/2u *"_ivl_12", 5 0, L_0x7fecf8eda0a8;  1 drivers
L_0x7fecf8eda5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56444a5db360_0 .net/2u *"_ivl_120", 31 0, L_0x7fecf8eda5b8;  1 drivers
v0x56444a5db440_0 .net *"_ivl_122", 0 0, L_0x56444a5f7120;  1 drivers
v0x56444a5db500_0 .net *"_ivl_124", 31 0, L_0x56444a5f7350;  1 drivers
L_0x7fecf8eda600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5db5e0_0 .net *"_ivl_127", 25 0, L_0x7fecf8eda600;  1 drivers
L_0x7fecf8eda648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56444a5db6c0_0 .net/2u *"_ivl_128", 31 0, L_0x7fecf8eda648;  1 drivers
v0x56444a5db7a0_0 .net *"_ivl_130", 0 0, L_0x56444a5f7440;  1 drivers
v0x56444a5db860_0 .net *"_ivl_134", 31 0, L_0x56444a5f7810;  1 drivers
L_0x7fecf8eda690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dba50_0 .net *"_ivl_137", 25 0, L_0x7fecf8eda690;  1 drivers
L_0x7fecf8eda6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dbb30_0 .net/2u *"_ivl_138", 31 0, L_0x7fecf8eda6d8;  1 drivers
v0x56444a5dbc10_0 .net *"_ivl_140", 0 0, L_0x56444a5f7900;  1 drivers
v0x56444a5dbcd0_0 .net *"_ivl_143", 5 0, L_0x56444a5f7b50;  1 drivers
L_0x7fecf8eda720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56444a5dbdb0_0 .net/2u *"_ivl_144", 5 0, L_0x7fecf8eda720;  1 drivers
v0x56444a5dbe90_0 .net *"_ivl_146", 0 0, L_0x56444a5f7bf0;  1 drivers
v0x56444a5dbf50_0 .net *"_ivl_149", 5 0, L_0x56444a5f7e50;  1 drivers
L_0x7fecf8eda768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dc030_0 .net/2u *"_ivl_150", 5 0, L_0x7fecf8eda768;  1 drivers
v0x56444a5dc110_0 .net *"_ivl_152", 0 0, L_0x56444a5f7ef0;  1 drivers
v0x56444a5dc1d0_0 .net *"_ivl_155", 0 0, L_0x56444a5f6790;  1 drivers
v0x56444a5dc290_0 .net *"_ivl_159", 1 0, L_0x56444a5f8290;  1 drivers
L_0x7fecf8eda0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56444a5dc370_0 .net/2u *"_ivl_16", 5 0, L_0x7fecf8eda0f0;  1 drivers
L_0x7fecf8eda7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56444a5dc450_0 .net/2u *"_ivl_160", 1 0, L_0x7fecf8eda7b0;  1 drivers
v0x56444a5dc530_0 .net *"_ivl_162", 0 0, L_0x56444a5f8380;  1 drivers
L_0x7fecf8eda7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56444a5dc5f0_0 .net/2u *"_ivl_164", 5 0, L_0x7fecf8eda7f8;  1 drivers
v0x56444a5dc6d0_0 .net *"_ivl_166", 0 0, L_0x56444a5f8600;  1 drivers
v0x56444a5dc9a0_0 .net *"_ivl_169", 0 0, L_0x56444a5f86f0;  1 drivers
L_0x7fecf8eda840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56444a5dca60_0 .net/2u *"_ivl_170", 5 0, L_0x7fecf8eda840;  1 drivers
v0x56444a5dcb40_0 .net *"_ivl_172", 0 0, L_0x56444a5f8800;  1 drivers
v0x56444a5dcc00_0 .net *"_ivl_175", 0 0, L_0x56444a5f89f0;  1 drivers
L_0x7fecf8eda888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dccc0_0 .net/2u *"_ivl_178", 5 0, L_0x7fecf8eda888;  1 drivers
v0x56444a5dcda0_0 .net *"_ivl_180", 0 0, L_0x56444a5f8c60;  1 drivers
L_0x7fecf8eda8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56444a5dce60_0 .net/2u *"_ivl_184", 5 0, L_0x7fecf8eda8d0;  1 drivers
v0x56444a5dcf40_0 .net *"_ivl_186", 0 0, L_0x56444a5f8b00;  1 drivers
L_0x7fecf8eda918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56444a5dd000_0 .net/2u *"_ivl_190", 0 0, L_0x7fecf8eda918;  1 drivers
v0x56444a5dd0e0_0 .net *"_ivl_20", 31 0, L_0x56444a5f49d0;  1 drivers
L_0x7fecf8eda960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56444a5dd1c0_0 .net/2u *"_ivl_200", 4 0, L_0x7fecf8eda960;  1 drivers
v0x56444a5dd2a0_0 .net *"_ivl_203", 4 0, L_0x56444a5f9830;  1 drivers
v0x56444a5dd380_0 .net *"_ivl_205", 4 0, L_0x56444a5f9a50;  1 drivers
v0x56444a5dd460_0 .net *"_ivl_206", 4 0, L_0x56444a5f9af0;  1 drivers
v0x56444a5dd540_0 .net *"_ivl_213", 0 0, L_0x56444a5fa0b0;  1 drivers
L_0x7fecf8eda9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56444a5dd600_0 .net/2u *"_ivl_214", 31 0, L_0x7fecf8eda9a8;  1 drivers
v0x56444a5dd6e0_0 .net *"_ivl_216", 31 0, L_0x56444a5fa1f0;  1 drivers
v0x56444a5dd7c0_0 .net *"_ivl_218", 31 0, L_0x56444a5fa4a0;  1 drivers
v0x56444a5dd8a0_0 .net *"_ivl_220", 31 0, L_0x56444a5fa630;  1 drivers
v0x56444a5dd980_0 .net *"_ivl_222", 31 0, L_0x56444a5fa970;  1 drivers
L_0x7fecf8eda138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dda60_0 .net *"_ivl_23", 25 0, L_0x7fecf8eda138;  1 drivers
v0x56444a5ddb40_0 .net *"_ivl_235", 0 0, L_0x56444a5fc790;  1 drivers
L_0x7fecf8edaac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56444a5ddc00_0 .net/2u *"_ivl_238", 31 0, L_0x7fecf8edaac8;  1 drivers
L_0x7fecf8eda180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56444a5ddce0_0 .net/2u *"_ivl_24", 31 0, L_0x7fecf8eda180;  1 drivers
v0x56444a5dddc0_0 .net *"_ivl_243", 15 0, L_0x56444a5fcc50;  1 drivers
v0x56444a5ddea0_0 .net *"_ivl_244", 17 0, L_0x56444a5fcec0;  1 drivers
L_0x7fecf8edab10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56444a5ddf80_0 .net *"_ivl_247", 1 0, L_0x7fecf8edab10;  1 drivers
v0x56444a5de060_0 .net *"_ivl_250", 15 0, L_0x56444a5fd000;  1 drivers
L_0x7fecf8edab58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56444a5de140_0 .net *"_ivl_252", 1 0, L_0x7fecf8edab58;  1 drivers
v0x56444a5de220_0 .net *"_ivl_255", 0 0, L_0x56444a5fd410;  1 drivers
L_0x7fecf8edaba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56444a5de300_0 .net/2u *"_ivl_256", 13 0, L_0x7fecf8edaba0;  1 drivers
L_0x7fecf8edabe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5de3e0_0 .net/2u *"_ivl_258", 13 0, L_0x7fecf8edabe8;  1 drivers
v0x56444a5de8d0_0 .net *"_ivl_26", 0 0, L_0x56444a5f4b10;  1 drivers
v0x56444a5de990_0 .net *"_ivl_260", 13 0, L_0x56444a5fd6f0;  1 drivers
v0x56444a5dea70_0 .net *"_ivl_28", 31 0, L_0x56444a5f4ca0;  1 drivers
L_0x7fecf8eda1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5deb50_0 .net *"_ivl_31", 25 0, L_0x7fecf8eda1c8;  1 drivers
L_0x7fecf8eda210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56444a5dec30_0 .net/2u *"_ivl_32", 31 0, L_0x7fecf8eda210;  1 drivers
v0x56444a5ded10_0 .net *"_ivl_34", 0 0, L_0x56444a5f4d90;  1 drivers
v0x56444a5dedd0_0 .net *"_ivl_4", 31 0, L_0x56444a5e4410;  1 drivers
v0x56444a5deeb0_0 .net *"_ivl_45", 2 0, L_0x56444a5f5080;  1 drivers
L_0x7fecf8eda258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56444a5def90_0 .net/2u *"_ivl_46", 2 0, L_0x7fecf8eda258;  1 drivers
v0x56444a5df070_0 .net *"_ivl_51", 2 0, L_0x56444a5f5340;  1 drivers
L_0x7fecf8eda2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56444a5df150_0 .net/2u *"_ivl_52", 2 0, L_0x7fecf8eda2a0;  1 drivers
v0x56444a5df230_0 .net *"_ivl_57", 0 0, L_0x56444a5f55d0;  1 drivers
v0x56444a5df2f0_0 .net *"_ivl_59", 0 0, L_0x56444a5f52d0;  1 drivers
v0x56444a5df3b0_0 .net *"_ivl_61", 0 0, L_0x56444a5be840;  1 drivers
v0x56444a5df470_0 .net *"_ivl_63", 0 0, L_0x56444a55ffc0;  1 drivers
v0x56444a5df530_0 .net *"_ivl_65", 0 0, L_0x56444a5f5870;  1 drivers
L_0x7fecf8eda018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5df5f0_0 .net *"_ivl_7", 25 0, L_0x7fecf8eda018;  1 drivers
v0x56444a5df6d0_0 .net *"_ivl_70", 31 0, L_0x56444a5f5b60;  1 drivers
L_0x7fecf8eda2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5df7b0_0 .net *"_ivl_73", 25 0, L_0x7fecf8eda2e8;  1 drivers
L_0x7fecf8eda330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56444a5df890_0 .net/2u *"_ivl_74", 31 0, L_0x7fecf8eda330;  1 drivers
v0x56444a5df970_0 .net *"_ivl_76", 0 0, L_0x56444a5f5c90;  1 drivers
v0x56444a5dfa30_0 .net *"_ivl_78", 31 0, L_0x56444a5f5e00;  1 drivers
L_0x7fecf8eda060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dfb10_0 .net/2u *"_ivl_8", 31 0, L_0x7fecf8eda060;  1 drivers
L_0x7fecf8eda378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5dfbf0_0 .net *"_ivl_81", 25 0, L_0x7fecf8eda378;  1 drivers
L_0x7fecf8eda3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56444a5dfcd0_0 .net/2u *"_ivl_82", 31 0, L_0x7fecf8eda3c0;  1 drivers
v0x56444a5dfdb0_0 .net *"_ivl_84", 0 0, L_0x56444a5f5f90;  1 drivers
v0x56444a5dfe70_0 .net *"_ivl_87", 0 0, L_0x56444a5f6100;  1 drivers
v0x56444a5dff50_0 .net *"_ivl_88", 31 0, L_0x56444a5f5ea0;  1 drivers
L_0x7fecf8eda408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5e0030_0 .net *"_ivl_91", 30 0, L_0x7fecf8eda408;  1 drivers
L_0x7fecf8eda450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56444a5e0110_0 .net/2u *"_ivl_92", 31 0, L_0x7fecf8eda450;  1 drivers
v0x56444a5e01f0_0 .net *"_ivl_94", 0 0, L_0x56444a5f62f0;  1 drivers
v0x56444a5e02b0_0 .net *"_ivl_97", 0 0, L_0x56444a5f6520;  1 drivers
v0x56444a5e0370_0 .net "active", 0 0, L_0x56444a5fdbc0;  alias, 1 drivers
v0x56444a5e0430_0 .net "alu_op1", 31 0, L_0x56444a5fb540;  1 drivers
v0x56444a5e04f0_0 .net "alu_op2", 31 0, L_0x56444a5fb690;  1 drivers
v0x56444a5e05b0_0 .net "alui_instr", 0 0, L_0x56444a5f51b0;  1 drivers
v0x56444a5e0670_0 .net "b_flag", 0 0, v0x56444a5d68c0_0;  1 drivers
v0x56444a5e0710_0 .net "b_imm", 17 0, L_0x56444a5fd2d0;  1 drivers
v0x56444a5e07d0_0 .net "b_offset", 31 0, L_0x56444a5fd880;  1 drivers
v0x56444a5e08b0_0 .net "clk", 0 0, v0x56444a5e3920_0;  1 drivers
v0x56444a5e0950_0 .net "clk_enable", 0 0, v0x56444a5e39c0_0;  1 drivers
v0x56444a5e09f0_0 .var "cpu_active", 0 0;
v0x56444a5e0a90_0 .net "curr_addr", 31 0, v0x56444a5d7dc0_0;  1 drivers
v0x56444a5e0b80_0 .net "curr_addr_p4", 31 0, L_0x56444a5fca50;  1 drivers
v0x56444a5e0c40_0 .net "data_address", 31 0, L_0x56444a5fb790;  alias, 1 drivers
v0x56444a5e0d20_0 .net "data_read", 0 0, L_0x56444a5f9310;  alias, 1 drivers
v0x56444a5e0de0_0 .net "data_readdata", 31 0, v0x56444a5e3c40_0;  1 drivers
v0x56444a5e0ec0_0 .net "data_write", 0 0, L_0x56444a5f9130;  alias, 1 drivers
v0x56444a5e0f80_0 .net "data_writedata", 31 0, L_0x56444a5fb480;  alias, 1 drivers
v0x56444a5e1060_0 .net "funct_code", 5 0, L_0x56444a5e42e0;  1 drivers
v0x56444a5e1140_0 .net "hi_out", 31 0, v0x56444a5d8480_0;  1 drivers
v0x56444a5e1230_0 .net "hl_reg_enable", 0 0, L_0x56444a5fc800;  1 drivers
v0x56444a5e12d0_0 .net "instr_address", 31 0, L_0x56444a5fcaf0;  alias, 1 drivers
v0x56444a5e1390_0 .net "instr_opcode", 5 0, L_0x56444a5e4240;  1 drivers
v0x56444a5e1470_0 .net "instr_readdata", 31 0, v0x56444a5e4010_0;  1 drivers
v0x56444a5e1530_0 .net "j_imm", 0 0, L_0x56444a5f7680;  1 drivers
v0x56444a5e15d0_0 .net "j_reg", 0 0, L_0x56444a5f7dd0;  1 drivers
v0x56444a5e1690_0 .net "l_type", 0 0, L_0x56444a5f53e0;  1 drivers
v0x56444a5e1750_0 .net "link_const", 0 0, L_0x56444a5f6630;  1 drivers
v0x56444a5e1810_0 .net "link_reg", 0 0, L_0x56444a5f6ed0;  1 drivers
v0x56444a5e18d0_0 .net "lo_out", 31 0, v0x56444a5d8cd0_0;  1 drivers
v0x56444a5e19c0_0 .net "lw", 0 0, L_0x56444a5f4710;  1 drivers
v0x56444a5e1a60_0 .net "mem_read", 0 0, L_0x56444a5bb870;  1 drivers
v0x56444a5e1b20_0 .net "mem_to_reg", 0 0, L_0x56444a5bc900;  1 drivers
v0x56444a5e23f0_0 .net "mem_write", 0 0, L_0x56444a5f5a40;  1 drivers
v0x56444a5e24b0_0 .net "memaddroffset", 31 0, v0x56444a5d6d90_0;  1 drivers
v0x56444a5e25a0_0 .net "mfhi", 0 0, L_0x56444a5f8d50;  1 drivers
v0x56444a5e2640_0 .net "mflo", 0 0, L_0x56444a5f9070;  1 drivers
v0x56444a5e2700_0 .net "movefrom", 0 0, L_0x56444a5b1b50;  1 drivers
v0x56444a5e27c0_0 .net "muldiv", 0 0, L_0x56444a5f8ba0;  1 drivers
v0x56444a5e2880_0 .var "next_instr_addr", 31 0;
v0x56444a5e2970_0 .net "pc_enable", 0 0, L_0x56444a5fdd40;  1 drivers
v0x56444a5e2a40_0 .net "r_format", 0 0, L_0x56444a5f4570;  1 drivers
v0x56444a5e2ae0_0 .net "reg_a_read_data", 31 0, L_0x56444a5fa290;  1 drivers
v0x56444a5e2bb0_0 .net "reg_a_read_index", 4 0, L_0x56444a5f94e0;  1 drivers
v0x56444a5e2c80_0 .net "reg_b_read_data", 31 0, L_0x56444a5fb300;  1 drivers
v0x56444a5e2d50_0 .net "reg_b_read_index", 4 0, L_0x56444a5f9740;  1 drivers
v0x56444a5e2e20_0 .net "reg_dst", 0 0, L_0x56444a51c160;  1 drivers
v0x56444a5e2ec0_0 .net "reg_write", 0 0, L_0x56444a5f5980;  1 drivers
v0x56444a5e2f80_0 .net "reg_write_data", 31 0, L_0x56444a5fab00;  1 drivers
v0x56444a5e3070_0 .net "reg_write_enable", 0 0, L_0x56444a5f9fa0;  1 drivers
v0x56444a5e3140_0 .net "reg_write_index", 4 0, L_0x56444a5f9e10;  1 drivers
v0x56444a5e3210_0 .net "register_v0", 31 0, L_0x56444a5fb410;  alias, 1 drivers
v0x56444a5e32e0_0 .net "reset", 0 0, v0x56444a5e41a0_0;  1 drivers
v0x56444a5e3410_0 .net "result", 31 0, v0x56444a5d71f0_0;  1 drivers
v0x56444a5e34e0_0 .net "result_hi", 31 0, v0x56444a5d6af0_0;  1 drivers
v0x56444a5e3580_0 .net "result_lo", 31 0, v0x56444a5d6cb0_0;  1 drivers
v0x56444a5e3620_0 .net "sw", 0 0, L_0x56444a5f4830;  1 drivers
E_0x56444a5309d0/0 .event anyedge, v0x56444a5d68c0_0, v0x56444a5e0b80_0, v0x56444a5e07d0_0, v0x56444a5e1530_0;
E_0x56444a5309d0/1 .event anyedge, v0x56444a5d6bd0_0, v0x56444a5e15d0_0, v0x56444a5d9ac0_0;
E_0x56444a5309d0 .event/or E_0x56444a5309d0/0, E_0x56444a5309d0/1;
L_0x56444a5e4240 .part v0x56444a5e4010_0, 26, 6;
L_0x56444a5e42e0 .part v0x56444a5e4010_0, 0, 6;
L_0x56444a5e4410 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda018;
L_0x56444a5f4570 .cmp/eq 32, L_0x56444a5e4410, L_0x7fecf8eda060;
L_0x56444a5f4710 .cmp/eq 6, L_0x56444a5e4240, L_0x7fecf8eda0a8;
L_0x56444a5f4830 .cmp/eq 6, L_0x56444a5e4240, L_0x7fecf8eda0f0;
L_0x56444a5f49d0 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda138;
L_0x56444a5f4b10 .cmp/eq 32, L_0x56444a5f49d0, L_0x7fecf8eda180;
L_0x56444a5f4ca0 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda1c8;
L_0x56444a5f4d90 .cmp/eq 32, L_0x56444a5f4ca0, L_0x7fecf8eda210;
L_0x56444a5f5080 .part L_0x56444a5e4240, 3, 3;
L_0x56444a5f51b0 .cmp/eq 3, L_0x56444a5f5080, L_0x7fecf8eda258;
L_0x56444a5f5340 .part L_0x56444a5e4240, 3, 3;
L_0x56444a5f53e0 .cmp/eq 3, L_0x56444a5f5340, L_0x7fecf8eda2a0;
L_0x56444a5f55d0 .reduce/nor L_0x56444a5f8ba0;
L_0x56444a5f5b60 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda2e8;
L_0x56444a5f5c90 .cmp/eq 32, L_0x56444a5f5b60, L_0x7fecf8eda330;
L_0x56444a5f5e00 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda378;
L_0x56444a5f5f90 .cmp/eq 32, L_0x56444a5f5e00, L_0x7fecf8eda3c0;
L_0x56444a5f6100 .part v0x56444a5e4010_0, 20, 1;
L_0x56444a5f5ea0 .concat [ 1 31 0 0], L_0x56444a5f6100, L_0x7fecf8eda408;
L_0x56444a5f62f0 .cmp/eq 32, L_0x56444a5f5ea0, L_0x7fecf8eda450;
L_0x56444a5f6800 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda498;
L_0x56444a5f6a00 .cmp/eq 32, L_0x56444a5f6800, L_0x7fecf8eda4e0;
L_0x56444a5f6c10 .part v0x56444a5e4010_0, 0, 6;
L_0x56444a5f6cb0 .cmp/eq 6, L_0x56444a5f6c10, L_0x7fecf8eda528;
L_0x56444a5f7030 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda570;
L_0x56444a5f7120 .cmp/eq 32, L_0x56444a5f7030, L_0x7fecf8eda5b8;
L_0x56444a5f7350 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda600;
L_0x56444a5f7440 .cmp/eq 32, L_0x56444a5f7350, L_0x7fecf8eda648;
L_0x56444a5f7810 .concat [ 6 26 0 0], L_0x56444a5e4240, L_0x7fecf8eda690;
L_0x56444a5f7900 .cmp/eq 32, L_0x56444a5f7810, L_0x7fecf8eda6d8;
L_0x56444a5f7b50 .part v0x56444a5e4010_0, 0, 6;
L_0x56444a5f7bf0 .cmp/eq 6, L_0x56444a5f7b50, L_0x7fecf8eda720;
L_0x56444a5f7e50 .part v0x56444a5e4010_0, 0, 6;
L_0x56444a5f7ef0 .cmp/eq 6, L_0x56444a5f7e50, L_0x7fecf8eda768;
L_0x56444a5f8290 .part L_0x56444a5e42e0, 3, 2;
L_0x56444a5f8380 .cmp/eq 2, L_0x56444a5f8290, L_0x7fecf8eda7b0;
L_0x56444a5f8600 .cmp/eq 6, L_0x56444a5e42e0, L_0x7fecf8eda7f8;
L_0x56444a5f8800 .cmp/eq 6, L_0x56444a5e42e0, L_0x7fecf8eda840;
L_0x56444a5f8c60 .cmp/eq 6, L_0x56444a5e42e0, L_0x7fecf8eda888;
L_0x56444a5f8b00 .cmp/eq 6, L_0x56444a5e42e0, L_0x7fecf8eda8d0;
L_0x56444a5f9130 .functor MUXZ 1, L_0x7fecf8eda918, L_0x56444a5f5a40, L_0x56444a5fdbc0, C4<>;
L_0x56444a5f94e0 .part v0x56444a5e4010_0, 21, 5;
L_0x56444a5f9740 .part v0x56444a5e4010_0, 16, 5;
L_0x56444a5f9830 .part v0x56444a5e4010_0, 11, 5;
L_0x56444a5f9a50 .part v0x56444a5e4010_0, 16, 5;
L_0x56444a5f9af0 .functor MUXZ 5, L_0x56444a5f9a50, L_0x56444a5f9830, L_0x56444a51c160, C4<>;
L_0x56444a5f9e10 .functor MUXZ 5, L_0x56444a5f9af0, L_0x7fecf8eda960, L_0x56444a5f6630, C4<>;
L_0x56444a5fa1f0 .arith/sum 32, L_0x56444a5fca50, L_0x7fecf8eda9a8;
L_0x56444a5fa4a0 .functor MUXZ 32, v0x56444a5d71f0_0, v0x56444a5e3c40_0, L_0x56444a5bc900, C4<>;
L_0x56444a5fa630 .functor MUXZ 32, L_0x56444a5fa4a0, v0x56444a5d8cd0_0, L_0x56444a5f9070, C4<>;
L_0x56444a5fa970 .functor MUXZ 32, L_0x56444a5fa630, v0x56444a5d8480_0, L_0x56444a5f8d50, C4<>;
L_0x56444a5fab00 .functor MUXZ 32, L_0x56444a5fa970, L_0x56444a5fa1f0, L_0x56444a5fa0b0, C4<>;
L_0x56444a5fca50 .arith/sum 32, v0x56444a5d7dc0_0, L_0x7fecf8edaac8;
L_0x56444a5fcc50 .part v0x56444a5e4010_0, 0, 16;
L_0x56444a5fcec0 .concat [ 16 2 0 0], L_0x56444a5fcc50, L_0x7fecf8edab10;
L_0x56444a5fd000 .part L_0x56444a5fcec0, 0, 16;
L_0x56444a5fd2d0 .concat [ 2 16 0 0], L_0x7fecf8edab58, L_0x56444a5fd000;
L_0x56444a5fd410 .part L_0x56444a5fd2d0, 17, 1;
L_0x56444a5fd6f0 .functor MUXZ 14, L_0x7fecf8edabe8, L_0x7fecf8edaba0, L_0x56444a5fd410, C4<>;
L_0x56444a5fd880 .concat [ 18 14 0 0], L_0x56444a5fd2d0, L_0x56444a5fd6f0;
S_0x56444a5b5250 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x56444a5a2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56444a5d6250_0 .net *"_ivl_10", 15 0, L_0x56444a5fc150;  1 drivers
L_0x7fecf8edaa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56444a5d6350_0 .net/2u *"_ivl_14", 15 0, L_0x7fecf8edaa80;  1 drivers
v0x56444a5d6430_0 .net *"_ivl_17", 15 0, L_0x56444a5fc3c0;  1 drivers
v0x56444a5d64f0_0 .net *"_ivl_5", 0 0, L_0x56444a5fba30;  1 drivers
v0x56444a5d65d0_0 .net *"_ivl_6", 15 0, L_0x56444a5fbad0;  1 drivers
v0x56444a5d6700_0 .net *"_ivl_9", 15 0, L_0x56444a5fbea0;  1 drivers
v0x56444a5d67e0_0 .net "addr_rt", 4 0, L_0x56444a5fc6f0;  1 drivers
v0x56444a5d68c0_0 .var "b_flag", 0 0;
v0x56444a5d6980_0 .net "funct", 5 0, L_0x56444a5fb990;  1 drivers
v0x56444a5d6af0_0 .var "hi", 31 0;
v0x56444a5d6bd0_0 .net "instructionword", 31 0, v0x56444a5e4010_0;  alias, 1 drivers
v0x56444a5d6cb0_0 .var "lo", 31 0;
v0x56444a5d6d90_0 .var "memaddroffset", 31 0;
v0x56444a5d6e70_0 .var "multresult", 63 0;
v0x56444a5d6f50_0 .net "op1", 31 0, L_0x56444a5fb540;  alias, 1 drivers
v0x56444a5d7030_0 .net "op2", 31 0, L_0x56444a5fb690;  alias, 1 drivers
v0x56444a5d7110_0 .net "opcode", 5 0, L_0x56444a5fb8f0;  1 drivers
v0x56444a5d71f0_0 .var "result", 31 0;
v0x56444a5d72d0_0 .net "shamt", 4 0, L_0x56444a5fc5f0;  1 drivers
v0x56444a5d73b0_0 .net/s "sign_op1", 31 0, L_0x56444a5fb540;  alias, 1 drivers
v0x56444a5d7470_0 .net/s "sign_op2", 31 0, L_0x56444a5fb690;  alias, 1 drivers
v0x56444a5d7510_0 .net "simmediatedata", 31 0, L_0x56444a5fc230;  1 drivers
v0x56444a5d75d0_0 .net "simmediatedatas", 31 0, L_0x56444a5fc230;  alias, 1 drivers
v0x56444a5d7690_0 .net "uimmediatedata", 31 0, L_0x56444a5fc4b0;  1 drivers
v0x56444a5d7750_0 .net "unsign_op1", 31 0, L_0x56444a5fb540;  alias, 1 drivers
v0x56444a5d7810_0 .net "unsign_op2", 31 0, L_0x56444a5fb690;  alias, 1 drivers
v0x56444a5d7920_0 .var "unsigned_result", 31 0;
E_0x56444a5087b0/0 .event anyedge, v0x56444a5d7110_0, v0x56444a5d6980_0, v0x56444a5d7030_0, v0x56444a5d72d0_0;
E_0x56444a5087b0/1 .event anyedge, v0x56444a5d6f50_0, v0x56444a5d6e70_0, v0x56444a5d67e0_0, v0x56444a5d7510_0;
E_0x56444a5087b0/2 .event anyedge, v0x56444a5d7690_0, v0x56444a5d7920_0;
E_0x56444a5087b0 .event/or E_0x56444a5087b0/0, E_0x56444a5087b0/1, E_0x56444a5087b0/2;
L_0x56444a5fb8f0 .part v0x56444a5e4010_0, 26, 6;
L_0x56444a5fb990 .part v0x56444a5e4010_0, 0, 6;
L_0x56444a5fba30 .part v0x56444a5e4010_0, 15, 1;
LS_0x56444a5fbad0_0_0 .concat [ 1 1 1 1], L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30;
LS_0x56444a5fbad0_0_4 .concat [ 1 1 1 1], L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30;
LS_0x56444a5fbad0_0_8 .concat [ 1 1 1 1], L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30;
LS_0x56444a5fbad0_0_12 .concat [ 1 1 1 1], L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30, L_0x56444a5fba30;
L_0x56444a5fbad0 .concat [ 4 4 4 4], LS_0x56444a5fbad0_0_0, LS_0x56444a5fbad0_0_4, LS_0x56444a5fbad0_0_8, LS_0x56444a5fbad0_0_12;
L_0x56444a5fbea0 .part v0x56444a5e4010_0, 0, 16;
L_0x56444a5fc150 .concat [ 16 0 0 0], L_0x56444a5fbea0;
L_0x56444a5fc230 .concat [ 16 16 0 0], L_0x56444a5fc150, L_0x56444a5fbad0;
L_0x56444a5fc3c0 .part v0x56444a5e4010_0, 0, 16;
L_0x56444a5fc4b0 .concat [ 16 16 0 0], L_0x56444a5fc3c0, L_0x7fecf8edaa80;
L_0x56444a5fc5f0 .part v0x56444a5e4010_0, 6, 5;
L_0x56444a5fc6f0 .part v0x56444a5e4010_0, 16, 5;
S_0x56444a5d7b50 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x56444a5a2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56444a5d7d00_0 .net "clk", 0 0, v0x56444a5e3920_0;  alias, 1 drivers
v0x56444a5d7dc0_0 .var "curr_addr", 31 0;
v0x56444a5d7ea0_0 .net "enable", 0 0, L_0x56444a5fdd40;  alias, 1 drivers
v0x56444a5d7f40_0 .net "next_addr", 31 0, v0x56444a5e2880_0;  1 drivers
v0x56444a5d8020_0 .net "reset", 0 0, v0x56444a5e41a0_0;  alias, 1 drivers
S_0x56444a5d81d0 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x56444a5a2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56444a5d83b0_0 .net "clk", 0 0, v0x56444a5e3920_0;  alias, 1 drivers
v0x56444a5d8480_0 .var "data", 31 0;
v0x56444a5d8540_0 .net "data_in", 31 0, v0x56444a5d6af0_0;  alias, 1 drivers
v0x56444a5d8640_0 .net "data_out", 31 0, v0x56444a5d8480_0;  alias, 1 drivers
v0x56444a5d8700_0 .net "enable", 0 0, L_0x56444a5fc800;  alias, 1 drivers
v0x56444a5d8810_0 .net "reset", 0 0, v0x56444a5e41a0_0;  alias, 1 drivers
S_0x56444a5d8960 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x56444a5a2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56444a5d8bc0_0 .net "clk", 0 0, v0x56444a5e3920_0;  alias, 1 drivers
v0x56444a5d8cd0_0 .var "data", 31 0;
v0x56444a5d8db0_0 .net "data_in", 31 0, v0x56444a5d6cb0_0;  alias, 1 drivers
v0x56444a5d8e80_0 .net "data_out", 31 0, v0x56444a5d8cd0_0;  alias, 1 drivers
v0x56444a5d8f40_0 .net "enable", 0 0, L_0x56444a5fc800;  alias, 1 drivers
v0x56444a5d9030_0 .net "reset", 0 0, v0x56444a5e41a0_0;  alias, 1 drivers
S_0x56444a5d91a0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x56444a5a2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56444a5fa290 .functor BUFZ 32, L_0x56444a5faea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56444a5fb300 .functor BUFZ 32, L_0x56444a5fb120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56444a5d9f20_2 .array/port v0x56444a5d9f20, 2;
L_0x56444a5fb410 .functor BUFZ 32, v0x56444a5d9f20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56444a5d93d0_0 .net *"_ivl_0", 31 0, L_0x56444a5faea0;  1 drivers
v0x56444a5d94d0_0 .net *"_ivl_10", 6 0, L_0x56444a5fb1c0;  1 drivers
L_0x7fecf8edaa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56444a5d95b0_0 .net *"_ivl_13", 1 0, L_0x7fecf8edaa38;  1 drivers
v0x56444a5d9670_0 .net *"_ivl_2", 6 0, L_0x56444a5faf40;  1 drivers
L_0x7fecf8eda9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56444a5d9750_0 .net *"_ivl_5", 1 0, L_0x7fecf8eda9f0;  1 drivers
v0x56444a5d9880_0 .net *"_ivl_8", 31 0, L_0x56444a5fb120;  1 drivers
v0x56444a5d9960_0 .net "r_clk", 0 0, v0x56444a5e3920_0;  alias, 1 drivers
v0x56444a5d9a00_0 .net "r_clk_enable", 0 0, v0x56444a5e39c0_0;  alias, 1 drivers
v0x56444a5d9ac0_0 .net "read_data1", 31 0, L_0x56444a5fa290;  alias, 1 drivers
v0x56444a5d9ba0_0 .net "read_data2", 31 0, L_0x56444a5fb300;  alias, 1 drivers
v0x56444a5d9c80_0 .net "read_reg1", 4 0, L_0x56444a5f94e0;  alias, 1 drivers
v0x56444a5d9d60_0 .net "read_reg2", 4 0, L_0x56444a5f9740;  alias, 1 drivers
v0x56444a5d9e40_0 .net "register_v0", 31 0, L_0x56444a5fb410;  alias, 1 drivers
v0x56444a5d9f20 .array "registers", 0 31, 31 0;
v0x56444a5da4f0_0 .net "reset", 0 0, v0x56444a5e41a0_0;  alias, 1 drivers
v0x56444a5da590_0 .net "write_control", 0 0, L_0x56444a5f9fa0;  alias, 1 drivers
v0x56444a5da650_0 .net "write_data", 31 0, L_0x56444a5fab00;  alias, 1 drivers
v0x56444a5da840_0 .net "write_reg", 4 0, L_0x56444a5f9e10;  alias, 1 drivers
L_0x56444a5faea0 .array/port v0x56444a5d9f20, L_0x56444a5faf40;
L_0x56444a5faf40 .concat [ 5 2 0 0], L_0x56444a5f94e0, L_0x7fecf8eda9f0;
L_0x56444a5fb120 .array/port v0x56444a5d9f20, L_0x56444a5fb1c0;
L_0x56444a5fb1c0 .concat [ 5 2 0 0], L_0x56444a5f9740, L_0x7fecf8edaa38;
    .scope S_0x56444a5d91a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56444a5d9f20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56444a5d91a0;
T_1 ;
    %wait E_0x56444a52ef10;
    %load/vec4 v0x56444a5da4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56444a5d9a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56444a5da590_0;
    %load/vec4 v0x56444a5da840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56444a5da650_0;
    %load/vec4 v0x56444a5da840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56444a5d9f20, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56444a5b5250;
T_2 ;
    %wait E_0x56444a5087b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %load/vec4 v0x56444a5d7110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56444a5d6980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x56444a5d7470_0;
    %ix/getv 4, v0x56444a5d72d0_0;
    %shiftl 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x56444a5d7470_0;
    %ix/getv 4, v0x56444a5d72d0_0;
    %shiftr 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x56444a5d7470_0;
    %ix/getv 4, v0x56444a5d72d0_0;
    %shiftr/s 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x56444a5d7470_0;
    %load/vec4 v0x56444a5d7750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x56444a5d7470_0;
    %load/vec4 v0x56444a5d7750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x56444a5d7470_0;
    %load/vec4 v0x56444a5d7750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x56444a5d73b0_0;
    %pad/s 64;
    %load/vec4 v0x56444a5d7470_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56444a5d6e70_0, 0, 64;
    %load/vec4 v0x56444a5d6e70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56444a5d6af0_0, 0, 32;
    %load/vec4 v0x56444a5d6e70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56444a5d6cb0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x56444a5d7750_0;
    %pad/u 64;
    %load/vec4 v0x56444a5d7810_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56444a5d6e70_0, 0, 64;
    %load/vec4 v0x56444a5d6e70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56444a5d6af0_0, 0, 32;
    %load/vec4 v0x56444a5d6e70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56444a5d6cb0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7470_0;
    %mod/s;
    %store/vec4 v0x56444a5d6af0_0, 0, 32;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7470_0;
    %div/s;
    %store/vec4 v0x56444a5d6cb0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %mod;
    %store/vec4 v0x56444a5d6af0_0, 0, 32;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %div;
    %store/vec4 v0x56444a5d6cb0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x56444a5d6f50_0;
    %store/vec4 v0x56444a5d6af0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x56444a5d6f50_0;
    %store/vec4 v0x56444a5d6cb0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7470_0;
    %add;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %add;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %sub;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %and;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %or;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %xor;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %or;
    %inv;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56444a5d67e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7470_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7030_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56444a5d73b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5d68c0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d75d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7690_0;
    %and;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7690_0;
    %or;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56444a5d7750_0;
    %load/vec4 v0x56444a5d7690_0;
    %xor;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56444a5d7690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56444a5d7920_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56444a5d73b0_0;
    %load/vec4 v0x56444a5d7510_0;
    %add;
    %store/vec4 v0x56444a5d6d90_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56444a5d7920_0;
    %store/vec4 v0x56444a5d71f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56444a5d8960;
T_3 ;
    %wait E_0x56444a52ef10;
    %load/vec4 v0x56444a5d9030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56444a5d8cd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56444a5d8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56444a5d8db0_0;
    %assign/vec4 v0x56444a5d8cd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56444a5d81d0;
T_4 ;
    %wait E_0x56444a52ef10;
    %load/vec4 v0x56444a5d8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56444a5d8480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56444a5d8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56444a5d8540_0;
    %assign/vec4 v0x56444a5d8480_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56444a5d7b50;
T_5 ;
    %wait E_0x56444a52ef10;
    %load/vec4 v0x56444a5d8020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56444a5d7dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56444a5d7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56444a5d7f40_0;
    %assign/vec4 v0x56444a5d7dc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56444a5a2ed0;
T_6 ;
    %wait E_0x56444a52ef10;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x56444a5e32e0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56444a5e1470_0, v0x56444a5e0370_0, v0x56444a5e2ec0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56444a5e2bb0_0, v0x56444a5e2d50_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56444a5e2ae0_0, v0x56444a5e2c80_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56444a5e2f80_0, v0x56444a5e3410_0, v0x56444a5e3140_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56444a5e27c0_0, v0x56444a5e3580_0, v0x56444a5e34e0_0, v0x56444a5e18d0_0, v0x56444a5e1140_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x56444a5e0a90_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56444a5a2ed0;
T_7 ;
    %wait E_0x56444a5309d0;
    %load/vec4 v0x56444a5e0670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56444a5e0b80_0;
    %load/vec4 v0x56444a5e07d0_0;
    %add;
    %store/vec4 v0x56444a5e2880_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56444a5e1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56444a5e0b80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56444a5e1470_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56444a5e2880_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56444a5e15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56444a5e2ae0_0;
    %store/vec4 v0x56444a5e2880_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56444a5e0b80_0;
    %store/vec4 v0x56444a5e2880_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56444a5a2ed0;
T_8 ;
    %wait E_0x56444a52ef10;
    %load/vec4 v0x56444a5e32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5e09f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56444a5e0a90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56444a5e09f0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56444a5a26d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5e3920_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56444a5e3920_0;
    %inv;
    %store/vec4 v0x56444a5e3920_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56444a5a26d0;
T_10 ;
    %fork t_1, S_0x56444a5a2aa0;
    %jmp t_0;
    .scope S_0x56444a5a2aa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5e41a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56444a5e39c0_0, 0, 1;
    %wait E_0x56444a52ef10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56444a5e41a0_0, 0, 1;
    %wait E_0x56444a52ef10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56444a5e3c40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56444a5d5a50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56444a5d5b30_0, 0, 5;
    %load/vec4 v0x56444a5d5780_0;
    %store/vec4 v0x56444a5d5c10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56444a5d5840_0, 0, 16;
    %load/vec4 v0x56444a5d5a50_0;
    %load/vec4 v0x56444a5d5b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56444a5d5920_0, 0, 32;
    %load/vec4 v0x56444a5d5920_0;
    %store/vec4 v0x56444a5e4010_0, 0, 32;
    %load/vec4 v0x56444a5e3c40_0;
    %load/vec4 v0x56444a5d5780_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56444a5e3c40_0, 0, 32;
    %wait E_0x56444a52ef10;
    %delay 2, 0;
    %load/vec4 v0x56444a5e3d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56444a5e3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56444a5d5780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x56444a5d5a50_0, 0, 6;
    %load/vec4 v0x56444a5d5780_0;
    %store/vec4 v0x56444a5d5b30_0, 0, 5;
    %load/vec4 v0x56444a5d5780_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56444a5d5c10_0, 0, 5;
    %load/vec4 v0x56444a5d5780_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56444a5d5840_0, 0, 16;
    %load/vec4 v0x56444a5d5a50_0;
    %load/vec4 v0x56444a5d5b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56444a5d5920_0, 0, 32;
    %load/vec4 v0x56444a5d5920_0;
    %store/vec4 v0x56444a5e4010_0, 0, 32;
    %wait E_0x56444a52ef10;
    %delay 2, 0;
    %load/vec4 v0x56444a5d5780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56444a5d5cf0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56444a5d5a50_0, 0, 6;
    %load/vec4 v0x56444a5d5780_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56444a5d5b30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56444a5d5c10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56444a5d5840_0, 0, 16;
    %load/vec4 v0x56444a5d5a50_0;
    %load/vec4 v0x56444a5d5b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56444a5d5840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56444a5d5920_0, 0, 32;
    %load/vec4 v0x56444a5d5920_0;
    %store/vec4 v0x56444a5e4010_0, 0, 32;
    %wait E_0x56444a52ef10;
    %delay 2, 0;
    %load/vec4 v0x56444a5d5780_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56444a5d5dd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56444a5d5dd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56444a5d55a0_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x56444a5d55a0_0 {0 0 0};
    %load/vec4 v0x56444a5d5cf0_0;
    %load/vec4 v0x56444a5d5780_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56444a5d5cf0_0, 0, 32;
    %load/vec4 v0x56444a5d5cf0_0;
    %load/vec4 v0x56444a5d55a0_0;
    %or;
    %store/vec4 v0x56444a5d56a0_0, 0, 32;
    %load/vec4 v0x56444a5e40b0_0;
    %load/vec4 v0x56444a5d56a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56444a5d56a0_0, v0x56444a5e40b0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x56444a5d5780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56444a5d5780_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56444a5a26d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/ori_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
