ENOMEM	,	V_83
initial_freq	,	V_92
dev_get_drvdata	,	F_2
sr_mc_gate_idle	,	V_49
"failed to disable the devfreq-event devices\n"	,	L_6
rk3399_dmcfreq_target	,	F_1
ddr3_speed_bin	,	V_46
"rockchip,auto_pd_dis_freq"	,	L_16
HZ	,	V_22
"Timeout waiting for dcf interrupt\n"	,	L_3
auto_pd_dis_freq	,	V_52
dev	,	V_2
"upthreshold"	,	L_48
init_waitqueue_head	,	F_40
lock	,	V_16
"Cannot get the regulator \"center\"\n"	,	L_41
total_time	,	V_32
"rockchip,lpddr4_dq_odt"	,	L_33
"rockchip,phy_lpddr3_odt"	,	L_30
lpddr3_odt_dis_freq	,	V_61
"rockchip,pd_idle"	,	L_11
old_clk_rate	,	V_9
"rockchip,standby_idle"	,	L_15
busy_time	,	V_30
devfreq_event_get_event	,	F_19
rk3399_dmcfreq_get_cur_freq	,	F_20
lpddr4_ca_odt	,	V_70
index	,	V_79
"Cannot get the dmc interrupt resource\n"	,	L_39
downdifferential	,	V_90
wait_event_timeout	,	F_14
"Cannot get the clk dmc_clk\n"	,	L_43
target_volt	,	V_11
IRQ_HANDLED	,	V_41
edata	,	V_26
size	,	V_80
volt	,	V_15
phy_dll_dis_freq	,	V_54
phy_ddr3_ca_drv	,	V_58
__maybe_unused	,	T_2
ROCKCHIP_SIP_CONFIG_DRAM_CLR_IRQ	,	V_40
lpddr3_drv	,	V_62
of_node	,	V_77
ondemand_data	,	V_88
GFP_KERNEL	,	V_82
"rockchip,ddr3_odt"	,	L_21
device	,	V_1
"rockchip,sr_idle"	,	L_12
"Failed to set dram param: %ld\n"	,	L_46
arm_smccc_res	,	V_37
"rockchip,lpddr4_drv"	,	L_32
"rockchip,phy_ddr3_dq_drv"	,	L_23
wait_dcf_flag	,	V_19
devfreq_suspend_device	,	F_23
freq	,	V_3
flags	,	V_4
devm_regulator_get	,	F_36
mutex_init	,	F_35
device_node	,	V_44
out	,	V_18
"rockchip,phy_lpddr4_ca_drv"	,	L_35
mutex_unlock	,	F_17
of_property_read_u32	,	F_31
lpddr3_odt	,	V_63
lpddr4_dq_odt	,	V_69
"Failed to request dmc irq: %d\n"	,	L_44
dev_pm_opp_get_voltage	,	F_9
devfreq_event_get_edev_by_phandle	,	F_41
"rockchip,phy_dll_dis_freq"	,	L_18
phy_lpddr3_ca_drv	,	V_64
rk3399_dmcfreq	,	V_5
phy_lpddr3_dq_drv	,	V_65
phy_ddr3_odt	,	V_60
phy_lpddr4_dq_drv	,	V_73
"failed to resume the devfreq devices\n"	,	L_9
stat	,	V_24
"rockchip,dram_dll_dis_freq"	,	L_17
err	,	V_13
rcu_read_lock	,	F_3
irq	,	V_35
ddr3_odt_dis_freq	,	V_55
uint32_t	,	T_4
EPROBE_DEFER	,	V_84
"simple_ondemand"	,	L_50
curr_opp	,	V_14
target_rate	,	V_12
"rockchip,lpddr4_ca_odt"	,	L_34
EINVAL	,	V_81
phy_ddr3_dq_drv	,	V_59
"Invalid operating-points in device tree.\n"	,	L_47
devfreq_recommended_opp	,	F_4
mutex_lock	,	F_10
platform_device	,	V_75
devfreq_event_disable_edev	,	F_22
"rockchip,phy_lpddr4_odt"	,	L_38
phy_lpddr4_odt	,	V_74
ddr3_drv	,	V_56
data	,	V_78
srpd_lite_idle	,	V_50
"center"	,	L_40
current_frequency	,	V_29
"failed to suspend the devfreq devices\n"	,	L_7
wake_up	,	F_28
ROCKCHIP_SIP_CONFIG_DRAM_SET_PARAM	,	V_85
"rockchip,phy_lpddr3_ca_drv"	,	L_28
"rockchip,phy_lpddr3_dq_drv"	,	L_29
rk3399_dmcfreq_suspend	,	F_21
lpddr4_drv	,	V_68
standby_idle	,	V_51
"failed to enable devfreq-event devices\n"	,	L_45
rk3399_dmcfreq_get_dev_status	,	F_18
ROCKCHIP_SIP_DRAM_FREQ	,	V_39
pdev	,	V_76
vdd_center	,	V_17
devm_devfreq_register_opp_notifier	,	F_44
u32	,	T_1
rk3399_devfreq_dmc_profile	,	V_91
"Cannot to set vol %lu uV\n"	,	L_5
platform_get_irq	,	F_33
"Cannot to set frequency %lu (%d)\n"	,	L_2
dev_pm_opp_of_add_table	,	F_42
ret	,	V_27
res	,	V_38
lpddr4_odt_dis_freq	,	V_67
dram_dll_dis_freq	,	V_53
"failed to enable the devfreq-event devices\n"	,	L_8
timing	,	V_43
"Get wrong ddr frequency, Request frequency %lu,\(NL)			Current frequency %lu\n"	,	L_4
devfreq_event_data	,	V_25
PTR_ERR	,	F_7
rk3399_dmc_irq	,	F_27
opp	,	V_8
of_get_ddr_timings	,	F_30
clk_get_rate	,	F_16
"rockchip,lpddr3_odt"	,	L_27
"rockchip,lpddr4_odt_dis_freq"	,	L_31
regulator_set_voltage	,	F_11
phy_lpddr4_ck_cs_drv	,	V_72
upthreshold	,	V_89
clk_set_rate	,	F_13
edev	,	V_28
platform_set_drvdata	,	F_45
"rockchip,phy_lpddr4_dq_drv"	,	L_37
devm_kzalloc	,	F_34
"rockchip,sr_mc_gate_idle"	,	L_13
np	,	V_45
arm_smccc_smc	,	F_29
"rockchip,lpddr3_odt_dis_freq"	,	L_25
"rockchip,phy_lpddr4_ck_cs_drv"	,	L_36
"rockchip,lpddr3_drv"	,	L_26
dev_err	,	F_12
"rockchip,phy_ddr3_odt"	,	L_24
"rockchip,ddr3_drv"	,	L_20
devfreq_dev_status	,	V_23
dmc_clk	,	V_20
dev_pm_opp_get_freq	,	F_8
rate	,	V_10
sr_idle	,	V_48
"downdifferential"	,	L_49
phy_lpddr4_ca_drv	,	V_71
rk3399_dmcfreq_probe	,	F_32
load_count	,	V_31
devfreq_resume_device	,	F_26
dram_timing	,	V_42
"rockchip,phy_ddr3_ca_drv"	,	L_22
wait_dcf_queue	,	V_21
devfreq_event_enable_edev	,	F_25
dmcfreq	,	V_6
dev_pm_opp	,	V_7
"Cannot to set voltage %lu uV\n"	,	L_1
dev_name	,	F_39
devfreq_add_device	,	F_43
"rockchip,srpd_lite_idle"	,	L_14
devm_clk_get	,	F_37
total_count	,	V_33
rcu_read_unlock	,	F_6
irqreturn_t	,	T_3
dev_warn	,	F_15
ddr3_odt	,	V_57
"dmc_clk"	,	L_42
"rockchip,ddr3_odt_dis_freq"	,	L_19
phy_lpddr3_odt	,	V_66
dev_id	,	V_36
a0	,	V_86
rk3399_dmcfreq_resume	,	F_24
pd_idle	,	V_47
devfreq	,	V_34
"rockchip,ddr3_speed_bin"	,	L_10
ROCKCHIP_SIP_CONFIG_DRAM_INIT	,	V_87
IS_ERR	,	F_5
devm_request_irq	,	F_38
