//! Opcode execution for [`Accelerator`].
//!
//! The public accelerator facade stays in `mod.rs`; this module owns the ISA
//! match and dispatch-only helpers.

use half::bf16;
use quantize::MxDataType;
use runtime::Executor;

use crate::profiler::MemoryProfiler;
use crate::runtime_config::{
    BROADCAST_AMOUNT, HLEN, MATRIX_KV_TYPE, MATRIX_WEIGHT_TYPE, MLEN, PREFETCH_M_AMOUNT,
    PREFETCH_V_AMOUNT, SCALAR_FP_BASIC_CYCLES, SCALAR_FP_EXP_CYCLES, SCALAR_FP_RECI_CYCLES,
    SCALAR_FP_SQRT_CYCLES, SCALAR_INT_BASIC_CYCLES, STORE_V_AMOUNT, VECTOR_ACTIVATION_TYPE,
    VECTOR_KV_TYPE, VLEN,
};
use crate::scheduler::{AddressRange, InstructionAccesses};
use crate::timing::{AguBoundaryEvent, completed_record, current_cycle};
use crate::{cycle, dma, op};

use super::Accelerator;
use super::loop_state::LoopDecision;

fn softmax_negative_identity() -> f32 {
    // Scalar FP SRAM preloads are decoded through f16 and then stored as bf16.
    // Match that architectural register value before it enters the reduction
    // tree; using the unrounded f32 literal changes all-masked/tail rows.
    f32::from(bf16::from_f32(f32::from(half::f16::from_f32(-6.0e4))))
}

impl Accelerator {
    fn vector_range(&self, register: u8, rows: u32) -> AddressRange {
        AddressRange::new(
            u64::from(self.reg_file.read_gp(register)),
            u64::from(rows) * u64::from(*VLEN),
        )
    }

    fn matrix_range(&self, register: u8, elements: u64) -> AddressRange {
        AddressRange::new(u64::from(self.reg_file.read_gp(register)), elements)
    }

    /// Resolve address-register operands before functional execution mutates
    /// any register. The scheduler uses these ranges to distinguish a legal
    /// double-buffered matrix prefetch from a true read-after-write hazard.
    fn instruction_accesses(&self, opcode: &op::Opcode) -> InstructionAccesses {
        let mlen = u64::from(*MLEN);
        let blen = u64::from(*crate::runtime_config::BLEN);
        let mut access = InstructionAccesses::default();

        match opcode {
            op::Opcode::H_PREFETCH_M { rd, .. } => access.matrix_writes.push(AddressRange::new(
                u64::from(self.reg_file.read_gp(*rd)),
                u64::from(*PREFETCH_M_AMOUNT) * mlen,
            )),
            op::Opcode::H_PREFETCH_V { rd, .. } => {
                access
                    .vector_writes
                    .push(self.vector_range(*rd, *PREFETCH_V_AMOUNT));
            }
            op::Opcode::H_STORE_V { rd, .. } => {
                access
                    .vector_reads
                    .push(self.vector_range(*rd, *STORE_V_AMOUNT));
            }
            op::Opcode::M_MM { rs1, rs2 }
            | op::Opcode::M_BMM { rs1, rs2 }
            | op::Opcode::M_BTMM { rs1, rs2 } => {
                access
                    .matrix_reads
                    .push(self.matrix_range(*rs1, mlen * mlen));
                access.vector_reads.push(self.vector_range(*rs2, *MLEN));
            }
            op::Opcode::M_TMM { rs1, rs2 } => {
                access
                    .matrix_reads
                    .push(self.matrix_range(*rs2, mlen * mlen));
                access.vector_reads.push(self.vector_range(*rs1, *MLEN));
            }
            op::Opcode::M_MV { rs1, rs2 }
            | op::Opcode::M_TMV { rs1, rs2 }
            | op::Opcode::M_BMV { rs1, rs2, .. }
            | op::Opcode::M_BTMV { rs1, rs2, .. } => {
                access
                    .matrix_reads
                    .push(self.matrix_range(*rs1, mlen * mlen));
                access.vector_reads.push(self.vector_range(*rs2, 1));
            }
            op::Opcode::M_MM_WO { rd, rstride, imm } => {
                let stride = if *rstride == 0 {
                    1
                } else {
                    self.reg_file.read_gp(*rstride)
                };
                let output = u64::from(self.reg_file.read_gp(*rd) + *imm);
                let row_base = output / mlen * mlen;
                // Keep every output row as an independent pending write so a
                // future RTL with row-valid timing can expose row readiness.
                // The current calibration does not provide row-valid pulses,
                // therefore all rows conservatively inherit backend-idle.
                for row in 0..blen {
                    let start = row_base
                        .saturating_add(row.saturating_mul(mlen).saturating_mul(u64::from(stride)));
                    access.vector_writes.push(AddressRange::new(start, mlen));
                }
            }
            op::Opcode::M_MM_WO_PACKED_ACC {
                rd,
                rstride,
                lane_offset,
                accumulate,
            } => {
                let stride = if *rstride == 0 {
                    1
                } else {
                    self.reg_file.read_gp(*rstride)
                };
                let output = u64::from(self.reg_file.read_gp(*rd) + *lane_offset);
                for row in 0..blen {
                    let start = output
                        .saturating_add(row.saturating_mul(mlen).saturating_mul(u64::from(stride)));
                    if *accumulate {
                        access.vector_reads.push(AddressRange::new(start, blen));
                    }
                    access.vector_writes.push(AddressRange::new(start, blen));
                }
            }
            op::Opcode::M_BMM_WO { rd, imm } => {
                access.vector_writes.push(AddressRange::new(
                    u64::from(self.reg_file.read_gp(*rd) + *imm),
                    u64::from(*BROADCAST_AMOUNT) * mlen * mlen,
                ));
            }
            op::Opcode::M_MV_WO { rd, imm } => access.vector_writes.push(AddressRange::new(
                u64::from(self.reg_file.read_gp(*rd) + *imm),
                mlen,
            )),
            op::Opcode::M_BMV_WO { rd, imm } => {
                access.vector_writes.push(AddressRange::new(
                    u64::from(self.reg_file.read_gp(*rd) + *imm),
                    u64::from(*BROADCAST_AMOUNT) * mlen,
                ));
            }
            op::Opcode::V_ADD_VV { rd, rs1, rs2, .. }
            | op::Opcode::V_SUB_VV { rd, rs1, rs2, .. }
            | op::Opcode::V_MUL_VV { rd, rs1, rs2, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_reads.push(self.vector_range(*rs2, 1));
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            op::Opcode::V_ADD_VF { rd, rs1, rs2, .. }
            | op::Opcode::V_SUB_VF { rd, rs1, rs2, .. }
            | op::Opcode::V_MUL_VF { rd, rs1, rs2, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_writes.push(self.vector_range(*rd, 1));
                if *rs2 != 0 {
                    access.scalar_fp_reads.push(*rs2);
                }
            }
            op::Opcode::V_EXP_V { rd, rs1, .. } | op::Opcode::V_RECI_V { rd, rs1, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            op::Opcode::V_SHIFT_V { rd, rs1, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            op::Opcode::V_RED_SUM {
                rs1, rd, overwrite, ..
            }
            | op::Opcode::V_RED_MAX {
                rs1, rd, overwrite, ..
            } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                if *rd != 0 {
                    if !overwrite {
                        access.scalar_fp_reads.push(*rd);
                    }
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::V_RED_SUM_SEG {
                rs1, rd, overwrite, ..
            }
            | op::Opcode::V_RED_MAX_SEG {
                rs1, rd, overwrite, ..
            } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                if *rd != 0 {
                    if !overwrite {
                        access.scalar_fp_reads.push(*rd);
                    }
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::V_RED_SUM_SEGS { rd, rs1, .. }
            | op::Opcode::V_RED_MAX_SEGS { rd, rs1, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            op::Opcode::V_RED_SUM_ROWS {
                rs1, active_rows, ..
            }
            | op::Opcode::V_RED_MAX_ROWS {
                rs1, active_rows, ..
            } => {
                for row in 0..u32::from(*active_rows) {
                    access.vector_reads.push(AddressRange::new(
                        u64::from(self.reg_file.read_gp(*rs1) + row * *VLEN),
                        u64::from(*VLEN),
                    ));
                }
            }
            op::Opcode::V_SUB_ROWS {
                rd,
                rs1,
                active_rows,
                ..
            }
            | op::Opcode::V_MUL_ROWS_STATS {
                rd,
                rs1,
                active_rows,
                ..
            }
            | op::Opcode::V_MUL_ROWS_F {
                rd,
                rs1,
                active_rows,
                ..
            } => {
                let rows = u32::from(*active_rows);
                for row in 0..rows {
                    access.vector_reads.push(AddressRange::new(
                        u64::from(self.reg_file.read_gp(*rs1) + row * *VLEN),
                        u64::from(*VLEN),
                    ));
                    access.vector_writes.push(AddressRange::new(
                        u64::from(self.reg_file.read_gp(*rd) + row * *VLEN),
                        u64::from(*VLEN),
                    ));
                }
            }
            op::Opcode::V_EXP_ROWS {
                rd,
                rs1,
                active_rows,
                ..
            } => {
                let rows = u32::from(*active_rows);
                for row in 0..rows {
                    access.vector_reads.push(AddressRange::new(
                        u64::from(self.reg_file.read_gp(*rs1) + row * *VLEN),
                        u64::from(*VLEN),
                    ));
                    access.vector_writes.push(AddressRange::new(
                        u64::from(self.reg_file.read_gp(*rd) + row * *VLEN),
                        u64::from(*VLEN),
                    ));
                }
            }
            op::Opcode::V_SFM_ROWS { .. } => {}
            op::Opcode::V_ALU_VSEG {
                rd,
                rs1,
                rs2,
                compact_stats,
                ..
            } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                if *compact_stats {
                    if *rs2 != 0 {
                        access.scalar_fp_reads.push(*rs2);
                    }
                } else {
                    access.vector_reads.push(self.vector_range(*rs2, 1));
                }
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            op::Opcode::S_LD_VLANE_FP { rd, rs1, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                if *rd != 0 {
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::S_ST_VLANE_FP { rd, rs1, .. } => {
                access.vector_reads.push(self.vector_range(*rs1, 1));
                access.vector_writes.push(self.vector_range(*rs1, 1));
                if *rd != 0 {
                    access.scalar_fp_reads.push(*rd);
                }
            }
            op::Opcode::S_ADD_FP { rd, rs1, rs2 }
            | op::Opcode::S_SUB_FP { rd, rs1, rs2 }
            | op::Opcode::S_MAX_FP { rd, rs1, rs2 }
            | op::Opcode::S_MUL_FP { rd, rs1, rs2 } => {
                if *rs1 != 0 {
                    access.scalar_fp_reads.push(*rs1);
                }
                if *rs2 != 0 {
                    access.scalar_fp_reads.push(*rs2);
                }
                if *rd != 0 {
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::S_EXP_FP { rd, rs1 }
            | op::Opcode::S_RECI_FP { rd, rs1 }
            | op::Opcode::S_SQRT_FP { rd, rs1 }
            | op::Opcode::S_MV_FP { rd, rs1 }
            | op::Opcode::S_RSQRT_FP { rd, rs1 } => {
                if *rs1 != 0 {
                    access.scalar_fp_reads.push(*rs1);
                }
                if *rd != 0 {
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::S_LD_FP { rd, .. } => {
                if *rd != 0 {
                    access.scalar_fp_writes.push(*rd);
                }
            }
            op::Opcode::S_ST_FP { rd, .. } => {
                if *rd != 0 {
                    access.scalar_fp_reads.push(*rd);
                }
            }
            op::Opcode::S_MAP_V_FP { rd, .. } => {
                access.vector_writes.push(self.vector_range(*rd, 1));
            }
            _ => {}
        }

        access
    }

    /// Resolve the V_* opcode mask.
    ///
    /// When `rmask == 0`, the opcode operates on all HLEN heads of the VLEN
    /// vector (mask = all-ones over `*HLEN` bits). Otherwise the per-head mask
    /// stored in `reg_file.v_mask` is used directly.
    fn resolve_v_mask(&self, rmask: u8) -> u32 {
        if rmask == 0 {
            (1 << *HLEN) - 1
        } else {
            self.reg_file.v_mask()
        }
    }

    fn mx_region(&self, dtype: MxDataType, addr: u64, offset: u32, rstride: u8) -> dma::MxRegion {
        let element_bits = dtype.element_type().size_in_bits();
        let element_offset = dma::packed_bytes_exact(offset, element_bits);
        let element_region_bytes = dma::packed_bytes_exact(self.reg_file.scale(), element_bits);
        let scale_offset = match dtype {
            MxDataType::Plain(_) => 0,
            MxDataType::Mx { scale, block, .. } => {
                assert!(offset.is_multiple_of(block));
                dma::packed_bytes_exact(offset / block, scale.size_in_bits())
            }
        };

        dma::MxRegion {
            hbm_type: dtype,
            index: addr + u64::from(element_offset),
            // Scales are stored AFTER elements, so scale_index =
            // element_index + scale_reg + scale, where scale_reg is the offset
            // from element start to scale start.
            scale_index: addr + u64::from(element_region_bytes + scale_offset),
            rstride,
            stride: self.reg_file.stride(),
            stride_unit: dma::AddressUnit::Elements,
        }
    }

    pub(crate) async fn do_ops(&mut self, ops: &[op::Opcode]) {
        self.do_ops_inner(ops, None).await;
    }

    pub(crate) async fn do_ops_profiled(
        &mut self,
        ops: &[op::Opcode],
        profiler: &mut MemoryProfiler,
    ) {
        self.do_ops_inner(ops, Some(profiler)).await;
    }

    async fn do_ops_inner(
        &mut self,
        ops: &[op::Opcode],
        mut profiler: Option<&mut MemoryProfiler>,
    ) {
        let mut pc: usize = 0; // Program counter

        while pc < ops.len() {
            if let Some(boundary) = self.loop_state.before_instruction(pc, &mut self.reg_file) {
                let timing_cycle = self
                    .rtl_scheduler
                    .as_ref()
                    .map(crate::scheduler::RtlScheduler::makespan_cycles)
                    .or_else(|| {
                        self.ideal_timing
                            .as_ref()
                            .map(crate::timing::IdealTimingAccumulator::makespan_cycles)
                    })
                    .unwrap_or_else(current_cycle);
                let timing_provenance = if self.ideal_timing.is_some() {
                    "architectural_ideal_ii1_zero_overhead_boundary"
                } else if self.rtl_scheduler.is_some() {
                    "structural_frontend_boundary_unmeasured"
                } else {
                    "functional_executor_boundary"
                };
                if let Some(trace) = self.event_trace.as_mut() {
                    trace.push_agu_boundary(AguBoundaryEvent {
                        sequence: self.event_sequence,
                        marker_pc: boundary.marker_pc,
                        target_pc: boundary.target_pc,
                        loop_depth: boundary.loop_depth,
                        iteration_before: boundary.iteration_before,
                        iteration_after: boundary.iteration_after,
                        boundary_kind: if boundary.exiting { "exit" } else { "step" },
                        timing_cycle,
                        timing_provenance,
                        stream_updates: boundary.stream_updates,
                    });
                }
                self.event_sequence += 1;
                pc = boundary.target_pc;
                continue;
            }
            let op = &ops[pc];
            let accesses = self.instruction_accesses(op);

            self.loop_state.record_instruction();

            tracing::debug!(pc, ?op, "execute op");

            let mut jump_pc: Option<usize> = None;
            let started_at = Executor::current().now();
            let issue_cycle = current_cycle();
            let start_cycle = issue_cycle;
            let event_sequence = self.event_sequence;
            self.event_sequence += 1;

            match op {
                op::Opcode::Invalid => {
                    tracing::error!(pc, "invalid opcode reached in dispatch");
                    panic!("invalid opcode at pc {pc}");
                }

                op::Opcode::M_MM { rs1, rs2 } => {
                    self.m_machine
                        .mm(self.reg_file.read_gp(*rs1), self.reg_file.read_gp(*rs2))
                        .await;
                }
                op::Opcode::M_MM_WO { rd, rstride, imm } => {
                    let stride_len = if *rstride == 0 {
                        1
                    } else {
                        self.reg_file.read_gp(*rstride)
                    };
                    self.m_machine
                        .mm_wo(self.reg_file.read_gp(*rd) + *imm, stride_len)
                        .await;
                }
                op::Opcode::M_MM_WO_PACKED_ACC {
                    rd,
                    rstride,
                    lane_offset,
                    accumulate,
                } => {
                    let stride_len = if *rstride == 0 {
                        1
                    } else {
                        self.reg_file.read_gp(*rstride)
                    };
                    self.m_machine
                        .mm_wo_packed_acc(
                            self.reg_file.read_gp(*rd) + *lane_offset,
                            stride_len,
                            *accumulate,
                        )
                        .await;
                }
                op::Opcode::M_TMM { rs1, rs2 } => {
                    self.m_machine
                        .tmm(self.reg_file.read_gp(*rs1), self.reg_file.read_gp(*rs2))
                        .await;
                }
                op::Opcode::M_BMM { rs1, rs2 } => {
                    self.m_machine
                        .bmm(
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            self.reg_file.bmm_scale(),
                        )
                        .await;
                }
                op::Opcode::M_BTMM { rs1, rs2 } => {
                    self.m_machine
                        .btmm(
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            self.reg_file.bmm_scale(),
                        )
                        .await;
                }
                op::Opcode::M_BMM_WO { rd, imm } => {
                    self.m_machine
                        .bmm_wo(self.reg_file.read_gp(*rd) + *imm)
                        .await;
                }
                op::Opcode::M_MV { rs1, rs2 } => {
                    self.m_machine
                        .mv(self.reg_file.read_gp(*rs1), self.reg_file.read_gp(*rs2))
                        .await;
                }
                op::Opcode::M_TMV { rs1, rs2 } => {
                    self.m_machine
                        .tmv(self.reg_file.read_gp(*rs1), self.reg_file.read_gp(*rs2))
                        .await;
                }
                op::Opcode::M_BMV { rs1, rs2, rd } => {
                    self.m_machine
                        .bmv(
                            self.reg_file.read_gp(*rs1) + self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs2),
                            self.reg_file.bmm_scale(),
                        )
                        .await;
                }
                op::Opcode::M_BTMV { rs1, rs2, rd } => {
                    self.m_machine
                        .btmv(
                            self.reg_file.read_gp(*rs1) + self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs2),
                            self.reg_file.bmm_scale(),
                        )
                        .await;
                }
                op::Opcode::M_MV_WO { rd, imm } => {
                    self.m_machine
                        .mv_wo(self.reg_file.read_gp(*rd) + *imm)
                        .await;
                }
                op::Opcode::M_BMV_WO { rd, imm } => {
                    self.m_machine
                        .bmv_wo(self.reg_file.read_gp(*rd) + *imm)
                        .await;
                }

                op::Opcode::V_ADD_VV {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .add(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_ADD_VF {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .add_scalar(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_fp(*rs2).into(),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_SUB_VV {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .sub(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_SUB_VF {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                    rorder,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .sub_scalar(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_fp(*rs2).into(),
                            *rmask,
                            mask,
                            *rorder,
                        )
                        .await;
                }
                op::Opcode::V_MUL_VV {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .mul(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_MUL_VF {
                    rd,
                    rs1,
                    rs2,
                    rmask,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .mul_scalar(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_fp(*rs2).into(),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_EXP_V { rd, rs1, rmask } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .exp(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_RECI_V { rd, rs1, rmask } => {
                    let mask = self.resolve_v_mask(*rmask);
                    self.v_machine
                        .reciprocal(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            *rmask,
                            mask,
                        )
                        .await;
                }
                op::Opcode::V_SHIFT_V { rd, rs1, rs2 } => {
                    self.v_machine
                        .shift_scalar(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                        )
                        .await;
                }
                // Write to fp0 is a no-op.
                op::Opcode::V_RED_SUM { rd: 0, .. } | op::Opcode::V_RED_MAX { rd: 0, .. } => (),

                op::Opcode::V_RED_SUM {
                    rd,
                    rs1,
                    rmask,
                    overwrite,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    let result = self
                        .v_machine
                        .reduce_sum(
                            self.reg_file.read_gp(*rs1),
                            if *overwrite {
                                0.0
                            } else {
                                self.reg_file.read_fp(*rd).into()
                            },
                            *rmask,
                            mask,
                        )
                        .await;
                    self.reg_file.write_fp(*rd, bf16::from_f32(result));
                }
                op::Opcode::V_RED_MAX {
                    rd,
                    rs1,
                    rmask,
                    overwrite,
                } => {
                    let mask = self.resolve_v_mask(*rmask);
                    let result = self
                        .v_machine
                        .reduce_max(
                            self.reg_file.read_gp(*rs1),
                            if *overwrite {
                                // Native compiler constant-prefix slot 2.
                                // Keep overwrite bit-equivalent to the former
                                // explicit accumulator initialization.
                                softmax_negative_identity()
                            } else {
                                self.reg_file.read_fp(*rd).into()
                            },
                            *rmask,
                            mask,
                        )
                        .await;
                    self.reg_file.write_fp(*rd, bf16::from_f32(result));
                }
                op::Opcode::V_RED_SUM_SEG { rd: 0, .. }
                | op::Opcode::V_RED_MAX_SEG { rd: 0, .. } => (),
                op::Opcode::V_RED_SUM_SEG {
                    rd,
                    rs1,
                    segment_index,
                    segment_log2,
                    overwrite,
                } => {
                    let result = self
                        .v_machine
                        .reduce_sum_segment(
                            self.reg_file.read_gp(*rs1),
                            if *overwrite {
                                0.0
                            } else {
                                self.reg_file.read_fp(*rd).into()
                            },
                            self.reg_file.read_gp(*segment_index),
                            *segment_log2,
                        )
                        .await;
                    self.reg_file.write_fp(*rd, bf16::from_f32(result));
                }
                op::Opcode::V_RED_MAX_SEG {
                    rd,
                    rs1,
                    segment_index,
                    segment_log2,
                    overwrite,
                } => {
                    let result = self
                        .v_machine
                        .reduce_max_segment(
                            self.reg_file.read_gp(*rs1),
                            if *overwrite {
                                softmax_negative_identity()
                            } else {
                                self.reg_file.read_fp(*rd).into()
                            },
                            self.reg_file.read_gp(*segment_index),
                            *segment_log2,
                        )
                        .await;
                    self.reg_file.write_fp(*rd, bf16::from_f32(result));
                }
                op::Opcode::V_RED_SUM_SEGS {
                    rd,
                    rs1,
                    segment_log2,
                } => {
                    self.v_machine
                        .reduce_sum_segments(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            *segment_log2,
                        )
                        .await;
                }
                op::Opcode::V_RED_MAX_SEGS {
                    rd,
                    rs1,
                    segment_log2,
                } => {
                    self.v_machine
                        .reduce_max_segments(
                            self.reg_file.read_gp(*rd),
                            self.reg_file.read_gp(*rs1),
                            *segment_log2,
                        )
                        .await;
                }
                op::Opcode::V_RED_SUM_ROWS {
                    rd,
                    rs1,
                    active_rows,
                    row_log2,
                }
                | op::Opcode::V_RED_MAX_ROWS {
                    rd,
                    rs1,
                    active_rows,
                    row_log2,
                } => {
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    self.softmax_active_rows = *active_rows;
                    let state_base = self.reg_file.read_gp(*rd);
                    let score_base = self.reg_file.read_gp(*rs1);
                    let is_max = matches!(op, op::Opcode::V_RED_MAX_ROWS { .. });
                    for row in 0..u32::from(*active_rows) {
                        let value = if is_max {
                            self.v_machine
                                .reduce_max(
                                    score_base + row * *VLEN,
                                    softmax_negative_identity(),
                                    0,
                                    0,
                                )
                                .await
                        } else {
                            self.v_machine
                                .reduce_sum(score_base + row * *VLEN, 0.0, 0, 0)
                                .await
                        };
                        self.softmax_state.entry(state_base + row).or_default().stat =
                            bf16::from_f32(value);
                    }
                }
                op::Opcode::V_SFM_ROWS {
                    rd,
                    active_rows,
                    row_log2,
                    phase,
                    ..
                } => {
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    self.softmax_active_rows = *active_rows;
                    let state_base = self.reg_file.read_gp(*rd);
                    for row in 0..u32::from(*active_rows) {
                        let entry = self.softmax_state.entry(state_base + row).or_default();
                        match phase {
                            0 => {
                                let first = !entry.valid;
                                let old_m = f32::from(entry.m);
                                let row_max = f32::from(entry.stat);
                                let m_new = bf16::from_f32(if first {
                                    row_max
                                } else {
                                    old_m.max(row_max)
                                });
                                entry.factor = if first {
                                    bf16::from_f32(1.0)
                                } else {
                                    let difference = bf16::from_f32(old_m - f32::from(m_new));
                                    bf16::from_f32(f32::from(difference).exp())
                                };
                                entry.m = m_new;
                                entry.first_block_pending = first;
                                entry.valid = true;
                            }
                            1 => {
                                let row_sum = f32::from(entry.stat);
                                entry.l = if entry.first_block_pending {
                                    bf16::from_f32(row_sum)
                                } else {
                                    let scaled = bf16::from_f32(
                                        f32::from(entry.l) * f32::from(entry.factor),
                                    );
                                    bf16::from_f32(f32::from(scaled) + row_sum)
                                };
                                entry.first_block_pending = false;
                            }
                            2 => {
                                entry.factor = bf16::from_f32(1.0 / f32::from(entry.l));
                                entry.final_pending = true;
                            }
                            other => panic!("invalid softmax-state phase {other}"),
                        }
                    }
                }
                op::Opcode::V_SUB_ROWS {
                    rd,
                    rs1,
                    rs2,
                    active_rows,
                    row_log2,
                } => {
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    let rows = u32::from(*active_rows);
                    let destination = self.reg_file.read_gp(*rd);
                    let source = self.reg_file.read_gp(*rs1);
                    let state_base = self.reg_file.read_gp(*rs2);
                    for row in 0..rows {
                        let m = f32::from(
                            self.softmax_state
                                .get(&(state_base + row))
                                .expect("softmax state missing before row subtract")
                                .m,
                        );
                        self.v_machine
                            .sub_scalar(
                                destination + row * *VLEN,
                                source + row * *VLEN,
                                m,
                                0,
                                0,
                                op::VectorOrder::Normal,
                            )
                            .await;
                    }
                }
                op::Opcode::V_EXP_ROWS {
                    rd,
                    rs1,
                    active_rows,
                    row_log2,
                } => {
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    let rows = u32::from(*active_rows);
                    let destination = self.reg_file.read_gp(*rd);
                    let source = self.reg_file.read_gp(*rs1);
                    for row in 0..rows {
                        self.v_machine
                            .exp(destination + row * *VLEN, source + row * *VLEN, 0, 0)
                            .await;
                    }
                }
                op::Opcode::V_MUL_ROWS_F {
                    rd,
                    rs1,
                    rs2,
                    active_rows,
                    row_log2,
                } => {
                    let destination = self.reg_file.read_gp(*rd);
                    let source = self.reg_file.read_gp(*rs1);
                    let factor: f32 = self.reg_file.read_fp(*rs2).into();
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    for row in 0..u32::from(*active_rows) {
                        self.v_machine
                            .mul_scalar(
                                destination + row * *VLEN,
                                source + row * *VLEN,
                                factor,
                                0,
                                0,
                            )
                            .await;
                    }
                }
                op::Opcode::V_MUL_ROWS_STATS {
                    rd,
                    rs2,
                    active_rows,
                    row_log2,
                    ..
                } => {
                    assert!(*active_rows <= 1_u8 << *row_log2);
                    let rows = u32::from(*active_rows);
                    let destination = self.reg_file.read_gp(*rd);
                    let state_base = self.reg_file.read_gp(*rs2);
                    for row in 0..rows {
                        let entry = self
                            .softmax_state
                            .get_mut(&(state_base + row))
                            .expect("softmax state missing before packed-O scale");
                        self.v_machine
                            .mul_row_slice(destination + row * *VLEN, f32::from(entry.factor))
                            .await;
                        if entry.final_pending {
                            *entry = super::SoftmaxStateEntry::default();
                        }
                    }
                }
                op::Opcode::V_ALU_VSEG {
                    rd,
                    rs1,
                    rs2,
                    segment_log2,
                    operation,
                    mask_enable,
                    compact_stats,
                } => {
                    if *compact_stats {
                        let segment_count = if *mask_enable {
                            1_u8.checked_shl(u32::from(*segment_log2))
                                .expect("compact-stat lane tier exceeds u8")
                        } else {
                            segment_log2.saturating_add(1)
                        };
                        self.v_machine
                            .compact_stats(
                                self.reg_file.read_gp(*rd),
                                self.reg_file.read_gp(*rs1),
                                self.reg_file.read_fp(*rs2).into(),
                                segment_count,
                                *operation,
                            )
                            .await;
                    } else {
                        self.v_machine
                            .alu_vseg(
                                self.reg_file.read_gp(*rd),
                                self.reg_file.read_gp(*rs1),
                                self.reg_file.read_gp(*rs2),
                                *segment_log2,
                                *operation,
                                *mask_enable,
                                self.resolve_v_mask(u8::from(*mask_enable)),
                            )
                            .await;
                    }
                }
                op::Opcode::S_LD_VLANE_FP { rd: 0, .. } => {}
                op::Opcode::S_LD_VLANE_FP { rd, rs1, rs2 } => {
                    let value = self
                        .v_machine
                        .load_lane(self.reg_file.read_gp(*rs1), self.reg_file.read_gp(*rs2))
                        .await;
                    self.reg_file.write_fp(*rd, bf16::from_f32(value));
                    cycle!(1);
                }
                op::Opcode::S_ST_VLANE_FP { rd, rs1, rs2 } => {
                    self.v_machine
                        .store_lane(
                            self.reg_file.read_gp(*rs1),
                            self.reg_file.read_gp(*rs2),
                            f32::from(self.reg_file.read_fp(*rd)),
                        )
                        .await;
                    cycle!(1);
                }

                // Write to fp0 is a no-op.
                op::Opcode::S_ADD_FP { rd: 0, .. }
                | op::Opcode::S_SUB_FP { rd: 0, .. }
                | op::Opcode::S_MAX_FP { rd: 0, .. }
                | op::Opcode::S_MUL_FP { rd: 0, .. }
                | op::Opcode::S_EXP_FP { rd: 0, .. }
                | op::Opcode::S_RECI_FP { rd: 0, .. }
                | op::Opcode::S_SQRT_FP { rd: 0, .. }
                | op::Opcode::S_MV_FP { rd: 0, .. }
                | op::Opcode::S_RSQRT_FP { rd: 0, .. } => {}

                op::Opcode::S_ADD_FP { rd, rs1, rs2 } => {
                    self.reg_file.binop_fp(*rd, *rs1, *rs2, std::ops::Add::add);
                    cycle!(*SCALAR_FP_BASIC_CYCLES);
                }
                op::Opcode::S_SUB_FP { rd, rs1, rs2 } => {
                    self.reg_file.binop_fp(*rd, *rs1, *rs2, std::ops::Sub::sub);
                    cycle!(*SCALAR_FP_BASIC_CYCLES);
                }
                op::Opcode::S_MAX_FP { rd, rs1, rs2 } => {
                    self.reg_file.binop_fp(*rd, *rs1, *rs2, bf16::max);
                    cycle!(*SCALAR_FP_BASIC_CYCLES);
                }
                op::Opcode::S_MUL_FP { rd, rs1, rs2 } => {
                    self.reg_file.binop_fp(*rd, *rs1, *rs2, std::ops::Mul::mul);
                    cycle!(*SCALAR_FP_BASIC_CYCLES);
                }
                op::Opcode::S_EXP_FP { rd, rs1 } => {
                    let val: f32 = self.reg_file.read_fp(*rs1).into();
                    let clamped = val.clamp(-88.0, 88.0);
                    self.reg_file.write_fp(*rd, bf16::from_f32(clamped.exp()));
                    cycle!(*SCALAR_FP_EXP_CYCLES);
                }
                op::Opcode::S_RECI_FP { rd, rs1 } => {
                    self.reg_file
                        .write_fp(*rd, bf16::ONE / self.reg_file.read_fp(*rs1));
                    cycle!(*SCALAR_FP_RECI_CYCLES);
                }
                op::Opcode::S_SQRT_FP { rd, rs1 } => {
                    self.reg_file.write_fp(
                        *rd,
                        bf16::from_f32(f32::from(self.reg_file.read_fp(*rs1)).sqrt()),
                    );
                    cycle!(*SCALAR_FP_SQRT_CYCLES);
                }
                op::Opcode::S_MV_FP { rd, rs1 } => {
                    self.reg_file.write_fp(*rd, self.reg_file.read_fp(*rs1));
                    cycle!(*SCALAR_FP_BASIC_CYCLES);
                }
                op::Opcode::S_RSQRT_FP { rd, rs1 } => {
                    let sqrt = bf16::from_f32(f32::from(self.reg_file.read_fp(*rs1)).sqrt());
                    self.reg_file.write_fp(*rd, bf16::ONE / sqrt);
                    cycle!(*SCALAR_FP_SQRT_CYCLES + *SCALAR_FP_RECI_CYCLES);
                }
                op::Opcode::S_LD_FP { rd, rs1, imm } => {
                    self.reg_file.write_fp(
                        *rd,
                        self.scalar_sram
                            .read_fp((self.reg_file.read_gp(*rs1) + *imm) as usize),
                    );
                    cycle!(1);
                }
                op::Opcode::S_ST_FP { rd, rs1, imm } => {
                    self.scalar_sram.write_fp(
                        (self.reg_file.read_gp(*rs1) + *imm) as usize,
                        self.reg_file.read_fp(*rd),
                    );
                    cycle!(1);
                }
                op::Opcode::S_MAP_V_FP { rd, rs1, imm } => {
                    let start_idx = (self.reg_file.read_gp(*rs1) + *imm) as usize;
                    let f = self.scalar_sram.read_fp_window(start_idx, *VLEN as usize);
                    self.v_machine
                        .vector_transfer_fp(self.reg_file.read_gp(*rd), f)
                        .await;
                    cycle!(*VLEN);
                }
                op::Opcode::S_ADD_INT { rd, rs1, rs2 } => {
                    self.reg_file.binop_gp(*rd, *rs1, *rs2, u32::wrapping_add);
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_ADDI_INT { rd, rs1, imm } => {
                    self.reg_file
                        .write_gp(*rd, self.reg_file.read_gp(*rs1).wrapping_add(*imm));
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_SUB_INT { rd, rs1, rs2 } => {
                    self.reg_file.binop_gp(*rd, *rs1, *rs2, u32::wrapping_sub);
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_MUL_INT { rd, rs1, rs2 } => {
                    self.reg_file.binop_gp(*rd, *rs1, *rs2, u32::wrapping_mul);
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_LUI_INT { rd, imm } => {
                    self.reg_file.write_gp(*rd, *imm << 12);
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_LD_INT { rd, rs1, imm } => {
                    self.reg_file.write_gp(
                        *rd,
                        self.scalar_sram
                            .read_int((self.reg_file.read_gp(*rs1) + *imm) as usize),
                    );
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::S_ST_INT { rd, rs1, imm } => {
                    self.scalar_sram.write_int(
                        (self.reg_file.read_gp(*rs1) + *imm) as usize,
                        self.reg_file.read_gp(*rd),
                    );
                    cycle!(*SCALAR_INT_BASIC_CYCLES);
                }
                op::Opcode::H_PREFETCH_M {
                    rd,
                    rs1,
                    rs2,
                    rstride,
                    precision,
                } => {
                    // TODO: rstride support to be added
                    let offset = self.reg_file.read_gp(*rs1);
                    let addr = self.reg_file.read_hbm(*rs2);
                    let dtype = match precision {
                        op::MatrixPrecision::Weights => *MATRIX_WEIGHT_TYPE,
                        op::MatrixPrecision::KeyValue => *MATRIX_KV_TYPE,
                    };

                    let region = self.mx_region(dtype, addr, offset, *rstride);
                    let xfer = dma::transfer_mx_from_hbm(
                        &self.hbm,
                        &self.dma_statistics,
                        region,
                        self.m_machine.mram.ty(),
                        *MLEN,
                        *PREFETCH_M_AMOUNT,
                        *MLEN,
                    );

                    self.m_machine
                        .mram
                        .continous_write_delayed(
                            self.reg_file.read_gp(*rd),
                            *PREFETCH_M_AMOUNT,
                            xfer,
                        )
                        .await;
                }
                op::Opcode::H_PREFETCH_V {
                    rd,
                    rs1,
                    rs2,
                    rstride,
                    precision,
                } => {
                    // TODO: rstride support to be added
                    let offset = self.reg_file.read_gp(*rs1);
                    let addr = self.reg_file.read_hbm(*rs2);
                    let dtype = match precision {
                        op::VectorPrecision::Activation => *VECTOR_ACTIVATION_TYPE,
                        op::VectorPrecision::KeyValue => *VECTOR_KV_TYPE,
                    };

                    let region = self.mx_region(dtype, addr, offset, *rstride);
                    let xfer = dma::transfer_mx_from_hbm(
                        &self.hbm,
                        &self.dma_statistics,
                        region,
                        self.v_machine.vram.ty(),
                        *VLEN,
                        *PREFETCH_V_AMOUNT,
                        1,
                    );

                    let dest = self.reg_file.read_gp(*rd);
                    self.v_machine
                        .vram
                        .continous_write_delayed(dest, *PREFETCH_V_AMOUNT, xfer)
                        .await;
                }
                op::Opcode::H_STORE_V {
                    rd,
                    rs1,
                    rs2,
                    rstride,
                    precision,
                } => {
                    let src_addr = self.reg_file.read_gp(*rd);
                    let offset = self.reg_file.read_gp(*rs1);
                    let addr = self.reg_file.read_hbm(*rs2);
                    let dtype = match precision {
                        op::VectorPrecision::Activation => *VECTOR_ACTIVATION_TYPE,
                        op::VectorPrecision::KeyValue => *VECTOR_KV_TYPE,
                    };

                    let region = self.mx_region(dtype, addr, offset, *rstride);

                    dma::transfer_mx_to_hbm(
                        &self.hbm,
                        &self.dma_statistics,
                        &self.v_machine.vram,
                        region,
                        src_addr,
                        *VLEN,
                        *STORE_V_AMOUNT,
                    )
                    .await;
                }
                op::Opcode::C_SET_ADDR_REG { rd, rs1, rs2 } => {
                    let imm = ((self.reg_file.read_gp(*rs1) as u64) << 32)
                        | (self.reg_file.read_gp(*rs2) as u64);
                    self.reg_file.write_hbm(*rd, imm);
                    cycle!(1);
                }
                op::Opcode::C_SET_SCALE_REG { rd } => {
                    self.reg_file.set_scale(self.reg_file.read_gp(*rd));
                    cycle!(1);
                }
                op::Opcode::C_SET_STRIDE_REG { rd } => {
                    self.reg_file.set_stride(self.reg_file.read_gp(*rd));
                    cycle!(1);
                }
                op::Opcode::C_SET_V_MASK_REG { rd } => {
                    self.reg_file.set_v_mask(self.reg_file.read_gp(*rd));
                    cycle!(1);
                }
                op::Opcode::C_LOOP_START { rd, imm } => {
                    self.loop_state.start(pc, *rd, *imm, &mut self.reg_file);
                    cycle!(1);
                }
                op::Opcode::C_LOOP_END { rd } => {
                    if let LoopDecision::JumpTo(target_pc) =
                        self.loop_state.end(*rd, &mut self.reg_file)
                    {
                        jump_pc = Some(target_pc);
                    }
                    cycle!(1);
                }
                op::Opcode::C_AGU_CONFIG { rd, imm } => {
                    if *rd == 0 {
                        self.loop_state.configure_agu_body_len(*imm);
                    } else {
                        assert_ne!(*imm, 0, "zero-stride AGU binding is invalid in AGU v1");
                        self.loop_state.configure_agu_stride(*rd, *imm);
                    }
                    cycle!(1);
                }
                op::Opcode::C_LOOP_START_AGU { rd, imm } => {
                    self.loop_state.start_agu(pc, *rd, *imm, &mut self.reg_file);
                    cycle!(1);
                }
                op::Opcode::C_BREAK => {
                    self.loop_state.break_innermost(&mut self.reg_file);
                    cycle!(1);
                }
            }

            let functional_delta = Executor::current().now() - started_at;
            if let Some(profiler) = profiler.as_mut() {
                let delta = functional_delta;
                profiler.record(op, delta);
            }

            let clock = u64::from(*crate::runtime_config::CLOCK_PERIOD_PS);
            let observed_cycles = functional_delta.as_picos().div_ceil(clock).max(1);
            let record = if let Some(scheduler) = self.rtl_scheduler.as_mut() {
                scheduler.schedule(event_sequence, pc, op, &accesses, observed_cycles)
            } else if let Some(ideal) = self.ideal_timing.as_mut() {
                ideal.schedule(event_sequence, pc, op, observed_cycles)
            } else {
                completed_record(event_sequence, pc, op, issue_cycle, start_cycle)
            };
            if let Some(trace) = self.event_trace.as_mut() {
                trace.push(record);
            }

            // Handle loop jumps
            if let Some(target_pc) = jump_pc {
                pc = target_pc;
            } else {
                pc += 1;
            }
        }
    }
}

#[cfg(test)]
mod tests {
    use super::softmax_negative_identity;

    #[test]
    fn overwrite_identity_matches_scalar_sram_preload_quantization() {
        assert_eq!(softmax_negative_identity(), -59_904.0);
    }
}
