// Seed: 971328089
module module_0;
  reg id_1;
  always begin
    id_1 <= 1;
  end
  always_comb id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
  reg  id_4;
  wire id_5;
  if (1) always id_4 <= id_4;
  else begin
    wire id_6;
  end
  id_7(
      .id_0(1), .id_1(id_2), .id_2(id_3), .id_3(1'b0 + 1), .id_4(), .id_5(1)
  );
  assign id_7 = id_2;
  wire id_8;
endmodule
