{ "Warning" "WACF_MISSING_TCL_FILE" "PLL2.qip " "Warning: Tcl Script File PLL2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL2.qip " "Info: set_global_assignment -name QIP_FILE PLL2.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 16:19:34 2017 " "Info: Processing started: Mon May 29 16:19:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zidongmusic -c zidongmusic " "Info: Command: quartus_sta zidongmusic -c zidongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zidongmusic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'zidongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK " "Info: create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst16\|CLK4_1 CLK_GEN:inst16\|CLK4_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst16\|CLK4_1 CLK_GEN:inst16\|CLK4_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst16\|CLK200_1 CLK_GEN:inst16\|CLK200_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst16\|CLK200_1 CLK_GEN:inst16\|CLK200_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst16\|CLK10K_1 CLK_GEN:inst16\|CLK10K_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst16\|CLK10K_1 CLK_GEN:inst16\|CLK10K_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst16\|CLK1M_1 CLK_GEN:inst16\|CLK1M_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst16\|CLK1M_1 CLK_GEN:inst16\|CLK1M_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.839 " "Info: Worst-case setup slack is -7.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.839       -84.024 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -7.839       -84.024 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848       -23.436 CLK_GEN:inst16\|CLK4_1  " "Info:    -2.848       -23.436 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987        -8.276 CLK_GEN:inst16\|CLK10K_1  " "Info:    -1.987        -8.276 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970        -8.981 CLK_GEN:inst16\|CLK1M_1  " "Info:    -1.970        -8.981 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697        -7.913 CLK_GEN:inst16\|CLK200_1  " "Info:    -1.697        -7.913 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388        -0.388 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.388        -0.388 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.136 CLK  " "Info:    -0.136        -0.136 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.407 " "Info: Worst-case hold slack is -0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407        -0.407 CLK_GEN:inst16\|CLK1M_1  " "Info:    -0.407        -0.407 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298        -0.298 CLK_GEN:inst16\|CLK200_1  " "Info:    -0.298        -0.298 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295        -0.295 CLK_GEN:inst16\|CLK10K_1  " "Info:    -0.295        -0.295 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.020 CLK  " "Info:    -0.020        -0.020 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.020 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.020        -0.020 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005        -0.005 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.005        -0.005 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 CLK_GEN:inst16\|CLK4_1  " "Info:     0.693         0.000 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -15.097 CLK_GEN:inst16\|CLK4_1  " "Info:    -3.201       -15.097 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst16\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst16\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst16\|CLK200_1  " "Info:    -1.487        -8.922 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.651 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.651 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.789         0.000 CLK  " "Info:    24.789         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.719         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.719         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.956 " "Info: Worst-case setup slack is -6.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.956       -74.154 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -6.956       -74.154 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466       -20.345 CLK_GEN:inst16\|CLK4_1  " "Info:    -2.466       -20.345 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811        -7.091 CLK_GEN:inst16\|CLK10K_1  " "Info:    -1.811        -7.091 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -7.592 CLK_GEN:inst16\|CLK1M_1  " "Info:    -1.777        -7.592 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529        -6.735 CLK_GEN:inst16\|CLK200_1  " "Info:    -1.529        -6.735 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.237 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.237        -0.237 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085        -0.085 CLK  " "Info:    -0.085        -0.085 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.316 " "Info: Worst-case hold slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -0.316 CLK_GEN:inst16\|CLK1M_1  " "Info:    -0.316        -0.316 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254        -0.254 CLK_GEN:inst16\|CLK10K_1  " "Info:    -0.254        -0.254 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.195 CLK_GEN:inst16\|CLK200_1  " "Info:    -0.195        -0.195 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152        -0.152 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.152        -0.152 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.021 CLK  " "Info:    -0.021        -0.021 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.000         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636         0.000 CLK_GEN:inst16\|CLK4_1  " "Info:     0.636         0.000 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -15.097 CLK_GEN:inst16\|CLK4_1  " "Info:    -3.201       -15.097 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst16\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst16\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst16\|CLK200_1  " "Info:    -1.487        -8.922 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.869 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.869 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.799         0.000 CLK  " "Info:    24.799         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.717         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.717         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst16\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.765 " "Info: Worst-case setup slack is -2.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.765       -29.450 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.765       -29.450 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -5.264 CLK_GEN:inst16\|CLK4_1  " "Info:    -0.658        -5.264 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.521 CLK_GEN:inst16\|CLK10K_1  " "Info:    -0.270        -0.521 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.515 CLK_GEN:inst16\|CLK1M_1  " "Info:    -0.270        -0.515 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -0.385 CLK_GEN:inst16\|CLK200_1  " "Info:    -0.140        -0.385 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218         0.000 CLK  " "Info:     0.218         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.429         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.319 " "Info: Worst-case hold slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319        -0.319 CLK_GEN:inst16\|CLK1M_1  " "Info:    -0.319        -0.319 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -0.290 CLK_GEN:inst16\|CLK200_1  " "Info:    -0.290        -0.290 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273        -0.273 CLK_GEN:inst16\|CLK10K_1  " "Info:    -0.273        -0.273 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.161 CLK  " "Info:    -0.161        -0.161 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.011         0.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.029         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 CLK_GEN:inst16\|CLK4_1  " "Info:     0.253         0.000 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 CLK_GEN:inst16\|CLK4_1  " "Info:    -1.000        -9.000 CLK_GEN:inst16\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 CLK_GEN:inst16\|CLK1M_1  " "Info:    -1.000        -7.000 CLK_GEN:inst16\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst16\|CLK10K_1  " "Info:    -1.000        -6.000 CLK_GEN:inst16\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst16\|CLK200_1  " "Info:    -1.000        -6.000 CLK_GEN:inst16\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.000        -1.000 SPK0:inst\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.438         0.000 CLK  " "Info:    24.438         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.756         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.756         0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 16:19:44 2017 " "Info: Processing ended: Mon May 29 16:19:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
