
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max -43.79

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max -0.37

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.37

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.29    0.29 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    0.29 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.04    0.12    0.41    0.41 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[27] (net)
                  0.12    0.00    0.41 v _20994_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.48 ^ _20994_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05208_ (net)
                  0.08    0.00    0.48 ^ _21002_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.06    0.05    0.53 v _21002_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _01629_ (net)
                  0.06    0.00    0.53 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.30    3.30   time given to startpoint
                  0.10    0.00    3.30 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.40    3.70 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    3.70 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.08    0.32    0.49    0.49 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.32    0.00    0.49 ^ place3513/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    29    0.80    0.31    0.28    0.77 ^ place3513/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net3513 (net)
                  0.31    0.00    0.77 ^ place3541/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.22    0.23    0.23    1.00 ^ place3541/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3541 (net)
                  0.23    0.00    1.00 ^ place3543/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    16    0.23    0.23    0.23    1.22 ^ place3543/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3543 (net)
                  0.23    0.00    1.22 ^ _13326_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.45 v _13326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07726_ (net)
                  0.08    0.00    1.45 v _13328_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.66 v _13328_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07728_ (net)
                  0.08    0.00    1.66 v _13331_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.12    0.28    1.95 v _13331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07731_ (net)
                  0.12    0.00    1.95 v _13332_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     8    0.20    0.46    0.51    2.46 v _13332_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07732_ (net)
                  0.46    0.00    2.46 v _14201_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.08    0.23    0.42    2.88 v _14201_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08508_ (net)
                  0.23    0.00    2.88 v place3326/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.02    0.07    0.18    3.07 v place3326/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3326 (net)
                  0.07    0.00    3.07 v _14320_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.15    3.22 v _14320_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _10145_[0] (net)
                  0.08    0.00    3.22 v _22455_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.56    3.78 ^ _22455_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10149_[0] (net)
                  0.14    0.00    3.78 ^ _14777_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.87 v _14777_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10150_[0] (net)
                  0.10    0.00    3.87 v _22456_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.13    0.55    4.41 ^ _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10152_[0] (net)
                  0.13    0.00    4.41 ^ _22459_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.44    4.86 v _22459_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10161_[0] (net)
                  0.14    0.00    4.86 v _22464_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.54    5.40 ^ _22464_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10178_[0] (net)
                  0.12    0.00    5.40 ^ _22465_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    5.84 v _22465_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10181_[0] (net)
                  0.13    0.00    5.84 v _15145_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.92 ^ _15145_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10184_[0] (net)
                  0.09    0.00    5.92 ^ _22466_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.16    0.46    6.38 v _22466_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10186_[0] (net)
                  0.16    0.00    6.38 v _22795_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.15    0.35    6.73 ^ _22795_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11288_[0] (net)
                  0.15    0.00    6.73 ^ place3118/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.12    0.16    6.89 ^ place3118/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3118 (net)
                  0.12    0.00    6.89 ^ _18191_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.11    0.09    6.98 v _18191_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03514_ (net)
                  0.11    0.00    6.98 v _18198_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.43    0.29    7.27 ^ _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03521_ (net)
                  0.43    0.00    7.27 ^ _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.25    0.17    7.44 v _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.25    0.00    7.44 v _18431_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.10    0.25    7.69 v _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03745_ (net)
                  0.10    0.00    7.69 v _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.42    0.29    7.97 ^ _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03847_ (net)
                  0.42    0.00    7.97 ^ _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.23    0.17    8.14 v _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.23    0.00    8.14 v _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.14    8.28 ^ _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.15    0.00    8.28 ^ _18601_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.12    0.07    8.35 v _18601_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03908_ (net)
                  0.12    0.00    8.35 v _18602_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.34    8.69 ^ _18602_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03909_ (net)
                  0.09    0.00    8.69 ^ _18603_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.13    0.20    8.88 ^ _18603_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03910_ (net)
                  0.13    0.00    8.88 ^ _18604_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.06    0.25    0.28    9.16 ^ _18604_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03911_ (net)
                  0.25    0.00    9.16 ^ _18617_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.06    9.22 v _18617_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03924_ (net)
                  0.23    0.00    9.22 v _18618_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.29    9.50 v _18618_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03925_ (net)
                  0.13    0.00    9.50 v _18621_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
    31    0.27    0.96    0.55   10.06 ^ _18621_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03928_ (net)
                  0.96    0.00   10.06 ^ _19453_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.09    0.18   10.23 ^ _19453_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01070_ (net)
                  0.09    0.00   10.23 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                -10.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.30    3.30   time given to startpoint
                  0.10    0.00    3.30 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.40    3.70 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    3.70 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.08    0.32    0.49    0.49 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.32    0.00    0.49 ^ place3513/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    29    0.80    0.31    0.28    0.77 ^ place3513/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net3513 (net)
                  0.31    0.00    0.77 ^ place3541/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.22    0.23    0.23    1.00 ^ place3541/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3541 (net)
                  0.23    0.00    1.00 ^ place3543/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    16    0.23    0.23    0.23    1.22 ^ place3543/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3543 (net)
                  0.23    0.00    1.22 ^ _13326_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.45 v _13326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07726_ (net)
                  0.08    0.00    1.45 v _13328_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.66 v _13328_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07728_ (net)
                  0.08    0.00    1.66 v _13331_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.12    0.28    1.95 v _13331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07731_ (net)
                  0.12    0.00    1.95 v _13332_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     8    0.20    0.46    0.51    2.46 v _13332_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07732_ (net)
                  0.46    0.00    2.46 v _14201_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.08    0.23    0.42    2.88 v _14201_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08508_ (net)
                  0.23    0.00    2.88 v place3326/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.02    0.07    0.18    3.07 v place3326/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3326 (net)
                  0.07    0.00    3.07 v _14320_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.15    3.22 v _14320_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _10145_[0] (net)
                  0.08    0.00    3.22 v _22455_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.56    3.78 ^ _22455_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10149_[0] (net)
                  0.14    0.00    3.78 ^ _14777_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.87 v _14777_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10150_[0] (net)
                  0.10    0.00    3.87 v _22456_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.13    0.55    4.41 ^ _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10152_[0] (net)
                  0.13    0.00    4.41 ^ _22459_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.44    4.86 v _22459_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10161_[0] (net)
                  0.14    0.00    4.86 v _22464_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.54    5.40 ^ _22464_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10178_[0] (net)
                  0.12    0.00    5.40 ^ _22465_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    5.84 v _22465_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10181_[0] (net)
                  0.13    0.00    5.84 v _15145_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.92 ^ _15145_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10184_[0] (net)
                  0.09    0.00    5.92 ^ _22466_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.16    0.46    6.38 v _22466_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10186_[0] (net)
                  0.16    0.00    6.38 v _22795_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.15    0.35    6.73 ^ _22795_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11288_[0] (net)
                  0.15    0.00    6.73 ^ place3118/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.12    0.16    6.89 ^ place3118/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3118 (net)
                  0.12    0.00    6.89 ^ _18191_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.11    0.09    6.98 v _18191_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03514_ (net)
                  0.11    0.00    6.98 v _18198_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.43    0.29    7.27 ^ _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03521_ (net)
                  0.43    0.00    7.27 ^ _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.25    0.17    7.44 v _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.25    0.00    7.44 v _18431_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.10    0.25    7.69 v _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03745_ (net)
                  0.10    0.00    7.69 v _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.42    0.29    7.97 ^ _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03847_ (net)
                  0.42    0.00    7.97 ^ _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.23    0.17    8.14 v _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.23    0.00    8.14 v _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.14    8.28 ^ _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.15    0.00    8.28 ^ _18601_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.12    0.07    8.35 v _18601_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03908_ (net)
                  0.12    0.00    8.35 v _18602_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.34    8.69 ^ _18602_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03909_ (net)
                  0.09    0.00    8.69 ^ _18603_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.13    0.20    8.88 ^ _18603_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03910_ (net)
                  0.13    0.00    8.88 ^ _18604_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.06    0.25    0.28    9.16 ^ _18604_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03911_ (net)
                  0.25    0.00    9.16 ^ _18617_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.06    9.22 v _18617_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03924_ (net)
                  0.23    0.00    9.22 v _18618_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.29    9.50 v _18618_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03925_ (net)
                  0.13    0.00    9.50 v _18621_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
    31    0.27    0.96    0.55   10.06 ^ _18621_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03928_ (net)
                  0.96    0.00   10.06 ^ _19453_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.09    0.18   10.23 ^ _19453_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01070_ (net)
                  0.09    0.00   10.23 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                -10.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.1401466131210327

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4072

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.18719898164272308

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8391

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 248

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.49    0.49 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.28    0.77 ^ place3513/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.23    1.00 ^ place3541/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    1.22 ^ place3543/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    1.45 v _13326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.66 v _13328_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.28    1.95 v _13331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.51    2.46 v _13332_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.42    2.88 v _14201_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    3.07 v place3326/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.15    3.22 v _14320_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.56    3.78 ^ _22455_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.09    3.87 v _14777_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.55    4.41 ^ _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.44    4.86 v _22459_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.54    5.40 ^ _22464_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.44    5.84 v _22465_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.08    5.92 ^ _15145_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.46    6.38 v _22466_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.35    6.73 ^ _22795_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.16    6.89 ^ place3118/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.09    6.98 v _18191_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.29    7.27 ^ _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.17    7.44 v _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.25    7.69 v _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.29    7.97 ^ _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.17    8.14 v _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.14    8.28 ^ _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    8.35 v _18601_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.34    8.69 ^ _18602_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    8.88 ^ _18603_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.28    9.16 ^ _18604_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.06    9.22 v _18617_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.29    9.50 v _18618_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.55   10.06 ^ _18621_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.18   10.23 ^ _19453_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   10.23 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          10.23   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.14    9.86   library setup time
           9.86   data required time
---------------------------------------------------------
           9.86   data required time
         -10.23   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    0.41 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.48 ^ _20994_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.53 v _21002_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.53 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.53   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.53   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
10.2340

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.3729

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-3.643737

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.92e-01   6.45e-02   1.12e-06   3.57e-01  12.5%
Combinational          1.43e+00   1.05e+00   3.07e-06   2.48e+00  87.3%
Clock                  3.13e-05   5.20e-03   1.07e-07   5.23e-03   0.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.73e+00   1.12e+00   4.29e-06   2.85e+00 100.0%
                          60.7%      39.3%       0.0%
