
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    37185000                       # Number of ticks simulated
final_tick                                   37185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102921                       # Simulator instruction rate (inst/s)
host_op_rate                                   115491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99483450                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650772                       # Number of bytes of host memory used
host_seconds                                     0.37                       # Real time elapsed on the host
sim_insts                                       38466                       # Number of instructions simulated
sim_ops                                         43166                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1037837838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         543875219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          92940702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          29259110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1703912868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1037837838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     92940702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1130778540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8605621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8605621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8605621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1037837838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        543875219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         92940702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         29259110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1712518489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         991                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                       991                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      37176500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   991                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    5                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.082873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.239912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.804431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           53     29.28%     29.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     25.97%     55.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     10.50%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      7.18%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      6.63%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      6.08%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.76%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.76%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      8.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          181                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8544000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27050250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8656.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27406.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1698.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1705.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37325.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1050840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   573375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5421000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21404925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30551130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            972.811017                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30363750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20685015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               698250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24813315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.107149                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1066250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29312500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9523                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7221                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              944                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6898                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3329                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            48.260365                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    847                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  32                       # Number of system calls
system.cpu0.numCycles                           74371                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             19806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         50525                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9523                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        22026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1975                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6105                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  618                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             42823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.362165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.739632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   32705     76.37%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     836      1.95%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     982      2.29%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     684      1.60%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     764      1.78%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     593      1.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     756      1.77%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1101      2.57%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4402     10.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               42823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.128047                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.679364                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14758                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19403                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6089                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1891                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   682                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1017                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  316                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 50007                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1166                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   682                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15798                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3094                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7136                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6899                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 9214                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 48128                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3455                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   188                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5352                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              55776                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               225675                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           60036                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                34066                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21710                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               130                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           128                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     9240                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7949                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6233                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              628                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             454                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     45562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    33119                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1904                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          16949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        61741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            87                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        42823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.773393                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.941706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              24939     58.24%     58.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2649      6.19%     64.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              15235     35.58%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          42823                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                21562     65.10%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 925      2.79%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5834     17.62%     85.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4795     14.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 33119                       # Type of FU issued
system.cpu0.iq.rate                          0.445321                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            110909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            62788                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        32085                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 33091                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3437                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1780                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   682                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2408                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  447                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              45847                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7949                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6233                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               121                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  419                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           124                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          544                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 668                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                32689                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5659                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              430                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                       10321                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4953                       # Number of branches executed
system.cpu0.iew.exec_stores                      4662                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.439540                       # Inst execution rate
system.cpu0.iew.wb_sent                         32283                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        32113                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    19467                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    42528                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.431795                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.457745                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          16961                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              639                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        40262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.717525                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        27322     67.86%     67.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5139     12.76%     80.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4842     12.03%     92.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1060      2.63%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          419      1.04%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          679      1.69%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          249      0.62%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           95      0.24%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          457      1.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        40262                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               24641                       # Number of instructions committed
system.cpu0.commit.committedOps                 28889                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8965                       # Number of memory references committed
system.cpu0.commit.loads                         4512                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      4314                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    25074                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 289                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           19003     65.78%     65.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            918      3.18%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4512     15.62%     84.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4453     15.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            28889                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  457                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       85420                       # The number of ROB reads
system.cpu0.rob.rob_writes                      94273                       # The number of ROB writes
system.cpu0.timesIdled                            393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          31548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      24641                       # Number of Instructions Simulated
system.cpu0.committedOps                        28889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.018181                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.018181                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.331325                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.331325                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   39514                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  19323                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   113797                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   18475                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               17                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          170.427306                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.192182                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   170.427306                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.166433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.166433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19873                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19873                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5113                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5113                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2528                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7641                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7641                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7644                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7644                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1774                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2025                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2025                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2025                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2025                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14256260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14256260                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     96381476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     96381476                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    110637736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    110637736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    110637736                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    110637736                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9669                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9669                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.046793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046793                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.412366                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.412366                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.209497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.209432                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209432                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56797.848606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56797.848606                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54330.031567                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54330.031567                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54635.919012                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54635.919012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54635.919012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54635.919012                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu0.dcache.writebacks::total                5                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           92                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1610                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1610                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1702                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          164                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9371499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9371499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8889501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8889501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18261000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18261000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18261000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18261000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.029642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.033406                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033406                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58940.245283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58940.245283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54204.274390                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54204.274390                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 56535.603715                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56535.603715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 56535.603715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56535.603715                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          245.056646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.832504                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   245.056646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.478626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.478626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            12813                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           12813                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         5326                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           5326                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         5326                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            5326                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         5326                       # number of overall hits
system.cpu0.icache.overall_hits::total           5326                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          779                       # number of overall misses
system.cpu0.icache.overall_misses::total          779                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42360250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42360250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42360250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42360250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42360250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42360250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6105                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6105                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6105                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6105                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6105                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6105                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.127600                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127600                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.127600                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127600                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.127600                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127600                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54377.727856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54377.727856                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54377.727856                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54377.727856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54377.727856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54377.727856                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          175                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     32672750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32672750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     32672750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32672750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     32672750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32672750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.098935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.098935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.098935                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.098935                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.098935                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.098935                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54093.956954                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54093.956954                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54093.956954                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54093.956954                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54093.956954                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54093.956954                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3547                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3113                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              136                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3232                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1701                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            52.629950                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    143                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           13551                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         18898                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3547                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1844                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         7429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    313                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     1288                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   74                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             10502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.936488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.222011                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    7303     69.54%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     315      3.00%     72.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     143      1.36%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     109      1.04%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     120      1.14%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     172      1.64%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     157      1.49%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     337      3.21%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1846     17.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               10502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.261752                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.394583                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2291                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 5573                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1001                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1511                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   126                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 201                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 18362                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   126                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2843                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    417                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1346                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1945                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3825                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 17902                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3765                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              27262                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                87025                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           25081                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                22972                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4287                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7400                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                3380                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                746                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              212                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     17408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 94                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    14871                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              430                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            57                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        10502                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.416016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.889121                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2875     27.38%     27.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                383      3.65%     31.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               7244     68.98%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          10502                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                10873     73.12%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 772      5.19%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2813     18.92%     97.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                413      2.78%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 14871                       # Type of FU issued
system.cpu1.iq.rate                          1.097410                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             40672                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            20737                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        14685                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 14871                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          810                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          348                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   126                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    332                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              17505                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 3380                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 746                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            18                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 109                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                14810                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2784                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               59                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3188                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    2665                       # Number of branches executed
system.cpu1.iew.exec_stores                       404                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.092908                       # Inst execution rate
system.cpu1.iew.wb_sent                         14714                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        14685                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    11052                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    20842                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.083684                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.530275                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3161                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              106                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        10044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.421446                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.870151                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3982     39.65%     39.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3085     30.71%     70.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          981      9.77%     80.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          828      8.24%     88.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           47      0.47%     88.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          749      7.46%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           59      0.59%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           45      0.45%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          268      2.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        10044                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               13825                       # Number of instructions committed
system.cpu1.commit.committedOps                 14277                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2968                       # Number of memory references committed
system.cpu1.commit.loads                         2570                       # Number of loads committed
system.cpu1.commit.membars                         21                       # Number of memory barriers committed
system.cpu1.commit.branches                      2618                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    11732                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  47                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           10538     73.81%     73.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            771      5.40%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2570     18.00%     97.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           398      2.79%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            14277                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  268                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       27045                       # The number of ROB reads
system.cpu1.rob.rob_writes                      35404                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       60819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      13825                       # Number of Instructions Simulated
system.cpu1.committedOps                        14277                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.980181                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.980181                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.020220                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.020220                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   20891                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   8500                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    52491                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   15081                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3508                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            6.377458                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3057                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               47                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.042553                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     6.377458                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.006228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.006228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.045898                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6381                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6381                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2685                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           362                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3049                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3049                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           77                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          107                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           107                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          108                       # number of overall misses
system.cpu1.dcache.overall_misses::total          108                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1751000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1751000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1106250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1106250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2857250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2857250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2857250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2857250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3154                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3154                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3157                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.027878                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027878                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.076531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.076531                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.033925                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.033925                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.034210                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034210                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22740.259740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22740.259740                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        36875                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        36875                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26703.271028                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26703.271028                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26456.018519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26456.018519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           36                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           52                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           52                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           41                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           55                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           56                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       925750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       925750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       360500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       360500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1286250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1286250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1295250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1295250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035714                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.017438                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017438                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.017738                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017738                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22579.268293                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22579.268293                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        25750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        25750                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23386.363636                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23386.363636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23129.464286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23129.464286                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.208277                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1212                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            22.444444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.208277                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.014079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.014079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2630                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2630                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1212                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1212                       # number of overall hits
system.cpu1.icache.overall_hits::total           1212                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           76                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           76                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           76                       # number of overall misses
system.cpu1.icache.overall_misses::total           76                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4378000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4378000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4378000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4378000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1288                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1288                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.059006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.059006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.059006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.059006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.059006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.059006                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57605.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57605.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57605.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57605.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57605.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57605.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3160750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3160750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3160750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3160750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3160750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3160750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.041925                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.041925                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.041925                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.041925                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.041925                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.041925                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58532.407407                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58532.407407                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58532.407407                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58532.407407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58532.407407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58532.407407                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 863                       # Transaction distribution
system.membus.trans_dist::ReadResp                862                       # Transaction distribution
system.membus.trans_dist::Writeback                 5                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               169                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples              1049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1049                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1300999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3207750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1723994                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy             287750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             286750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
