m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ailr16/fpga-training/verilog/edge_detector/simulation/questa
T_opt
!s110 1692771597
V:3];H2G5=8f?3BXMDPf4`0
04 23 4 work edge_detector_testbench fast 0
=1-000ae431a4f1-64e5a50d-f2d7-1081e
!s124 OEM10U3 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vedge_detector
Z2 !s110 1692771596
!i10b 1
!s100 L<lPXjhZ1VCE6jPgdXonz2
I=5ed:C3kCZRI?8WARRaJc3
R0
Z3 w1692770596
Z4 8/home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v
Z5 F/home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v
!i122 0
L0 1 19
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.2;73
r1
!s85 0
31
Z8 !s108 1692771596.000000
Z9 !s107 /home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/ailr16/fpga-training/verilog/edge_detector|/home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v|
!i113 0
Z11 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 !s92 -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/edge_detector -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vedge_detector_testbench
R2
!i10b 1
!s100 [n]MZeJDj>`35f0<7G@CO1
Ie3zj>Bbm;5I;h0kQeL3?]3
R0
w1692771568
8/home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v
F/home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v
!i122 1
L0 1 24
R6
R7
r1
!s85 0
31
R8
!s107 /home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/ailr16/fpga-training/verilog/edge_detector|/home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v|
!i113 0
R11
R12
R1
vfreq_divider
R2
!i10b 1
!s100 cOI;[SLffnRHI^Q[2Yd>l2
IcoF_hHzMdA@o^:Hed:2=a3
R0
R3
R4
R5
!i122 0
L0 22 15
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R1
