#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 15 13:57:14 2021
# Process ID: 97984
# Current directory: /home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vitis/workspace/.tmp/vitis/vitis/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_tinyriscv_soc_top_0_0/design_1_tinyriscv_soc_top_0_0.dcp' for cell 'design_1_i/tinyriscv_soc_top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2148.797 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8410
INFO: [Netlist 29-17] Analyzing 2281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:44]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:45]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:47]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:48]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:49]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:52]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:53]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:54]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc:55]
Finished Parsing XDC File [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/constrs_1/imports/tinyriscv_zynq.srcs/EBAZ4205.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.836 ; gain = 0.000 ; free physical = 1004 ; free virtual = 8294
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1025 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances

13 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2284.836 ; gain = 136.066 ; free physical = 1004 ; free virtual = 8294
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port riscv_gpio[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port riscv_gpio[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.836 ; gain = 0.000 ; free physical = 1062 ; free virtual = 8288

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 277755123

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.812 ; gain = 314.977 ; free physical = 698 ; free virtual = 7896

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26061c4dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 557 ; free virtual = 7755
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f6e2ebde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 557 ; free virtual = 7755
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 23 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2bdb62ac4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 123 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG riscv_jtag_TCK_IBUF_BUFG_inst to drive 234 load(s) on clock net riscv_jtag_TCK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 241e58123

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 241e58123

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 241e58123

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              25  |                                              1  |
|  Constant propagation         |               8  |              23  |                                              0  |
|  Sweep                        |               0  |             123  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
Ending Logic Optimization Task | Checksum: 20138b032

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20138b032

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20138b032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
Ending Netlist Obfuscation Task | Checksum: 20138b032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.750 ; gain = 0.000 ; free physical = 555 ; free virtual = 7754
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2763.750 ; gain = 478.914 ; free physical = 555 ; free virtual = 7754
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.770 ; gain = 0.000 ; free physical = 546 ; free virtual = 7748
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port riscv_gpio[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port riscv_gpio[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 526 ; free virtual = 7736
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11fb29efd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 526 ; free virtual = 7736
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 526 ; free virtual = 7736

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b2d6af9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 491 ; free virtual = 7704

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e2462689

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 462 ; free virtual = 7665

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e2462689

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 462 ; free virtual = 7665
Phase 1 Placer Initialization | Checksum: 1e2462689

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.801 ; gain = 0.000 ; free physical = 461 ; free virtual = 7665

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28aaa1943

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 436 ; free virtual = 7639

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 304 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 13, total 19, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 156 nets or cells. Created 19 new cells, deleted 137 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/tinyriscv_soc_top_0/inst/rst. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2891.254 ; gain = 0.000 ; free physical = 412 ; free virtual = 7616
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.254 ; gain = 0.000 ; free physical = 414 ; free virtual = 7618

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |            137  |                   156  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |            137  |                   157  |           0  |           8  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15c71f027

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 411 ; free virtual = 7614
Phase 2.2 Global Placement Core | Checksum: 15d3398c0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 410 ; free virtual = 7614
Phase 2 Global Placement | Checksum: 15d3398c0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 416 ; free virtual = 7619

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c97297e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 417 ; free virtual = 7620

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1a2098d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 411 ; free virtual = 7615

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16934cd6c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 411 ; free virtual = 7614

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4a2436e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 411 ; free virtual = 7614

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b4226ffe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 406 ; free virtual = 7609

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12e227b55

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 399 ; free virtual = 7602

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13b2cdc67

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 400 ; free virtual = 7604

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a862bc7f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 401 ; free virtual = 7604

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a1ebb906

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 393 ; free virtual = 7596
Phase 3 Detail Placement | Checksum: 1a1ebb906

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2891.254 ; gain = 23.453 ; free physical = 392 ; free virtual = 7596

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dddba9f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.125 | TNS=-46.325 |
Phase 1 Physical Synthesis Initialization | Checksum: 157010fee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2939.059 ; gain = 0.000 ; free physical = 325 ; free virtual = 7596
INFO: [Place 46-33] Processed net design_1_i/tinyriscv_soc_top_0/inst/u_tinyriscv/u_csr_reg/rst_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d9f2b507

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2939.059 ; gain = 0.000 ; free physical = 322 ; free virtual = 7597
Phase 4.1.1.1 BUFG Insertion | Checksum: dddba9f6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 322 ; free virtual = 7597
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.307. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14337f958

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 289 ; free virtual = 7583
Phase 4.1 Post Commit Optimization | Checksum: 14337f958

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 295 ; free virtual = 7581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14337f958

Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 283 ; free virtual = 7569

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14337f958

Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 286 ; free virtual = 7574

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.059 ; gain = 0.000 ; free physical = 287 ; free virtual = 7574
Phase 4.4 Final Placement Cleanup | Checksum: 160124d6b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 287 ; free virtual = 7574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160124d6b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 287 ; free virtual = 7574
Ending Placer Task | Checksum: c9d9825e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 287 ; free virtual = 7574
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 4 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2939.059 ; gain = 71.258 ; free physical = 301 ; free virtual = 7589
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2947.062 ; gain = 0.000 ; free physical = 287 ; free virtual = 7582
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2947.062 ; gain = 0.000 ; free physical = 315 ; free virtual = 7594
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2947.062 ; gain = 0.000 ; free physical = 332 ; free virtual = 7618

*** Halting run - EA reset detected ***



    while executing
"start_step phys_opt_design"
    (file "design_1_wrapper.tcl" line 239)
INFO: [Common 17-206] Exiting Vivado at Mon Mar 15 13:58:46 2021...
