$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Fri Jan 26 14:56:34 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ P $end
$var wire 1 % Q $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - C~combout $end
$var wire 1 . B~combout $end
$var wire 1 / A~combout $end
$var wire 1 0 inst4~0_combout $end
$var wire 1 1 inst5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
$end
#50000
1!
1#
1/
1-
0&
11
1%
#100000
0#
0-
1&
01
10
0%
1$
#200000
1"
0!
1#
1.
0/
1-
0&
11
00
1%
0$
#300000
0#
0-
1&
01
10
0%
1$
#400000
0"
1!
1#
0.
1/
1-
0&
11
00
1%
0$
#500000
1"
0!
0#
1.
0/
0-
1&
01
10
0%
1$
#600000
1!
1/
0&
11
00
1%
0$
#700000
1#
1-
1&
10
1$
#800000
0!
0#
0/
0-
0&
01
0%
#900000
