Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lab02.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab02.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab02"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : lab02
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fixedFloatConversion.v" in library work
WARNING:HDLCompilers:299 - "fixedFloatConversion.v" line 39 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "fixedFloatConversion.v" line 69 Too many digits specified in binary constant
Module <lab02> compiled
No errors in compilation
Analysis of file <"lab02.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab02> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab02>.
Module <lab02> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <lab02> has a constant value of 11111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lab02>.
    Related source file is "fixedFloatConversion.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mantissa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c_targetnumber> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c_fixpointpos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <result>.
    Found 32-bit adder for signal <old_c_targetnumber_1$addsub0000> created at line 44.
    Found 32-bit adder for signal <old_c_targetnumber_3$addsub0000> created at line 59.
    Found 32-bit shifter logical left for signal <old_c_targetnumber_3$shift0000>.
    Found 10-bit adder for signal <old_count_7$add0000> created at line 77.
    Found 11-bit adder for signal <old_count_7$sub0000> created at line 77.
    Found 8-bit subtractor for signal <old_exp_5$addsub0000> created at line 56.
    Found 32-bit adder for signal <old_temp_10$addsub0000> created at line 91.
    Found 32-bit adder for signal <old_temp_9$addsub0000> created at line 85.
    Found 33-bit comparator greater for signal <old_temp_9$cmp_gt0000> created at line 79.
    Found 32-bit shifter logical right for signal <old_temp_9$shift0002> created at line 81.
    Found 32-bit shifter logical left for signal <old_temp_9$shift0003> created at line 85.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <lab02> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 33-bit comparator greater                             : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 33-bit comparator greater                             : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<3>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<4>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<11>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<1>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<12>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<6>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<22>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<30>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<24>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<29>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<25>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<5>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<0>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<17>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<14>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<28>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<27>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<21>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<2>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<8>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<7>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<13>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<10>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<20>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<19>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<31>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_sign_4.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<9>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<15>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<16>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<26>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<23>.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: _old_count_2<18>.

Optimizing unit <lab02> ...

Mapping all equations...
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N21.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N9.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N25.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N5.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N20.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N26.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N17.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N22.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N12.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N19.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N10.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N111.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N13.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N8.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N15.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N7.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N4.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N27.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N23.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N6.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N18.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N16.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N24.
WARNING:Xst:2170 - Unit lab02 : the following signal(s) form a combinatorial loop: N14.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab02, actual ratio is 45.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab02.ngr
Top Level Output File Name         : lab02
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 1031
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 3
#      LUT2                        : 74
#      LUT3                        : 225
#      LUT4                        : 383
#      MUXCY                       : 125
#      MUXF5                       : 61
#      VCC                         : 1
#      XORCY                       : 120
# FlipFlops/Latches                : 32
#      FD                          : 6
#      FDS                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 38
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      399  out of    960    41%  
 Number of 4 input LUTs:                723  out of   1920    37%  
 Number of IOs:                          72
 Number of bonded IOBs:                  71  out of    108    65%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 23.392ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21576634 / 58
-------------------------------------------------------------------------
Offset:              23.392ns (Levels of Logic = 22)
  Source:            targetnumber<0> (PAD)
  Destination:       result_29 (FF)
  Destination Clock: clk rising

  Data Path: targetnumber<0> to result_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  targetnumber_0_IBUF (targetnumber_0_IBUF)
     LUT1:I0->O            1   0.612   0.000  Madd_old_c_targetnumber_1_addsub0000_cy<0>_rt (Madd_old_c_targetnumber_1_addsub0000_cy<0>_rt)
     XORCY:LI->O           2   0.458   0.532  Madd_old_c_targetnumber_1_addsub0000_xor<0> (old_c_targetnumber_1_addsub0000<0>)
     LUT3:I0->O            5   0.612   0.568  _old_c_targetnumber_1<0>1 (_old_c_targetnumber_1<0>)
     LUT4:I2->O            1   0.612   0.509  _old_count_2<0>18 (_old_count_2<0>18)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>41 (_old_count_2<0>41)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>82 (_old_count_2<0>82)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>132 (_old_count_2<0>132)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>183 (_old_count_2<0>183)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>234 (_old_count_2<0>234)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>285 (_old_count_2<0>285)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>336 (_old_count_2<0>336)
     LUT4:I0->O            1   0.612   0.509  _old_count_2<0>387 (_old_count_2<0>387)
     LUT4:I0->O            1   0.612   0.360  _old_count_2<0>438 (_old_count_2<0>438)
     LUT4:I3->O           38   0.612   1.226  _old_count_2<0>489 (_old_count_2<0>)
     LUT2:I0->O            1   0.612   0.000  Msub_old_exp_5_addsub0000_lut<0> (Msub_old_exp_5_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Msub_old_exp_5_addsub0000_cy<0> (Msub_old_exp_5_addsub0000_cy<0>)
     XORCY:CI->O           4   0.699   0.651  Msub_old_exp_5_addsub0000_xor<1> (old_exp_5_addsub0000<1>)
     LUT3:I0->O            4   0.612   0.568  Madd__old_exp_5_cy<2>11 (Madd__old_exp_5_cy<2>)
     LUT3:I1->O            1   0.612   0.387  Madd__old_exp_5_cy<4>11 (Madd__old_exp_5_cy<4>)
     LUT3:I2->O            1   0.612   0.000  result_mux0000<29>_F (N437)
     MUXF5:I0->O           1   0.278   0.000  result_mux0000<29> (result_mux0000<29>)
     FD:D                      0.268          result_29
    ----------------------------------------
    Total                     23.392ns (13.617ns logic, 9.775ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            result_31 (FF)
  Destination:       result<31> (PAD)
  Source Clock:      clk rising

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  result_31 (result_31)
     OBUF:I->O                 3.169          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.66 secs
 
--> 

Total memory usage is 310976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    1 (   0 filtered)

