Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 20 01:33:25 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.536        0.000                      0                   40        0.252        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.536        0.000                      0                   40        0.252        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.903ns (25.872%)  route 2.587ns (74.128%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MY_DIV/clk
    SLICE_X36Y43         FDRE                                         r  MY_DIV/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MY_DIV/count_reg[25]/Q
                         net (fo=2, routed)           0.867     6.409    MY_DIV_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  FSM_sequential_PS_reg[0]_i_2/O
                         net (fo=47, routed)          1.721     8.226    MY_DIV/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.577 r  MY_DIV/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.577    MY_DIV/count_reg[24]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  MY_DIV/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MY_DIV/clk
    SLICE_X36Y43         FDRE                                         r  MY_DIV/count_reg[25]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.113    MY_DIV/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.544 r  MY_DIV/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.544    MY_DIV/count_reg[24]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  MY_DIV/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MY_DIV/clk
    SLICE_X36Y43         FDRE                                         r  MY_DIV/count_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    MY_DIV/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.541 r  MY_DIV/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.541    MY_DIV/count_reg[20]_i_1_n_6
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.520 r  MY_DIV/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.520    MY_DIV/count_reg[20]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  MY_DIV/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.446    MY_DIV/count_reg[20]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.430 r  MY_DIV/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.430    MY_DIV/count_reg[20]_i_1_n_7
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y42         FDRE                                         r  MY_DIV/count_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  MY_DIV/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.427    MY_DIV/count_reg[16]_i_1_n_6
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.406 r  MY_DIV/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.406    MY_DIV/count_reg[16]_i_1_n_4
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.332 r  MY_DIV/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.332    MY_DIV/count_reg[16]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.561     5.082    MY_DIV/clk
    SLICE_X36Y37         FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.077    MY_DIV/count_reg_n_0_[1]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.751 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.865    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.093    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.316 r  MY_DIV/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.316    MY_DIV/count_reg[16]_i_1_n_7
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MY_DIV/clk
    SLICE_X36Y41         FDRE                                         r  MY_DIV/count_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    MY_DIV/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  7.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.953    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.689    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.438    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y20         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.684    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X45Y20         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.950    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y20         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.105     1.543    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.686    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.692    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.953    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y17         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.691    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.802    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.952    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y18         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.690    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.801    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    nolabel_line38/my_univ_sseg/CLK_DIV/clk
    SLICE_X45Y19         FDRE                                         r  nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    MY_DIV/clk
    SLICE_X36Y40         FDRE                                         r  MY_DIV/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MY_DIV/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.708    MY_DIV/count_reg_n_0_[14]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  MY_DIV/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.819    MY_DIV/count_reg[12]_i_1__0_n_5
    SLICE_X36Y40         FDRE                                         r  MY_DIV/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    MY_DIV/clk
    SLICE_X36Y40         FDRE                                         r  MY_DIV/count_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    MY_DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   MY_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   MY_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   MY_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   MY_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   MY_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   MY_DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   MY_DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   MY_DIV/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   MY_DIV/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MY_DIV/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MY_DIV/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   MY_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   MY_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   MY_DIV/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   MY_DIV/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   MY_DIV/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MY_DIV/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   nolabel_line38/my_univ_sseg/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   MY_DIV/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   MY_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   MY_DIV/count_reg[11]/C



