#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x137604570 .scope module, "sync_fifo_init_tb" "sync_fifo_init_tb" 2 1;
 .timescale 0 0;
v0x60000250b0f0_0 .var "clk", 0 0;
v0x60000250b180_0 .net "fifo_empty", 0 0, L_0x60000260c500;  1 drivers
v0x60000250b210_0 .net "fifo_full", 0 0, L_0x60000260c3c0;  1 drivers
v0x60000250b2a0_0 .net "fifo_rd_data", 5 0, L_0x60000260c780;  1 drivers
v0x60000250b330_0 .var "fifo_rd_en", 0 0;
v0x60000250b3c0_0 .net "fifo_rd_err", 0 0, L_0x600003c04f50;  1 drivers
v0x60000250b450_0 .var "fifo_wr_data", 5 0;
v0x60000250b4e0_0 .var "fifo_wr_en", 0 0;
v0x60000250b570_0 .net "fifo_wr_err", 0 0, L_0x600003c04ee0;  1 drivers
v0x60000250b600_0 .var "rst", 0 0;
S_0x137609c90 .scope module, "sync_fifo_u1" "sync_fifo_init" 2 15, 3 2 0, S_0x137604570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /OUTPUT 1 "fifo_full";
    .port_info 4 /INPUT 6 "fifo_wr_data";
    .port_info 5 /INPUT 1 "fifo_rd_en";
    .port_info 6 /OUTPUT 6 "fifo_rd_data";
    .port_info 7 /OUTPUT 1 "fifo_empty";
    .port_info 8 /OUTPUT 1 "fifo_wr_err";
    .port_info 9 /OUTPUT 1 "fifo_rd_err";
    .port_info 10 /OUTPUT 7 "data_count";
P_0x600002204840 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000000110>;
P_0x600002204880 .param/l "COUNT_WIDTH" 0 3 6, +C4<00000000000000000000000000000110>;
P_0x6000022048c0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000000110>;
L_0x600003c04ee0 .functor AND 1, L_0x60000260c1e0, v0x60000250b4e0_0, C4<1>, C4<1>;
L_0x600003c04f50 .functor AND 1, L_0x60000260c000, v0x60000250b330_0, C4<1>, C4<1>;
L_0x600003c04fc0 .functor BUFZ 7, v0x60000250a9a0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x600003c05110 .functor NOT 1, v0x60000250b600_0, C4<0>, C4<0>, C4<0>;
v0x60000250a130_0 .net *"_ivl_0", 31 0, L_0x60000260c320;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a1c0_0 .net *"_ivl_11", 24 0, L_0x1280400a0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a250_0 .net/2u *"_ivl_12", 31 0, L_0x1280400e8;  1 drivers
v0x60000250a2e0_0 .net *"_ivl_16", 31 0, L_0x60000260c140;  1 drivers
L_0x128040130 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a370_0 .net *"_ivl_19", 24 0, L_0x128040130;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a400_0 .net/2u *"_ivl_20", 31 0, L_0x128040178;  1 drivers
v0x60000250a490_0 .net *"_ivl_22", 0 0, L_0x60000260c1e0;  1 drivers
v0x60000250a520_0 .net *"_ivl_26", 31 0, L_0x60000260c280;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a5b0_0 .net *"_ivl_29", 24 0, L_0x1280401c0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a640_0 .net *"_ivl_3", 24 0, L_0x128040010;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a6d0_0 .net/2u *"_ivl_30", 31 0, L_0x128040208;  1 drivers
v0x60000250a760_0 .net *"_ivl_32", 0 0, L_0x60000260c000;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x60000250a7f0_0 .net/2u *"_ivl_4", 31 0, L_0x128040058;  1 drivers
v0x60000250a880_0 .net *"_ivl_8", 31 0, L_0x60000260c460;  1 drivers
v0x60000250a910_0 .net "clk", 0 0, v0x60000250b0f0_0;  1 drivers
v0x60000250a9a0_0 .var "data_cnt", 6 0;
v0x60000250aa30_0 .net "data_count", 6 0, L_0x600003c04fc0;  1 drivers
v0x60000250aac0_0 .net "fifo_empty", 0 0, L_0x60000260c500;  alias, 1 drivers
v0x60000250ab50_0 .net "fifo_full", 0 0, L_0x60000260c3c0;  alias, 1 drivers
v0x60000250abe0_0 .net "fifo_rd_data", 5 0, L_0x60000260c780;  alias, 1 drivers
v0x60000250ac70_0 .net "fifo_rd_en", 0 0, v0x60000250b330_0;  1 drivers
v0x60000250ad00_0 .net "fifo_rd_err", 0 0, L_0x600003c04f50;  alias, 1 drivers
v0x60000250ad90_0 .net "fifo_wr_data", 5 0, v0x60000250b450_0;  1 drivers
v0x60000250ae20_0 .net "fifo_wr_en", 0 0, v0x60000250b4e0_0;  1 drivers
v0x60000250aeb0_0 .net "fifo_wr_err", 0 0, L_0x600003c04ee0;  alias, 1 drivers
v0x60000250af40_0 .var "rdaddress", 5 0;
v0x60000250afd0_0 .net "rst_n", 0 0, v0x60000250b600_0;  1 drivers
v0x60000250b060_0 .var "wraddress", 5 0;
E_0x6000019001b0/0 .event negedge, v0x60000250afd0_0;
E_0x6000019001b0/1 .event posedge, v0x600002509830_0;
E_0x6000019001b0 .event/or E_0x6000019001b0/0, E_0x6000019001b0/1;
L_0x60000260c320 .concat [ 7 25 0 0], v0x60000250a9a0_0, L_0x128040010;
L_0x60000260c3c0 .cmp/eq 32, L_0x60000260c320, L_0x128040058;
L_0x60000260c460 .concat [ 7 25 0 0], v0x60000250a9a0_0, L_0x1280400a0;
L_0x60000260c500 .cmp/eq 32, L_0x60000260c460, L_0x1280400e8;
L_0x60000260c140 .concat [ 7 25 0 0], v0x60000250a9a0_0, L_0x128040130;
L_0x60000260c1e0 .cmp/eq 32, L_0x60000260c140, L_0x128040178;
L_0x60000260c280 .concat [ 7 25 0 0], v0x60000250a9a0_0, L_0x1280401c0;
L_0x60000260c000 .cmp/eq 32, L_0x60000260c280, L_0x128040208;
S_0x137609e00 .scope module, "ram" "dpram_sclk" 3 59, 4 17 0, S_0x137609c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "raddr";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 6 "din";
    .port_info 7 /OUTPUT 6 "dout";
P_0x13760a2f0 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000110>;
P_0x13760a330 .param/l "CLEAR_ON_INIT" 0 4 21, +C4<00000000000000000000000000000000>;
P_0x13760a370 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000000110>;
P_0x13760a3b0 .param/l "ENABLE_BYPASS" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x13760a3f0 .param/l "INDEX_INIT" 0 4 24, +C4<00000000000000000000000000000001>;
P_0x13760a430 .param/l "STATE_KEEP" 0 4 23, C4<1>;
L_0x128040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600003c05030 .functor OR 1, v0x600002509e60_0, L_0x128040250, C4<0>, C4<0>;
v0x600002509b90_1 .array/port v0x600002509b90, 1;
L_0x600003c050a0 .functor BUFZ 6, v0x600002509b90_1, C4<000000>, C4<000000>, C4<000000>;
v0x600002509680_0 .net/2u *"_ivl_0", 0 0, L_0x128040250;  1 drivers
v0x600002509710_0 .net *"_ivl_2", 0 0, L_0x600003c05030;  1 drivers
L_0x128040298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6000025097a0_0 .net/2u *"_ivl_4", 5 0, L_0x128040298;  1 drivers
v0x600002509830_0 .net "clk", 0 0, v0x60000250b0f0_0;  alias, 1 drivers
v0x6000025098c0_0 .net "data_watch", 5 0, L_0x600003c050a0;  1 drivers
v0x600002509950_0 .net "din", 5 0, v0x60000250b450_0;  alias, 1 drivers
v0x6000025099e0_0 .var "din_reg", 5 0;
v0x600002509a70_0 .net "dout", 5 0, L_0x60000260c780;  alias, 1 drivers
v0x600002509b00_0 .net "dout_w", 5 0, L_0x60000260c6e0;  1 drivers
v0x600002509b90 .array "mem", 0 63, 5 0;
v0x600002509c20_0 .net "raddr", 5 0, v0x60000250af40_0;  1 drivers
v0x600002509cb0_0 .var "raddr_reg", 5 0;
v0x600002509d40_0 .var "rdata", 5 0;
v0x600002509dd0_0 .net "re", 0 0, v0x60000250b330_0;  alias, 1 drivers
v0x600002509e60_0 .var "re_r", 0 0;
v0x600002509ef0_0 .net "rst", 0 0, L_0x600003c05110;  1 drivers
v0x600002509f80_0 .net "waddr", 5 0, v0x60000250b060_0;  1 drivers
v0x60000250a010_0 .var "waddr_reg", 5 0;
v0x60000250a0a0_0 .net "we", 0 0, v0x60000250b4e0_0;  alias, 1 drivers
L_0x60000260c780 .functor MUXZ 6, L_0x128040298, L_0x60000260c6e0, L_0x600003c05030, C4<>;
S_0x13760a470 .scope generate, "bypass_gen" "bypass_gen" 4 88, 4 88 0, S_0x137609e00;
 .timescale 0 0;
v0x6000025094d0_0 .var "bypass", 0 0;
v0x600002509560_0 .var "din_r", 5 0;
E_0x6000019001e0 .event posedge, v0x600002509830_0;
L_0x60000260c6e0 .functor MUXZ 6, v0x600002509d40_0, v0x600002509560_0, v0x6000025094d0_0, C4<>;
S_0x13760a840 .scope generate, "index_init" "index_init" 4 76, 4 76 0, S_0x137609e00;
 .timescale 0 0;
v0x6000025095f0_0 .var/i "idx", 31 0;
    .scope S_0x13760a840;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025095f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000025095f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x6000025095f0_0;
    %pad/s 6;
    %ix/getv/s 4, v0x6000025095f0_0;
    %store/vec4a v0x600002509b90, 4, 0;
    %load/vec4 v0x6000025095f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025095f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x13760a470;
T_1 ;
    %wait E_0x6000019001e0;
    %load/vec4 v0x600002509dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600002509950_0;
    %assign/vec4 v0x600002509560_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13760a470;
T_2 ;
    %wait E_0x6000019001e0;
    %load/vec4 v0x600002509f80_0;
    %load/vec4 v0x600002509c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000250a0a0_0;
    %and;
    %load/vec4 v0x600002509dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025094d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025094d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x137609e00;
T_3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600002509d40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002509e60_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600002509cb0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x60000250a010_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000025099e0_0, 0, 6;
    %end;
    .thread T_3;
    .scope S_0x137609e00;
T_4 ;
    %wait E_0x6000019001e0;
    %load/vec4 v0x600002509ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002509e60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002509dd0_0;
    %assign/vec4 v0x600002509e60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x137609e00;
T_5 ;
    %wait E_0x6000019001e0;
    %load/vec4 v0x60000250a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600002509950_0;
    %load/vec4 v0x600002509f80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002509b90, 0, 4;
T_5.0 ;
    %load/vec4 v0x600002509dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600002509c20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x600002509b90, 4;
    %assign/vec4 v0x600002509d40_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x137609e00;
T_6 ;
    %wait E_0x6000019001e0;
    %load/vec4 v0x600002509f80_0;
    %assign/vec4 v0x60000250a010_0, 0;
    %load/vec4 v0x600002509c20_0;
    %assign/vec4 v0x600002509cb0_0, 0;
    %load/vec4 v0x600002509950_0;
    %assign/vec4 v0x6000025099e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x137609c90;
T_7 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x60000250af40_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x60000250b060_0, 0, 6;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x60000250a9a0_0, 0, 7;
    %end;
    .thread T_7;
    .scope S_0x137609c90;
T_8 ;
    %wait E_0x6000019001b0;
    %load/vec4 v0x60000250afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x60000250af40_0, 0, 6;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000250ac70_0;
    %load/vec4 v0x60000250aac0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000250af40_0;
    %addi 1, 0, 6;
    %store/vec4 v0x60000250af40_0, 0, 6;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x137609c90;
T_9 ;
    %wait E_0x6000019001b0;
    %load/vec4 v0x60000250afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x60000250b060_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000250ae20_0;
    %load/vec4 v0x60000250ab50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000250b060_0;
    %addi 1, 0, 6;
    %store/vec4 v0x60000250b060_0, 0, 6;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x137609c90;
T_10 ;
    %wait E_0x6000019001b0;
    %load/vec4 v0x60000250afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x60000250a9a0_0, 0, 7;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000250ae20_0;
    %load/vec4 v0x60000250ac70_0;
    %inv;
    %and;
    %load/vec4 v0x60000250ab50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000250a9a0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x60000250a9a0_0, 0, 7;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x60000250ac70_0;
    %load/vec4 v0x60000250ae20_0;
    %inv;
    %and;
    %load/vec4 v0x60000250aac0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x60000250a9a0_0;
    %subi 1, 0, 7;
    %store/vec4 v0x60000250a9a0_0, 0, 7;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x60000250a9a0_0;
    %store/vec4 v0x60000250a9a0_0, 0, 7;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x137604570;
T_11 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x60000250b450_0, 0, 6;
    %end;
    .thread T_11;
    .scope S_0x137604570;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x60000250b0f0_0;
    %inv;
    %store/vec4 v0x60000250b0f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x137604570;
T_13 ;
    %vpi_call 2 32 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x137604570 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x137604570;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000250b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000250b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000250b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000250b4e0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000250b600_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 32, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000250b330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000250b330_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 200, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./FIFO/SYNC_FIFO_INIT/tb/sync_fifo_init_tb.v";
    "./FIFO/SYNC_FIFO_INIT/src//sync_fifo_init.v";
    "./FIFO/SYNC_FIFO_INIT/src//dpram_sclk.v";
