Classic Timing Analyzer report for FIFO_16bit_100
Mon Oct 26 22:42:45 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.518 ns                         ; fifo_rd       ; wr~reg0                                                                                                    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.289 ns                         ; end_p[0]~reg0 ; nfull                                                                                                      ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.612 ns                         ; clk           ; clk_op                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.333 ns                        ; fifo_in[11]   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 350.02 MHz ( period = 2.857 ns ) ; end_p[0]~reg0 ; wr~reg0                                                                                                    ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;                                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 350.02 MHz ( period = 2.857 ns )                    ; end_p[0]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.673 ns                ;
; N/A                                     ; 361.01 MHz ( period = 2.770 ns )                    ; end_p[1]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; end_p[3]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 365.76 MHz ( period = 2.734 ns )                    ; end_p[2]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.550 ns                ;
; N/A                                     ; 367.11 MHz ( period = 2.724 ns )                    ; end_p[6]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; end_p[4]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 370.23 MHz ( period = 2.701 ns )                    ; head_p[0]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 376.93 MHz ( period = 2.653 ns )                    ; end_p[5]~reg0                                                                                              ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 389.11 MHz ( period = 2.570 ns )                    ; head_p[2]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 390.02 MHz ( period = 2.564 ns )                    ; end_p[0]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; head_p[0]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 402.25 MHz ( period = 2.486 ns )                    ; head_p[3]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 403.71 MHz ( period = 2.477 ns )                    ; end_p[1]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.291 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; rd~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; end_p[3]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 409.67 MHz ( period = 2.441 ns )                    ; end_p[2]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 411.69 MHz ( period = 2.429 ns )                    ; end_p[0]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; head_p[2]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; head_p[4]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; end_p[4]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 423.55 MHz ( period = 2.361 ns )                    ; head_p[5]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 424.81 MHz ( period = 2.354 ns )                    ; end_p[5]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 426.99 MHz ( period = 2.342 ns )                    ; end_p[1]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 427.72 MHz ( period = 2.338 ns )                    ; head_p[3]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 431.59 MHz ( period = 2.317 ns )                    ; head_p[1]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A                                     ; 432.34 MHz ( period = 2.313 ns )                    ; end_p[3]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 433.65 MHz ( period = 2.306 ns )                    ; end_p[2]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 438.98 MHz ( period = 2.278 ns )                    ; head_p[6]~reg0                                                                                             ; wr~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; 439.75 MHz ( period = 2.274 ns )                    ; end_p[4]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 450.65 MHz ( period = 2.219 ns )                    ; end_p[5]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 456.83 MHz ( period = 2.189 ns )                    ; end_p[6]~reg0                                                                                              ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 457.88 MHz ( period = 2.184 ns )                    ; head_p[4]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 461.04 MHz ( period = 2.169 ns )                    ; head_p[1]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 466.64 MHz ( period = 2.143 ns )                    ; end_p[6]~reg0                                                                                              ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; 469.48 MHz ( period = 2.130 ns )                    ; head_p[6]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 479.39 MHz ( period = 2.086 ns )                    ; wr~reg0                                                                                                    ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; head_p[5]~reg0                                                                                             ; rd~reg0                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[0]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[2]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[3]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[4]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[5]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[0]~reg0                                                                                              ; end_p[6]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[4]~reg0                                                                                             ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.808 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[5]~reg0                                                                                             ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.749 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[4]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.685 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[0]~reg0                                                                                             ; state[0]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[1]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; end_p[4]~reg0                                                                                              ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[2]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.672 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; end_p[2]~reg0                                                                                              ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[3]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; end_p[0]~reg0                                                                                              ; state[0]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[3]~reg0                                                                                             ; state[1]~reg0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 1.662 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; end_p[5]~reg0                                                                                              ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[0]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[5]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[0]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[1]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[2]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[3]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[4]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[5]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; state[1]~reg0                                                                                              ; head_p[6]~reg0                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg0  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg1  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg2  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg4  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg5  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg6  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg7  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg8  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg9  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg10 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg12 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg13 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg14 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg15 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; head_p[6]~reg0                                                                                             ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg4 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg5 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~portb_address_reg6 ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15]                         ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                         ; To Clock ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.518 ns   ; fifo_rd     ; wr~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 4.212 ns   ; fifo_rd     ; rd~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[0]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[1]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[2]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[3]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[4]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[5]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.123 ns   ; rst         ; end_p[6]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 4.104 ns   ; fifo_wr     ; wr~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 4.096 ns   ; rst         ; state[1]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[0]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[1]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[2]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[3]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[4]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[5]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.866 ns   ; rst         ; head_p[6]~reg0                                                                                             ; clk      ;
; N/A   ; None         ; 3.791 ns   ; fifo_wr     ; rd~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 3.629 ns   ; rst         ; rd~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 3.619 ns   ; rst         ; wr~reg0                                                                                                    ; clk      ;
; N/A   ; None         ; 3.562 ns   ; fifo_rd     ; state[0]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 3.450 ns   ; fifo_in[1]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 3.429 ns   ; fifo_wr     ; state[0]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 3.394 ns   ; fifo_in[14] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk      ;
; N/A   ; None         ; 3.367 ns   ; rst         ; state[0]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 3.281 ns   ; fifo_rd     ; state[1]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 3.233 ns   ; fifo_in[4]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 3.114 ns   ; fifo_in[7]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 3.030 ns   ; fifo_in[15] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk      ;
; N/A   ; None         ; 3.004 ns   ; fifo_wr     ; state[1]~reg0                                                                                              ; clk      ;
; N/A   ; None         ; 2.999 ns   ; fifo_in[13] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk      ;
; N/A   ; None         ; 2.962 ns   ; fifo_in[10] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk      ;
; N/A   ; None         ; 2.819 ns   ; fifo_in[8]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk      ;
; N/A   ; None         ; 2.798 ns   ; fifo_in[2]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 2.797 ns   ; fifo_in[5]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 2.776 ns   ; fifo_in[3]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 2.664 ns   ; fifo_in[12] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk      ;
; N/A   ; None         ; 2.610 ns   ; fifo_in[6]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 2.581 ns   ; fifo_in[0]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 2.571 ns   ; fifo_in[9]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk      ;
; N/A   ; None         ; 2.558 ns   ; fifo_in[11] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk      ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                ;
+-------+--------------+------------+------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                               ; To           ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.289 ns   ; end_p[0]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 7.202 ns   ; end_p[1]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 7.173 ns   ; end_p[3]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 7.166 ns   ; end_p[2]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 7.134 ns   ; end_p[4]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 7.079 ns   ; end_p[5]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 6.912 ns   ; head_p[0]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.886 ns   ; end_p[0]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.868 ns   ; end_p[6]~reg0                                                                      ; nfull        ; clk        ;
; N/A   ; None         ; 6.852 ns   ; head_p[4]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.793 ns   ; head_p[5]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.786 ns   ; end_p[1]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.783 ns   ; end_p[2]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.781 ns   ; head_p[2]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.706 ns   ; head_p[3]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.697 ns   ; head_p[3]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.621 ns   ; state[0]~reg0                                                                      ; state[0]     ; clk        ;
; N/A   ; None         ; 6.592 ns   ; end_p[4]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.586 ns   ; end_p[4]~reg0                                                                      ; end_p[4]     ; clk        ;
; N/A   ; None         ; 6.543 ns   ; end_p[3]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.543 ns   ; head_p[4]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.528 ns   ; head_p[1]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.526 ns   ; state[1]~reg0                                                                      ; state[1]     ; clk        ;
; N/A   ; None         ; 6.509 ns   ; head_p[1]~reg0                                                                     ; head_p[1]    ; clk        ;
; N/A   ; None         ; 6.489 ns   ; head_p[6]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.419 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[6]  ; fifo_out[6]  ; clk        ;
; N/A   ; None         ; 6.397 ns   ; head_p[5]~reg0                                                                     ; nempty       ; clk        ;
; N/A   ; None         ; 6.365 ns   ; end_p[6]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.361 ns   ; head_p[0]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.329 ns   ; head_p[3]~reg0                                                                     ; head_p[3]    ; clk        ;
; N/A   ; None         ; 6.318 ns   ; head_p[1]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.285 ns   ; head_p[6]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.216 ns   ; head_p[2]~reg0                                                                     ; nfull        ; clk        ;
; N/A   ; None         ; 6.198 ns   ; end_p[5]~reg0                                                                      ; nempty       ; clk        ;
; N/A   ; None         ; 6.156 ns   ; head_p[5]~reg0                                                                     ; head_p[5]    ; clk        ;
; N/A   ; None         ; 5.978 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[0]  ; fifo_out[0]  ; clk        ;
; N/A   ; None         ; 5.819 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[8]  ; fifo_out[8]  ; clk        ;
; N/A   ; None         ; 5.696 ns   ; end_p[5]~reg0                                                                      ; end_p[5]     ; clk        ;
; N/A   ; None         ; 5.685 ns   ; end_p[6]~reg0                                                                      ; end_p[6]     ; clk        ;
; N/A   ; None         ; 5.643 ns   ; end_p[1]~reg0                                                                      ; end_p[1]     ; clk        ;
; N/A   ; None         ; 5.619 ns   ; rd~reg0                                                                            ; rd           ; clk        ;
; N/A   ; None         ; 5.612 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[9]  ; fifo_out[9]  ; clk        ;
; N/A   ; None         ; 5.595 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[13] ; fifo_out[13] ; clk        ;
; N/A   ; None         ; 5.591 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[12] ; fifo_out[12] ; clk        ;
; N/A   ; None         ; 5.588 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[2]  ; fifo_out[2]  ; clk        ;
; N/A   ; None         ; 5.585 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[15] ; fifo_out[15] ; clk        ;
; N/A   ; None         ; 5.576 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[10] ; fifo_out[10] ; clk        ;
; N/A   ; None         ; 5.566 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[1]  ; fifo_out[1]  ; clk        ;
; N/A   ; None         ; 5.544 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[11] ; fifo_out[11] ; clk        ;
; N/A   ; None         ; 5.529 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[4]  ; fifo_out[4]  ; clk        ;
; N/A   ; None         ; 5.505 ns   ; head_p[2]~reg0                                                                     ; head_p[2]    ; clk        ;
; N/A   ; None         ; 5.501 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[14] ; fifo_out[14] ; clk        ;
; N/A   ; None         ; 5.498 ns   ; head_p[0]~reg0                                                                     ; head_p[0]    ; clk        ;
; N/A   ; None         ; 5.490 ns   ; head_p[6]~reg0                                                                     ; head_p[6]    ; clk        ;
; N/A   ; None         ; 5.487 ns   ; head_p[4]~reg0                                                                     ; head_p[4]    ; clk        ;
; N/A   ; None         ; 5.456 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[5]  ; fifo_out[5]  ; clk        ;
; N/A   ; None         ; 5.439 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[7]  ; fifo_out[7]  ; clk        ;
; N/A   ; None         ; 5.413 ns   ; end_p[2]~reg0                                                                      ; end_p[2]     ; clk        ;
; N/A   ; None         ; 5.395 ns   ; end_p[0]~reg0                                                                      ; end_p[0]     ; clk        ;
; N/A   ; None         ; 5.389 ns   ; end_p[3]~reg0                                                                      ; end_p[3]     ; clk        ;
; N/A   ; None         ; 5.350 ns   ; wr~reg0                                                                            ; wr           ; clk        ;
; N/A   ; None         ; 5.316 ns   ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|q_b[3]  ; fifo_out[3]  ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------+--------------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 6.612 ns        ; clk  ; clk_op ;
+-------+-------------------+-----------------+------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                         ; To Clock ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.333 ns ; fifo_in[11] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk      ;
; N/A           ; None        ; -2.346 ns ; fifo_in[9]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk      ;
; N/A           ; None        ; -2.356 ns ; fifo_in[0]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -2.385 ns ; fifo_in[6]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -2.439 ns ; fifo_in[12] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk      ;
; N/A           ; None        ; -2.551 ns ; fifo_in[3]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -2.572 ns ; fifo_in[5]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -2.573 ns ; fifo_in[2]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -2.594 ns ; fifo_in[8]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk      ;
; N/A           ; None        ; -2.737 ns ; fifo_in[10] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk      ;
; N/A           ; None        ; -2.765 ns ; fifo_wr     ; state[1]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -2.774 ns ; fifo_in[13] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk      ;
; N/A           ; None        ; -2.805 ns ; fifo_in[15] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk      ;
; N/A           ; None        ; -2.889 ns ; fifo_in[7]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.008 ns ; fifo_in[4]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.042 ns ; fifo_rd     ; state[1]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.084 ns ; rst         ; state[1]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.128 ns ; rst         ; state[0]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.169 ns ; fifo_in[14] ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk      ;
; N/A           ; None        ; -3.190 ns ; fifo_wr     ; state[0]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.225 ns ; fifo_in[1]  ; FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -3.323 ns ; fifo_rd     ; state[0]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.364 ns ; fifo_rd     ; wr~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.380 ns ; rst         ; wr~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.390 ns ; rst         ; rd~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.497 ns ; fifo_wr     ; rd~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.611 ns ; fifo_wr     ; wr~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[0]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[1]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[2]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[3]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[4]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[5]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.627 ns ; rst         ; head_p[6]~reg0                                                                                             ; clk      ;
; N/A           ; None        ; -3.784 ns ; fifo_rd     ; rd~reg0                                                                                                    ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[0]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[1]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[2]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[3]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[4]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[5]~reg0                                                                                              ; clk      ;
; N/A           ; None        ; -3.884 ns ; rst         ; end_p[6]~reg0                                                                                              ; clk      ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 26 22:42:45 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 350.02 MHz between source register "end_p[0]~reg0" and destination register "wr~reg0" (period= 2.857 ns)
    Info: + Longest register to register delay is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p[0]~reg0'
        Info: 2: + IC(0.238 ns) + CELL(0.350 ns) = 0.588 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.623 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.658 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 2; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.693 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 2; COMB Node = 'Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.728 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 2; COMB Node = 'Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.853 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'Add0~21'
        Info: 8: + IC(0.296 ns) + CELL(0.272 ns) = 1.421 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 4; COMB Node = 'Equal1~0'
        Info: 9: + IC(0.357 ns) + CELL(0.228 ns) = 2.006 ns; Loc. = LCCOMB_X7_Y6_N28; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 10: + IC(0.240 ns) + CELL(0.272 ns) = 2.518 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'Mux0~1'
        Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 2.673 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'
        Info: Total cell delay = 1.542 ns ( 57.69 % )
        Info: Total interconnect delay = 1.131 ns ( 42.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.477 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'
            Info: Total cell delay = 1.472 ns ( 59.43 % )
            Info: Total interconnect delay = 1.005 ns ( 40.57 % )
        Info: - Longest clock path from clock "clk" to source register is 2.477 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p[0]~reg0'
            Info: Total cell delay = 1.472 ns ( 59.43 % )
            Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "wr~reg0" (data pin = "fifo_rd", clock pin = "clk") is 4.518 ns
    Info: + Longest pin to register delay is 6.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 6; PIN Node = 'fifo_rd'
        Info: 2: + IC(4.580 ns) + CELL(0.366 ns) = 5.783 ns; Loc. = LCCOMB_X6_Y6_N26; Fanout = 2; COMB Node = 'Equal2~0'
        Info: 3: + IC(0.589 ns) + CELL(0.378 ns) = 6.750 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'Mux0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.905 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'
        Info: Total cell delay = 1.736 ns ( 25.14 % )
        Info: Total interconnect delay = 5.169 ns ( 74.86 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
Info: tco from clock "clk" to destination pin "nfull" through register "end_p[0]~reg0" is 7.289 ns
    Info: + Longest clock path from clock "clk" to source register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.718 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p[0]~reg0'
        Info: 2: + IC(0.238 ns) + CELL(0.350 ns) = 0.588 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.623 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.658 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 2; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.693 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 2; COMB Node = 'Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.728 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 2; COMB Node = 'Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.853 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'Add0~21'
        Info: 8: + IC(0.296 ns) + CELL(0.272 ns) = 1.421 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 4; COMB Node = 'Equal1~0'
        Info: 9: + IC(0.313 ns) + CELL(0.225 ns) = 1.959 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 2; COMB Node = 'Equal1~2'
        Info: 10: + IC(0.827 ns) + CELL(1.932 ns) = 4.718 ns; Loc. = PIN_R14; Fanout = 0; PIN Node = 'nfull'
        Info: Total cell delay = 3.044 ns ( 64.52 % )
        Info: Total interconnect delay = 1.674 ns ( 35.48 % )
Info: Longest tpd from source pin "clk" to destination pin "clk_op" is 6.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
    Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'clk_op'
    Info: Total cell delay = 2.998 ns ( 45.34 % )
    Info: Total interconnect delay = 3.614 ns ( 54.66 % )
Info: th for memory "FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11" (data pin = "fifo_in[11]", clock pin = "clk") is -2.333 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11'
        Info: Total cell delay = 1.335 ns ( 57.03 % )
        Info: Total interconnect delay = 1.006 ns ( 42.97 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'fifo_in[11]'
        Info: 2: + IC(3.971 ns) + CELL(0.096 ns) = 4.877 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11'
        Info: Total cell delay = 0.906 ns ( 18.58 % )
        Info: Total interconnect delay = 3.971 ns ( 81.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Mon Oct 26 22:42:45 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


