\hypertarget{group___c_m_s_i_s__core___debug_functions}{}\doxysection{CMSIS Core Debug Functions}
\label{group___c_m_s_i_s__core___debug_functions}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
Collaboration diagram for CMSIS Core Debug Functions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s__core___debug_functions}
\end{center}
\end{figure}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{APSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:27
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{APSR\+\_\+\+Type\+::Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\+\_\+\+Type\+::V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\+\_\+\+Type\+::C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\+\_\+\+Type\+::Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\+\_\+\+Type\+::N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{APSR\_Type::\_reserved0}}:27\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{APSR\_Type::Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\_Type::V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\_Type::C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\_Type::Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\_Type::N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa0cafff627df6271eda96e47245ed644}{APSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}{APSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\+\_\+\+Type\+::\+ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\_Type::ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\_Type::\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab07241188bb7bb7ef83ee13224f8cece}{IPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}{IPSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{x\+PSR\+\_\+\+Type\+::\+ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{x\+PSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:15
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{x\+PSR\+\_\+\+Type\+::T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{x\+PSR\+\_\+\+Type\+::\+IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{x\+PSR\+\_\+\+Type\+::Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{x\+PSR\+\_\+\+Type\+::V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{x\+PSR\+\_\+\+Type\+::C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{x\+PSR\+\_\+\+Type\+::Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{x\+PSR\+\_\+\+Type\+::N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{xPSR\_Type::ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{xPSR\_Type::\_reserved0}}:15\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{xPSR\_Type::T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{xPSR\_Type::IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{xPSR\_Type::Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{xPSR\_Type::V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{xPSR\_Type::C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{xPSR\_Type::Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{xPSR\_Type::N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga924ad54b9be3a9450ec64014adcb3300}{xPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}{x\+PSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\+\_\+\+Type\+::n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\+\_\+\+Type\+::\+SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\+\_\+\+Type\+::\+FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\+\_\+\+Type\+::\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\_Type::nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\_Type::SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\_Type::FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\_Type::\_reserved0}}:29\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga88e1d44994e57cf101a7871cb2c8cf42}{CONTROL\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}{CONTROL\+\_\+\+Type\+::w}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}{NVIC\+\_\+\+Type\+::\+ISER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2de17698945ea49abd58a2d45bdc9c80}{NVIC\+\_\+\+Type\+::\+RESERVED0}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}{NVIC\+\_\+\+Type\+::\+ICER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}{NVIC\+\_\+\+Type\+::\+RSERVED1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}{NVIC\+\_\+\+Type\+::\+ISPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0953af43af8ec7fd5869a1d826ce5b72}{NVIC\+\_\+\+Type\+::\+RESERVED2}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}{NVIC\+\_\+\+Type\+::\+ICPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9dd330835dbf21471e7b5be8692d77ab}{NVIC\+\_\+\+Type\+::\+RESERVED3}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}{NVIC\+\_\+\+Type\+::\+IABR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}{NVIC\+\_\+\+Type\+::\+RESERVED4}} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}{NVIC\+\_\+\+Type\+::\+IP}} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4f753b4f824270175af045ac99bc12e8}{NVIC\+\_\+\+Type\+::\+RESERVED5}} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}{NVIC\+\_\+\+Type\+::\+STIR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}{SCB\+\_\+\+Type\+::\+CPUID}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}{SCB\+\_\+\+Type\+::\+ICSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}{SCB\+\_\+\+Type\+::\+VTOR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}{SCB\+\_\+\+Type\+::\+AIRCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}{SCB\+\_\+\+Type\+::\+SCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}{SCB\+\_\+\+Type\+::\+CCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4}{SCB\+\_\+\+Type\+::\+SHP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}{SCB\+\_\+\+Type\+::\+SHCSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}{SCB\+\_\+\+Type\+::\+CFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}{SCB\+\_\+\+Type\+::\+HFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}{SCB\+\_\+\+Type\+::\+DFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}{SCB\+\_\+\+Type\+::\+MMFAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}{SCB\+\_\+\+Type\+::\+BFAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}{SCB\+\_\+\+Type\+::\+AFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7}{SCB\+\_\+\+Type\+::\+PFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}{SCB\+\_\+\+Type\+::\+DFR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}{SCB\+\_\+\+Type\+::\+ADR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976}{SCB\+\_\+\+Type\+::\+MMFR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f}{SCB\+\_\+\+Type\+::\+ISAR}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}{Sys\+Tick\+\_\+\+Type\+::\+CTRL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}{Sys\+Tick\+\_\+\+Type\+::\+LOAD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}{Sys\+Tick\+\_\+\+Type\+::\+VAL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}{Sys\+Tick\+\_\+\+Type\+::\+CALIB}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}{ITM\+\_\+\+Type\+::u8}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\+\_\+\+Type\+::u16}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\+\_\+\+Type\+::u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}{ITM\_Type::u8}}\\
\>\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\_Type::u16}}\\
\>\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad9f8d413a216e7b9a24596ab1071deb0}{ITM\_Type::PORT}} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2c5ae30385b5f370d023468ea9914c0e}{ITM\+\_\+\+Type\+::\+RESERVED0}} \mbox{[}864\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}{ITM\+\_\+\+Type\+::\+TER}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafffce5b93bbfedbaee85357d0b07ebce}{ITM\+\_\+\+Type\+::\+RESERVED1}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}{ITM\+\_\+\+Type\+::\+TPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}{ITM\+\_\+\+Type\+::\+RESERVED2}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}{ITM\+\_\+\+Type\+::\+TCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab7708f0bcbbe9987cceadc4748c7e6b7}{ITM\+\_\+\+Type\+::\+RESERVED3}} \mbox{[}29\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf53499fc94cda629afb2fec858d2ad1c}{ITM\+\_\+\+Type\+::\+IWR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae43a66174b8ab182ff595e5f5da9f235}{ITM\+\_\+\+Type\+::\+IRR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}{ITM\+\_\+\+Type\+::\+IMCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga45ad0b376a0a0f2ade55bbb7daf64ff2}{ITM\+\_\+\+Type\+::\+RESERVED4}} \mbox{[}43\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33025af19748bd3ca5cf9d6b14150001}{ITM\+\_\+\+Type\+::\+LAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga56f607260c4175c5f37a28e47ab3d1e5}{ITM\+\_\+\+Type\+::\+LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7f70161bc2441d430b5c9d55aa7b7b5e}{ITM\+\_\+\+Type\+::\+RESERVED5}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaccfc7de00b0eaba0301e8f4553f70512}{ITM\+\_\+\+Type\+::\+PID4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9353055ceb7024e07d59248e54502cb9}{ITM\+\_\+\+Type\+::\+PID5}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga755c0ec919e7dbb5f7ff05c8b56a3383}{ITM\+\_\+\+Type\+::\+PID6}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa31ca6bb4b749201321b23d0dbbe0704}{ITM\+\_\+\+Type\+::\+PID7}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab69ade751350a7758affdfe396517535}{ITM\+\_\+\+Type\+::\+PID0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30e87ec6f93ecc9fe4f135ca8b068990}{ITM\+\_\+\+Type\+::\+PID1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae139d2e588bb382573ffcce3625a88cd}{ITM\+\_\+\+Type\+::\+PID2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf006ee26c7e61c9a3712a80ac74a6cf3}{ITM\+\_\+\+Type\+::\+PID3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga413f3bb0a15222e5f38fca4baeef14f6}{ITM\+\_\+\+Type\+::\+CID0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5f7d524b71f49e444ff0d1d52b3c3565}{ITM\+\_\+\+Type\+::\+CID1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadee4ccce1429db8b5db3809c4539f876}{ITM\+\_\+\+Type\+::\+CID2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0e7aa199619cc7ac6baddff9600aa52e}{ITM\+\_\+\+Type\+::\+CID3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae0d588643b0488fce4c0a90b85edf362}{Interrupt\+Type\+\_\+\+Type\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2b10f6d37363a6b798ac97f4c4db1e63}{Interrupt\+Type\+\_\+\+Type\+::\+ICTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga45933eb981309d50f943ec3af67f17be}{Interrupt\+Type\+\_\+\+Type\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}{Core\+Debug\+\_\+\+Type\+::\+DHCSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}{Core\+Debug\+\_\+\+Type\+::\+DCRSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}{Core\+Debug\+\_\+\+Type\+::\+DCRDR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}{Core\+Debug\+\_\+\+Type\+::\+DEMCR}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\texorpdfstring{$<$}{<}\texorpdfstring{$>$}{>} 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character 

\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40a16164602a889d31a6bd92e9ccde92}\label{group___c_m_s_i_s__core___debug_functions_ga40a16164602a889d31a6bd92e9ccde92}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+\_\+reserved0}

bit\+: 0..26 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}\label{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 0..26 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa0449af1acf460572a66b57e2d07a931}\label{group___c_m_s_i_s__core___debug_functions_gaa0449af1acf460572a66b57e2d07a931}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}\label{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7af0067da9805e481890c297bf4ed70f}\label{group___c_m_s_i_s__core___debug_functions_ga7af0067da9805e481890c297bf4ed70f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+\_\+reserved0}

bit\+: 9..23 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}\label{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 9..23 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}\label{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gada408fafd29cbe29e0c71ef479bd7564}\label{group___c_m_s_i_s__core___debug_functions_gada408fafd29cbe29e0c71ef479bd7564}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}\label{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ADR@{ADR}}
\index{ADR@{ADR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}\label{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}\label{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt / Reset Control Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa0cafff627df6271eda96e47245ed644}\label{group___c_m_s_i_s__core___debug_functions_gaa0cafff627df6271eda96e47245ed644}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  APSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab07241188bb7bb7ef83ee13224f8cece}\label{group___c_m_s_i_s__core___debug_functions_gab07241188bb7bb7ef83ee13224f8cece}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  IPSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga924ad54b9be3a9450ec64014adcb3300}\label{group___c_m_s_i_s__core___debug_functions_ga924ad54b9be3a9450ec64014adcb3300}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  x\+PSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga88e1d44994e57cf101a7871cb2c8cf42}\label{group___c_m_s_i_s__core___debug_functions_ga88e1d44994e57cf101a7871cb2c8cf42}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  CONTROL\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}\label{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+BFAR}

Offset\+: 0x038 (R/W) Bus Fault Address Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7c6e27604bd227c0c7685ae13ee33dc4}\label{group___c_m_s_i_s__core___debug_functions_ga7c6e27604bd227c0c7685ae13ee33dc4}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}\label{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae33d83822b56cd849b9fa9affddd59b2}\label{group___c_m_s_i_s__core___debug_functions_gae33d83822b56cd849b9fa9affddd59b2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}\label{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}\label{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CALIB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}\label{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CCR}

Offset\+: 0x014 (R/W) Configuration Control Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}\label{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga413f3bb0a15222e5f38fca4baeef14f6}\label{group___c_m_s_i_s__core___debug_functions_ga413f3bb0a15222e5f38fca4baeef14f6}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CID0@{CID0}}
\index{CID0@{CID0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID0}

Offset\+: (R/ ) ITM Component Identification Register \#0 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5f7d524b71f49e444ff0d1d52b3c3565}\label{group___c_m_s_i_s__core___debug_functions_ga5f7d524b71f49e444ff0d1d52b3c3565}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CID1@{CID1}}
\index{CID1@{CID1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID1}

Offset\+: (R/ ) ITM Component Identification Register \#1 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadee4ccce1429db8b5db3809c4539f876}\label{group___c_m_s_i_s__core___debug_functions_gadee4ccce1429db8b5db3809c4539f876}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CID2@{CID2}}
\index{CID2@{CID2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID2}

Offset\+: (R/ ) ITM Component Identification Register \#2 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0e7aa199619cc7ac6baddff9600aa52e}\label{group___c_m_s_i_s__core___debug_functions_ga0e7aa199619cc7ac6baddff9600aa52e}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CID3@{CID3}}
\index{CID3@{CID3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID3}

Offset\+: (R/ ) ITM Component Identification Register \#3 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}\label{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CPUID}

Offset\+: 0x000 (R/ ) CPU ID Base Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}\label{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CTRL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}\label{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}\label{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}\label{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}\label{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFR@{DFR}}
\index{DFR@{DFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}\label{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}\label{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga63fd27005fb7c3828f9f145a4fccf9a8}\label{group___c_m_s_i_s__core___debug_functions_ga63fd27005fb7c3828f9f145a4fccf9a8}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+FPCA}

bit\+: 2 FP extension active flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}\label{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+FPCA}

bit\+: 2 FP extension active flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}\label{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+HFSR}

Offset\+: 0x02C (R/W) Hard Fault Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}\label{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IABR@{IABR}}
\index{IABR@{IABR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+IABR\mbox{[}8\mbox{]}}

Offset\+: 0x200 (R/W) Interrupt Active bit Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}\label{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICER@{ICER}}
\index{ICER@{ICER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICER\mbox{[}8\mbox{]}}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}\label{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICPR\mbox{[}8\mbox{]}}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}\label{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ICSR}

Offset\+: 0x004 (R/W) Interrupt Control State Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2b10f6d37363a6b798ac97f4c4db1e63}\label{group___c_m_s_i_s__core___debug_functions_ga2b10f6d37363a6b798ac97f4c4db1e63}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Interrupt\+Type\+\_\+\+Type\+::\+ICTR}

Offset\+: 0x004 (R/ ) Interrupt Control Type Register \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}\label{group___c_m_s_i_s__core___debug_functions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IMCR}

Offset\+: (R/W) ITM Integration Mode Control Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}\label{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IP@{IP}}
\index{IP@{IP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NVIC\+\_\+\+Type\+::\+IP\mbox{[}240\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae43a66174b8ab182ff595e5f5da9f235}\label{group___c_m_s_i_s__core___debug_functions_gae43a66174b8ab182ff595e5f5da9f235}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IRR@{IRR}}
\index{IRR@{IRR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IRR}

Offset\+: (R/W) ITM Integration Read Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f}\label{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ISAR\mbox{[}5\mbox{]}}

Offset\+: 0x060 (R/ ) ISA Feature Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}\label{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISER@{ISER}}
\index{ISER@{ISER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISER\mbox{[}8\mbox{]}}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}\label{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISPR\mbox{[}8\mbox{]}}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafaf0827367274b557f0d28e0a2398229}\label{group___c_m_s_i_s__core___debug_functions_gafaf0827367274b557f0d28e0a2398229}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}\label{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}\label{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga14aa41f658bf70c2d44435d24761a760}\label{group___c_m_s_i_s__core___debug_functions_ga14aa41f658bf70c2d44435d24761a760}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0c9d4cef85e4cc7d6dc701d7d3377af0}\label{group___c_m_s_i_s__core___debug_functions_ga0c9d4cef85e4cc7d6dc701d7d3377af0}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}\label{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}\label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf53499fc94cda629afb2fec858d2ad1c}\label{group___c_m_s_i_s__core___debug_functions_gaf53499fc94cda629afb2fec858d2ad1c}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IWR@{IWR}}
\index{IWR@{IWR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IWR}

Offset\+: (R/W) ITM Integration Write Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga33025af19748bd3ca5cf9d6b14150001}\label{group___c_m_s_i_s__core___debug_functions_ga33025af19748bd3ca5cf9d6b14150001}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!LAR@{LAR}}
\index{LAR@{LAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LAR}

Offset\+: (R/W) ITM Lock Access Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}\label{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+LOAD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga56f607260c4175c5f37a28e47ab3d1e5}\label{group___c_m_s_i_s__core___debug_functions_ga56f607260c4175c5f37a28e47ab3d1e5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!LSR@{LSR}}
\index{LSR@{LSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LSR}

Offset\+: (R/W) ITM Lock Status Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}\label{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFAR}

Offset\+: 0x034 (R/W) Mem Manage Address Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976}\label{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFR\mbox{[}4\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}\label{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga77dede9507ca1f554043f49035299f2e}\label{group___c_m_s_i_s__core___debug_functions_ga77dede9507ca1f554043f49035299f2e}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga38ba57343e56c653939fd792c19af047}\label{group___c_m_s_i_s__core___debug_functions_ga38ba57343e56c653939fd792c19af047}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}\label{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga666f4d16841194dd2ffb38cd9c1ff021}\label{group___c_m_s_i_s__core___debug_functions_ga666f4d16841194dd2ffb38cd9c1ff021}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}\label{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7}\label{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PFR@{PFR}}
\index{PFR@{PFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+PFR\mbox{[}2\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab69ade751350a7758affdfe396517535}\label{group___c_m_s_i_s__core___debug_functions_gab69ade751350a7758affdfe396517535}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID0@{PID0}}
\index{PID0@{PID0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID0}

Offset\+: (R/ ) ITM Peripheral Identification Register \#0 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga30e87ec6f93ecc9fe4f135ca8b068990}\label{group___c_m_s_i_s__core___debug_functions_ga30e87ec6f93ecc9fe4f135ca8b068990}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID1@{PID1}}
\index{PID1@{PID1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID1}

Offset\+: (R/ ) ITM Peripheral Identification Register \#1 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae139d2e588bb382573ffcce3625a88cd}\label{group___c_m_s_i_s__core___debug_functions_gae139d2e588bb382573ffcce3625a88cd}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID2@{PID2}}
\index{PID2@{PID2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID2}

Offset\+: (R/ ) ITM Peripheral Identification Register \#2 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf006ee26c7e61c9a3712a80ac74a6cf3}\label{group___c_m_s_i_s__core___debug_functions_gaf006ee26c7e61c9a3712a80ac74a6cf3}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID3@{PID3}}
\index{PID3@{PID3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID3}

Offset\+: (R/ ) ITM Peripheral Identification Register \#3 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaccfc7de00b0eaba0301e8f4553f70512}\label{group___c_m_s_i_s__core___debug_functions_gaccfc7de00b0eaba0301e8f4553f70512}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID4@{PID4}}
\index{PID4@{PID4}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID4}

Offset\+: (R/ ) ITM Peripheral Identification Register \#4 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9353055ceb7024e07d59248e54502cb9}\label{group___c_m_s_i_s__core___debug_functions_ga9353055ceb7024e07d59248e54502cb9}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID5@{PID5}}
\index{PID5@{PID5}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID5}

Offset\+: (R/ ) ITM Peripheral Identification Register \#5 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga755c0ec919e7dbb5f7ff05c8b56a3383}\label{group___c_m_s_i_s__core___debug_functions_ga755c0ec919e7dbb5f7ff05c8b56a3383}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID6@{PID6}}
\index{PID6@{PID6}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID6}

Offset\+: (R/ ) ITM Peripheral Identification Register \#6 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa31ca6bb4b749201321b23d0dbbe0704}\label{group___c_m_s_i_s__core___debug_functions_gaa31ca6bb4b749201321b23d0dbbe0704}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PID7@{PID7}}
\index{PID7@{PID7}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID7}

Offset\+: (R/ ) ITM Peripheral Identification Register \#7 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad9f8d413a216e7b9a24596ab1071deb0}\label{group___c_m_s_i_s__core___debug_functions_gad9f8d413a216e7b9a24596ab1071deb0}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PORT@{PORT}}
\index{PORT@{PORT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O union  \{ ... \}  ITM\+\_\+\+Type\+::\+PORT\mbox{[}32\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}\label{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaebf336ed17f711353ef40d16b9fcc305}\label{group___c_m_s_i_s__core___debug_functions_gaebf336ed17f711353ef40d16b9fcc305}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0713a6888c5b556e9050aa82d2c1b0e1}\label{group___c_m_s_i_s__core___debug_functions_ga0713a6888c5b556e9050aa82d2c1b0e1}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}\label{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2de17698945ea49abd58a2d45bdc9c80}\label{group___c_m_s_i_s__core___debug_functions_ga2de17698945ea49abd58a2d45bdc9c80}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2c5ae30385b5f370d023468ea9914c0e}\label{group___c_m_s_i_s__core___debug_functions_ga2c5ae30385b5f370d023468ea9914c0e}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED0\mbox{[}864\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae0d588643b0488fce4c0a90b85edf362}\label{group___c_m_s_i_s__core___debug_functions_gae0d588643b0488fce4c0a90b85edf362}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t Interrupt\+Type\+\_\+\+Type\+::\+RESERVED0}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafffce5b93bbfedbaee85357d0b07ebce}\label{group___c_m_s_i_s__core___debug_functions_gafffce5b93bbfedbaee85357d0b07ebce}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED1\mbox{[}15\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga45933eb981309d50f943ec3af67f17be}\label{group___c_m_s_i_s__core___debug_functions_ga45933eb981309d50f943ec3af67f17be}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t Interrupt\+Type\+\_\+\+Type\+::\+RESERVED1}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}\label{group___c_m_s_i_s__core___debug_functions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED2\mbox{[}15\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0953af43af8ec7fd5869a1d826ce5b72}\label{group___c_m_s_i_s__core___debug_functions_ga0953af43af8ec7fd5869a1d826ce5b72}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED2\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9dd330835dbf21471e7b5be8692d77ab}\label{group___c_m_s_i_s__core___debug_functions_ga9dd330835dbf21471e7b5be8692d77ab}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED3\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab7708f0bcbbe9987cceadc4748c7e6b7}\label{group___c_m_s_i_s__core___debug_functions_gab7708f0bcbbe9987cceadc4748c7e6b7}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED3\mbox{[}29\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga45ad0b376a0a0f2ade55bbb7daf64ff2}\label{group___c_m_s_i_s__core___debug_functions_ga45ad0b376a0a0f2ade55bbb7daf64ff2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED4\mbox{[}43\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}\label{group___c_m_s_i_s__core___debug_functions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED4\mbox{[}56\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4f753b4f824270175af045ac99bc12e8}\label{group___c_m_s_i_s__core___debug_functions_ga4f753b4f824270175af045ac99bc12e8}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED5\mbox{[}644\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7f70161bc2441d430b5c9d55aa7b7b5e}\label{group___c_m_s_i_s__core___debug_functions_ga7f70161bc2441d430b5c9d55aa7b7b5e}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t ITM\+\_\+\+Type\+::\+RESERVED5\mbox{[}6\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}\label{group___c_m_s_i_s__core___debug_functions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{RSERVED1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RSERVED1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}\label{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SCR@{SCR}}
\index{SCR@{SCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SCR}

Offset\+: 0x010 (R/W) System Control Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}\label{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4}\label{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHP@{SHP}}
\index{SHP@{SHP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SCB\+\_\+\+Type\+::\+SHP\mbox{[}12\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae452742bb12b77c4cae20418495334f1}\label{group___c_m_s_i_s__core___debug_functions_gae452742bb12b77c4cae20418495334f1}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::\+SPSEL}

bit\+: 1 Stack to be used ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}\label{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+SPSEL}

bit\+: 1 Stack to be used ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}\label{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!STIR@{STIR}}
\index{STIR@{STIR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}\label{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5224815d0f90fb7d26c7007bfb8e38d5}\label{group___c_m_s_i_s__core___debug_functions_ga5224815d0f90fb7d26c7007bfb8e38d5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}\label{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TCR@{TCR}}
\index{TCR@{TCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TCR}

Offset\+: (R/W) ITM Trace Control Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}\label{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TER@{TER}}
\index{TER@{TER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TER}

Offset\+: (R/W) ITM Trace Enable Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}\label{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TPR@{TPR}}
\index{TPR@{TPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TPR}

Offset\+: (R/W) ITM Trace Privilege Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8ff70d74e2edac38f1b2222e8165f566}\label{group___c_m_s_i_s__core___debug_functions_ga8ff70d74e2edac38f1b2222e8165f566}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint16\+\_\+t  \{ ... \} \+::u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}\label{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t ITM\+\_\+\+Type\+::u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga173603927cc7e19b6c205ffb0fee3627}\label{group___c_m_s_i_s__core___debug_functions_ga173603927cc7e19b6c205ffb0fee3627}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint32\+\_\+t  \{ ... \} \+::u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}\label{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type\+::u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}\label{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t ITM\+\_\+\+Type\+::u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafb9840e1a9a8abc9e175ff4593bb06c2}\label{group___c_m_s_i_s__core___debug_functions_gafb9840e1a9a8abc9e175ff4593bb06c2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint8\+\_\+t  \{ ... \} \+::u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8003e190933fcfbff0b0878f48aa32b6}\label{group___c_m_s_i_s__core___debug_functions_ga8003e190933fcfbff0b0878f48aa32b6}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}\label{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6dd30396c78f8bc53d30ca13b058cbb2}\label{group___c_m_s_i_s__core___debug_functions_ga6dd30396c78f8bc53d30ca13b058cbb2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}\label{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}\label{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VAL@{VAL}}
\index{VAL@{VAL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+VAL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}\label{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}\label{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}\label{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}\label{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}\label{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}\label{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8030e626bbdfa4d8f50cf01ea2d1c0ea}\label{group___c_m_s_i_s__core___debug_functions_ga8030e626bbdfa4d8f50cf01ea2d1c0ea}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac1f7475b01a46aef06d9f53d3a2a69ef}\label{group___c_m_s_i_s__core___debug_functions_gac1f7475b01a46aef06d9f53d3a2a69ef}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t  \{ ... \} \+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}\label{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::Z}

bit\+: 30 Zero condition code flag ~\newline
 
