// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_add (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_address1,
        b_1_ce1,
        b_1_q1,
        b_1_address2,
        b_1_ce2,
        b_1_q2,
        this_1_offset,
        b_p_read,
        b_1_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [5:0] b_1_address1;
output   b_1_ce1;
input  [31:0] b_1_q1;
output  [5:0] b_1_address2;
output   b_1_ce2;
input  [31:0] b_1_q2;
input  [3:0] this_1_offset;
input  [31:0] b_p_read;
input  [3:0] b_1_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg[5:0] b_1_address1;
reg b_1_ce1;
reg[5:0] b_1_address2;
reg b_1_ce2;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
reg   [5:0] b_1_addr16_reg_524;
reg   [5:0] b_1_addr_8_reg_530;
reg   [5:0] b_1_addr_9_reg_535;
reg   [5:0] b_1_addr_reg_540;
reg   [5:0] b_1_addr_10_reg_546;
reg   [5:0] b_1_addr_11_reg_551;
wire   [0:0] icmp_ln61_fu_344_p2;
reg   [0:0] icmp_ln61_reg_556;
wire   [0:0] icmp_ln61_16_fu_368_p2;
reg   [0:0] icmp_ln61_16_reg_560;
wire   [0:0] icmp_ln61_17_fu_374_p2;
reg   [0:0] icmp_ln61_17_reg_565;
wire   [0:0] and_ln61_fu_384_p2;
reg   [0:0] and_ln61_reg_570;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln61_11_fu_390_p2;
reg   [0:0] icmp_ln61_11_reg_574;
wire   [0:0] icmp_ln61_18_fu_413_p2;
reg   [0:0] icmp_ln61_18_reg_578;
wire   [0:0] icmp_ln61_19_fu_419_p2;
reg   [0:0] icmp_ln61_19_reg_583;
wire   [0:0] and_ln61_4_fu_429_p2;
reg   [0:0] and_ln61_4_reg_588;
wire    ap_CS_fsm_state5;
wire   [1:0] trunc_ln138_fu_439_p1;
reg   [1:0] trunc_ln138_reg_592;
wire   [0:0] icmp_ln141_fu_444_p2;
reg   [0:0] icmp_ln141_reg_597;
wire   [0:0] icmp_ln144_fu_450_p2;
reg   [0:0] icmp_ln144_reg_601;
wire   [0:0] tmp_110_fu_456_p3;
reg   [0:0] tmp_110_reg_605;
wire   [1:0] sub_ln149_fu_464_p2;
reg   [1:0] sub_ln149_reg_609;
wire    grp_p_sum_fu_207_ap_start;
wire    grp_p_sum_fu_207_ap_done;
wire    grp_p_sum_fu_207_ap_idle;
wire    grp_p_sum_fu_207_ap_ready;
reg   [31:0] grp_p_sum_fu_207_p_read13;
wire   [5:0] grp_p_sum_fu_207_b_1_address0;
wire    grp_p_sum_fu_207_b_1_ce0;
wire   [5:0] grp_p_sum_fu_207_b_1_address1;
wire    grp_p_sum_fu_207_b_1_ce1;
wire   [5:0] grp_p_sum_fu_207_b_1_address2;
wire    grp_p_sum_fu_207_b_1_ce2;
reg   [3:0] grp_p_sum_fu_207_a_1_offset;
reg   [3:0] grp_p_sum_fu_207_b_1_offset;
reg   [1:0] grp_p_sum_fu_207_diff_p;
wire   [31:0] grp_p_sum_fu_207_ap_return_0;
wire   [31:0] grp_p_sum_fu_207_ap_return_1;
wire   [31:0] grp_p_sum_fu_207_ap_return_2;
wire   [31:0] grp_p_sum_fu_207_ap_return_3;
reg   [31:0] ap_phi_mux_agg_result_1_0_phi_fu_133_p12;
reg   [31:0] agg_result_1_0_reg_130;
wire    ap_CS_fsm_state6;
reg    ap_predicate_op83_call_state6;
reg    ap_predicate_op89_call_state6;
reg    ap_block_state6_on_subcall_done;
reg   [31:0] ap_phi_mux_agg_result_112_0_phi_fu_153_p12;
reg   [31:0] agg_result_112_0_reg_150;
reg   [31:0] ap_phi_mux_agg_result_12_0_phi_fu_173_p12;
reg   [31:0] agg_result_12_0_reg_170;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_193_p12;
reg   [31:0] agg_result_01_0_reg_190;
reg    grp_p_sum_fu_207_ap_start_reg;
wire   [63:0] zext_ln133_4_fu_272_p1;
wire   [63:0] zext_ln133_5_fu_283_p1;
wire   [63:0] zext_ln133_6_fu_294_p1;
wire   [63:0] zext_ln61_5_fu_317_p1;
wire   [63:0] zext_ln136_fu_328_p1;
wire   [63:0] zext_ln136_2_fu_339_p1;
wire    ap_CS_fsm_state7;
wire   [5:0] tmp_104_fu_258_p3;
wire   [5:0] zext_ln133_fu_254_p1;
wire   [5:0] sub_ln133_fu_266_p2;
wire   [5:0] add_ln133_fu_277_p2;
wire   [5:0] add_ln133_2_fu_288_p2;
wire   [5:0] tmp_105_fu_303_p3;
wire   [5:0] zext_ln61_fu_299_p1;
wire   [5:0] sub_ln61_fu_311_p2;
wire   [5:0] add_ln136_fu_322_p2;
wire   [5:0] add_ln136_2_fu_333_p2;
wire   [31:0] bitcast_ln61_fu_350_p1;
wire   [7:0] tmp_106_fu_354_p4;
wire   [22:0] trunc_ln61_fu_364_p1;
wire   [0:0] or_ln61_fu_380_p2;
wire   [31:0] bitcast_ln61_3_fu_395_p1;
wire   [7:0] tmp_108_fu_399_p4;
wire   [22:0] trunc_ln61_3_fu_409_p1;
wire   [0:0] or_ln61_3_fu_425_p2;
wire   [31:0] diff_p_fu_435_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_p_sum_fu_207_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum grp_p_sum_fu_207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_fu_207_ap_start),
    .ap_done(grp_p_sum_fu_207_ap_done),
    .ap_idle(grp_p_sum_fu_207_ap_idle),
    .ap_ready(grp_p_sum_fu_207_ap_ready),
    .p_read13(grp_p_sum_fu_207_p_read13),
    .b_1_address0(grp_p_sum_fu_207_b_1_address0),
    .b_1_ce0(grp_p_sum_fu_207_b_1_ce0),
    .b_1_q0(b_1_q0),
    .b_1_address1(grp_p_sum_fu_207_b_1_address1),
    .b_1_ce1(grp_p_sum_fu_207_b_1_ce1),
    .b_1_q1(b_1_q1),
    .b_1_address2(grp_p_sum_fu_207_b_1_address2),
    .b_1_ce2(grp_p_sum_fu_207_b_1_ce2),
    .b_1_q2(b_1_q2),
    .a_1_offset(grp_p_sum_fu_207_a_1_offset),
    .b_1_offset(grp_p_sum_fu_207_b_1_offset),
    .diff_p(grp_p_sum_fu_207_diff_p),
    .ap_return_0(grp_p_sum_fu_207_ap_return_0),
    .ap_return_1(grp_p_sum_fu_207_ap_return_1),
    .ap_return_2(grp_p_sum_fu_207_ap_return_2),
    .ap_return_3(grp_p_sum_fu_207_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_193_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_phi_fu_133_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_112_0_phi_fu_153_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_12_0_phi_fu_173_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_fu_207_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state5) & (((tmp_110_fu_456_p3 == 1'd0) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((tmp_110_fu_456_p3 == 1'd0) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (((tmp_110_fu_456_p3 == 1'd1) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((tmp_110_fu_456_p3 == 1'd1) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))))) begin
            grp_p_sum_fu_207_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_fu_207_ap_ready == 1'b1)) begin
            grp_p_sum_fu_207_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_01_0_reg_190 <= grp_p_sum_fu_207_ap_return_0;
    end else if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_01_0_reg_190 <= b_p_read;
    end else if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_01_0_reg_190 <= this_p_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_112_0_reg_150 <= grp_p_sum_fu_207_ap_return_2;
    end else if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_112_0_reg_150 <= b_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_12_0_reg_170 <= grp_p_sum_fu_207_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_12_0_reg_170 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_1_0_reg_130 <= grp_p_sum_fu_207_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        agg_result_1_0_reg_130 <= b_1_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1))) begin
        and_ln61_4_reg_588 <= and_ln61_4_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_reg_556 == 1'd1))) begin
        and_ln61_reg_570 <= and_ln61_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_addr16_reg_524 <= zext_ln133_4_fu_272_p1;
        b_1_addr_10_reg_546 <= zext_ln136_fu_328_p1;
        b_1_addr_11_reg_551 <= zext_ln136_2_fu_339_p1;
        b_1_addr_8_reg_530 <= zext_ln133_5_fu_283_p1;
        b_1_addr_9_reg_535 <= zext_ln133_6_fu_294_p1;
        b_1_addr_reg_540 <= zext_ln61_5_fu_317_p1;
        icmp_ln61_reg_556 <= icmp_ln61_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((1'd0 == and_ln61_4_fu_429_p2) | (icmp_ln61_11_reg_574 == 1'd0)))) begin
        icmp_ln141_reg_597 <= icmp_ln141_fu_444_p2;
        trunc_ln138_reg_592 <= trunc_ln138_fu_439_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2))))) begin
        icmp_ln144_reg_601 <= icmp_ln144_fu_450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln61_fu_384_p2) | (icmp_ln61_reg_556 == 1'd0)))) begin
        icmp_ln61_11_reg_574 <= icmp_ln61_11_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln61_16_reg_560 <= icmp_ln61_16_fu_368_p2;
        icmp_ln61_17_reg_565 <= icmp_ln61_17_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln61_18_reg_578 <= icmp_ln61_18_fu_413_p2;
        icmp_ln61_19_reg_583 <= icmp_ln61_19_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((tmp_110_fu_456_p3 == 1'd1) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((tmp_110_fu_456_p3 == 1'd1) & (icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2))))) begin
        sub_ln149_reg_609 <= sub_ln149_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd0) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2))))) begin
        tmp_110_reg_605 <= diff_p_fu_435_p2[32'd31];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_193_p12 = grp_p_sum_fu_207_ap_return_0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_193_p12 = b_p_read;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_193_p12 = this_p_read;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_193_p12 = agg_result_01_0_reg_190;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_112_0_phi_fu_153_p12 = grp_p_sum_fu_207_ap_return_2;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_112_0_phi_fu_153_p12 = b_1_q1;
    end else begin
        ap_phi_mux_agg_result_112_0_phi_fu_153_p12 = agg_result_112_0_reg_150;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_12_0_phi_fu_173_p12 = grp_p_sum_fu_207_ap_return_3;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_12_0_phi_fu_173_p12 = b_1_q0;
    end else begin
        ap_phi_mux_agg_result_12_0_phi_fu_173_p12 = agg_result_12_0_reg_170;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_1_0_phi_fu_133_p12 = grp_p_sum_fu_207_ap_return_1;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (((1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588)) | ((icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln144_reg_601 == 1'd1) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state6) & (((((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((icmp_ln141_reg_597 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)))))) begin
        ap_phi_mux_agg_result_1_0_phi_fu_133_p12 = b_1_q2;
    end else begin
        ap_phi_mux_agg_result_1_0_phi_fu_133_p12 = agg_result_1_0_reg_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_193_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_phi_fu_133_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_return_2 = ap_phi_mux_agg_result_112_0_phi_fu_153_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_return_3 = ap_phi_mux_agg_result_12_0_phi_fu_173_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_address0 = b_1_addr_11_reg_551;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))))) begin
        b_1_address0 = b_1_addr_9_reg_535;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address0 = b_1_addr16_reg_524;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address0 = zext_ln61_5_fu_317_p1;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_address0 = grp_p_sum_fu_207_b_1_address0;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_address1 = b_1_addr_10_reg_546;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))))) begin
        b_1_address1 = b_1_addr_8_reg_530;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_address1 = grp_p_sum_fu_207_b_1_address1;
    end else begin
        b_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_address2 = b_1_addr_reg_540;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))))) begin
        b_1_address2 = b_1_addr16_reg_524;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_address2 = grp_p_sum_fu_207_b_1_address2;
    end else begin
        b_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_ce0 = 1'b1;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_ce0 = grp_p_sum_fu_207_b_1_ce0;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_ce1 = 1'b1;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_ce1 = grp_p_sum_fu_207_b_1_ce1;
    end else begin
        b_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln141_fu_444_p2 == 1'd1) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln141_fu_444_p2 == 1'd1) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0)) | ((icmp_ln144_fu_450_p2 == 1'd1) & (icmp_ln141_fu_444_p2 == 1'd0) & (1'd0 == and_ln61_4_fu_429_p2)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln61_11_reg_574 == 1'd1) & (1'd1 == and_ln61_4_fu_429_p2)))) begin
        b_1_ce2 = 1'b1;
    end else if ((((ap_predicate_op89_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op83_call_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        b_1_ce2 = grp_p_sum_fu_207_b_1_ce2;
    end else begin
        b_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((ap_predicate_op89_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_a_1_offset = b_1_offset;
        end else if ((ap_predicate_op83_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_a_1_offset = this_1_offset;
        end else begin
            grp_p_sum_fu_207_a_1_offset = 'bx;
        end
    end else begin
        grp_p_sum_fu_207_a_1_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((ap_predicate_op89_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_b_1_offset = this_1_offset;
        end else if ((ap_predicate_op83_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_b_1_offset = b_1_offset;
        end else begin
            grp_p_sum_fu_207_b_1_offset = 'bx;
        end
    end else begin
        grp_p_sum_fu_207_b_1_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((ap_predicate_op89_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_diff_p = sub_ln149_reg_609;
        end else if ((ap_predicate_op83_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_diff_p = trunc_ln138_reg_592;
        end else begin
            grp_p_sum_fu_207_diff_p = 'bx;
        end
    end else begin
        grp_p_sum_fu_207_diff_p = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((ap_predicate_op89_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_p_read13 = b_p_read;
        end else if ((ap_predicate_op83_call_state6 == 1'b1)) begin
            grp_p_sum_fu_207_p_read13 = this_p_read;
        end else begin
            grp_p_sum_fu_207_p_read13 = 'bx;
        end
    end else begin
        grp_p_sum_fu_207_p_read13 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_ln61_fu_344_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_ln61_fu_344_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln61_11_fu_390_p2 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)) | ((1'd0 == and_ln61_fu_384_p2) & (icmp_ln61_11_fu_390_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln61_11_fu_390_p2 == 1'd1) & (icmp_ln61_reg_556 == 1'd0)) | ((1'd0 == and_ln61_fu_384_p2) & (icmp_ln61_11_fu_390_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_2_fu_288_p2 = (sub_ln133_fu_266_p2 + 6'd2);

assign add_ln133_fu_277_p2 = (sub_ln133_fu_266_p2 + 6'd1);

assign add_ln136_2_fu_333_p2 = (sub_ln61_fu_311_p2 + 6'd2);

assign add_ln136_fu_322_p2 = (sub_ln61_fu_311_p2 + 6'd1);

assign and_ln61_4_fu_429_p2 = (or_ln61_3_fu_425_p2 & grp_fu_4235_p_dout0);

assign and_ln61_fu_384_p2 = (or_ln61_fu_380_p2 & grp_fu_4235_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state6_on_subcall_done = (((ap_predicate_op89_call_state6 == 1'b1) & (grp_p_sum_fu_207_ap_done == 1'b0)) | ((ap_predicate_op83_call_state6 == 1'b1) & (grp_p_sum_fu_207_ap_done == 1'b0)));
end

always @ (*) begin
    ap_predicate_op83_call_state6 = (((((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd0) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op89_call_state6 = (((((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (1'd0 == and_ln61_reg_570)) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_reg_570) & (icmp_ln61_11_reg_574 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (1'd0 == and_ln61_4_reg_588) & (icmp_ln61_reg_556 == 1'd0))) | ((tmp_110_reg_605 == 1'd1) & (icmp_ln144_reg_601 == 1'd0) & (icmp_ln141_reg_597 == 1'd0) & (icmp_ln61_11_reg_574 == 1'd0) & (icmp_ln61_reg_556 == 1'd0)));
end

assign bitcast_ln61_3_fu_395_p1 = b_1_q0;

assign bitcast_ln61_fu_350_p1 = b_1_q0;

assign diff_p_fu_435_p2 = (this_p_read - b_p_read);

assign grp_fu_4235_p_ce = 1'b1;

assign grp_fu_4235_p_din0 = b_1_q0;

assign grp_fu_4235_p_din1 = 32'd0;

assign grp_fu_4235_p_opcode = 5'd1;

assign grp_p_sum_fu_207_ap_start = grp_p_sum_fu_207_ap_start_reg;

assign icmp_ln141_fu_444_p2 = (($signed(diff_p_fu_435_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_450_p2 = (($signed(diff_p_fu_435_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln61_11_fu_390_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_16_fu_368_p2 = ((tmp_106_fu_354_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_17_fu_374_p2 = ((trunc_ln61_fu_364_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_18_fu_413_p2 = ((tmp_108_fu_399_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_19_fu_419_p2 = ((trunc_ln61_3_fu_409_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_344_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign or_ln61_3_fu_425_p2 = (icmp_ln61_19_reg_583 | icmp_ln61_18_reg_578);

assign or_ln61_fu_380_p2 = (icmp_ln61_17_reg_565 | icmp_ln61_16_reg_560);

assign sub_ln133_fu_266_p2 = (tmp_104_fu_258_p3 - zext_ln133_fu_254_p1);

assign sub_ln149_fu_464_p2 = (2'd0 - trunc_ln138_fu_439_p1);

assign sub_ln61_fu_311_p2 = (tmp_105_fu_303_p3 - zext_ln61_fu_299_p1);

assign tmp_104_fu_258_p3 = {{b_1_offset}, {2'd0}};

assign tmp_105_fu_303_p3 = {{this_1_offset}, {2'd0}};

assign tmp_106_fu_354_p4 = {{bitcast_ln61_fu_350_p1[30:23]}};

assign tmp_108_fu_399_p4 = {{bitcast_ln61_3_fu_395_p1[30:23]}};

assign tmp_110_fu_456_p3 = diff_p_fu_435_p2[32'd31];

assign trunc_ln138_fu_439_p1 = diff_p_fu_435_p2[1:0];

assign trunc_ln61_3_fu_409_p1 = bitcast_ln61_3_fu_395_p1[22:0];

assign trunc_ln61_fu_364_p1 = bitcast_ln61_fu_350_p1[22:0];

assign zext_ln133_4_fu_272_p1 = sub_ln133_fu_266_p2;

assign zext_ln133_5_fu_283_p1 = add_ln133_fu_277_p2;

assign zext_ln133_6_fu_294_p1 = add_ln133_2_fu_288_p2;

assign zext_ln133_fu_254_p1 = b_1_offset;

assign zext_ln136_2_fu_339_p1 = add_ln136_2_fu_333_p2;

assign zext_ln136_fu_328_p1 = add_ln136_fu_322_p2;

assign zext_ln61_5_fu_317_p1 = sub_ln61_fu_311_p2;

assign zext_ln61_fu_299_p1 = this_1_offset;

endmodule //main_operator_add
