-- VHDL for IBM SMS ALD page 14.71.22.1
-- Title: C AR RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 4:39:05 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_22_1_C_AR_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_C_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B:	 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		PS_SET_C_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		MS_RESET_C_AR_1:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		MS_RESET_C_AR:	 out STD_LOGIC;
		MS_RESET_D_AR_3:	 out STD_LOGIC);
end ALD_14_71_22_1_C_AR_RESET;

architecture behavioral of ALD_14_71_22_1_C_AR_RESET is 

	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_2F_B: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_5D_NoPin <= NOT(PS_C_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_B );
	OUT_4D_G <= NOT(OUT_5D_NoPin AND MS_SYSTEM_RESET );
	OUT_5E_C <= NOT(PS_SET_C_AR AND PS_CONSOLE_CYCLE_START );

	SMS_AEK_2E: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3E,	-- Pin P
		IN2 => OUT_2F_B,	-- Pin B
		OUT1 => OUT_2E_H );

	OUT_4F_E <= NOT(OUT_5E_C AND MS_RESET_C_AR_1 AND OUT_5G_G );
	OUT_2F_B <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_5G_G <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_I_RING_1_OR_1401_AND_3_TIME AND PS_LOGIC_GATE_EARLY_F );
	OUT_DOT_3E <= OUT_4D_G OR OUT_4F_E;

	MS_RESET_C_AR <= OUT_2E_H;
	MS_RESET_D_AR_3 <= OUT_5G_G;


end;
