Analysis & Synthesis report for DE0_CV_Default
Wed Mar 28 17:29:07 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "Ram8:u0|Register16:reg1|Register8:RG1|BinaryDigit:c1|FlipFlopD:flipflop1"
 18. Port Connectivity Checks: "Ram8:u0"
 19. Signal Tap Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 22. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 28 17:29:07 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_CV_Default                              ;
; Top-level Entity Name           ; TopLevel                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 600                                         ;
; Total pins                      ; 25                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,176                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; TopLevel           ; DE0_CV_Default     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd                    ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd                                                     ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd                  ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd                                                   ;             ;
; ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd                   ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd                                                    ;             ;
; ../src/rtl/Register16.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd                                                     ;             ;
; ../src/rtl/Register8.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd                                                      ;             ;
; ../src/rtl/Ram8.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd                                                           ;             ;
; ../src/rtl/FlipFlopD.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd                                                      ;             ;
; ../src/rtl/BinaryDigit.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd                                                    ;             ;
; ../src/TopLevel.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                             ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                                         ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                                    ;             ;
; db/sld_ela_trigger_qap.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/sld_ela_trigger_qap.tdf                                         ;             ;
; db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v           ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                           ;             ;
; db/altsyncram_mb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/altsyncram_mb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                           ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                        ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                            ; altera_sld  ;
; db/ip/sld81ef7864/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 357                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 373                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 96                       ;
;     -- 5 input functions                    ; 50                       ;
;     -- 4 input functions                    ; 49                       ;
;     -- <=3 input functions                  ; 178                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 600                      ;
;                                             ;                          ;
; I/O pins                                    ; 25                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2176                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 391                      ;
; Total fan-out                               ; 3804                     ;
; Average fan-out                             ; 3.63                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |TopLevel                                                                                                                               ; 373 (1)             ; 600 (0)                   ; 2176              ; 0          ; 25   ; 0            ; |TopLevel                                                                                                                                                                                                                                                                                                                                                                                             ; TopLevel                                            ; work         ;
;    |Ram8:u0|                                                                                                                            ; 52 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0                                                                                                                                                                                                                                                                                                                                                                                     ; Ram8                                                ; work         ;
;       |DMux8Way:dmuxsel|                                                                                                                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|DMux8Way:dmuxsel                                                                                                                                                                                                                                                                                                                                                                    ; DMux8Way                                            ; work         ;
;       |Mux8Way16:mux|                                                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Mux8Way16:mux                                                                                                                                                                                                                                                                                                                                                                       ; Mux8Way16                                           ; work         ;
;       |Register16:reg1|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg2|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg3|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg4|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg5|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg6|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg7|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;       |Register16:reg8|                                                                                                                 ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8                                                                                                                                                                                                                                                                                                                                                                     ; Register16                                          ; work         ;
;          |Register8:RG2|                                                                                                                ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2                                                                                                                                                                                                                                                                                                                                                       ; Register8                                           ; work         ;
;             |BinaryDigit:c1|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c1                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c2|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c2                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c3|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c3                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;             |BinaryDigit:c4|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c4                                                                                                                                                                                                                                                                                                                                        ; BinaryDigit                                         ; work         ;
;                |FlipFlopD:flipflop1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1                                                                                                                                                                                                                                                                                                                    ; FlipFlopD                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                            ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                    ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                  ; sld_shadow_jsm                                      ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 229 (2)             ; 477 (34)                  ; 2176              ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 227 (0)             ; 443 (0)                   ; 2176              ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 227 (67)            ; 443 (142)                 ; 2176              ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                                 ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                  ; altdpram                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                              ; lpm_decode                                          ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                    ; decode_vnf                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2176              ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;                |altsyncram_mb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2176              ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated                                                                                                                                                                                                  ; altsyncram_mb84                                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                  ; lpm_shiftreg                                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                    ; lpm_shiftreg                                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                         ; serial_crc_16                                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                      ; sld_buffer_manager                                  ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 102 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                     ; sld_ela_control                                     ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                        ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 21 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                          ; sld_ela_trigger                                     ; work         ;
;                   |sld_ela_trigger_qap:auto_generated|                                                                                  ; 21 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated                                                                                                                                       ; sld_ela_trigger_qap                                 ; work         ;
;                      |sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|                                                    ; 21 (21)             ; 86 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1                                                                         ; sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                         ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; lpm_shiftreg                                        ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_19                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_22                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_25                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_28                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_31                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_34                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_37                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_40                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_43                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_46                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_49                                                       ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                           ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; sld_mbpmg                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                       ; sld_ela_trigger_flow_mgr                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                               ; lpm_shiftreg                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                ; sld_offload_buffer_mgr                              ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                      ; lpm_counter                                         ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                                                              ; cntr_39i                                            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                               ; lpm_counter                                         ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                       ; cntr_4vi                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                     ; lpm_counter                                         ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                             ; cntr_09i                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                        ; lpm_counter                                         ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                ; cntr_kri                                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                           ; sld_rom_sr                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qap:auto_generated|sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 600   ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 125   ;
; Number of registers using Asynchronous Clear ; 214   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 368   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c1|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c2|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c3|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg2|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg6|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg4|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg8|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg3|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg7|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg1|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; Ram8:u0|Register16:reg5|Register8:RG2|BinaryDigit:c4|FlipFlopD:flipflop1|q                                                                                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopLevel|Ram8:u0|Mux8Way16:mux|q[0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                         ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                        ; String         ;
; sld_node_info                                   ; 805334528                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                    ; Signed Integer ;
; sld_data_bits                                   ; 17                                                   ; Untyped        ;
; sld_trigger_bits                                ; 17                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                 ; String         ;
; sld_inversion_mask_length                       ; 21                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                                ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ram8:u0|Register16:reg1|Register8:RG1|BinaryDigit:c1|FlipFlopD:flipflop1" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; clear  ; Input ; Info     ; Stuck at GND                                                             ;
; preset ; Input ; Info     ; Stuck at GND                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ram8:u0"                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; input[15..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; output[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 32                          ;
;     ENA               ; 32                          ;
; arriav_lcell_comb     ; 53                          ;
;     normal            ; 53                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 8                           ;
;         6 data inputs ; 8                           ;
; boundary_port         ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.47                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 477                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 45                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 103                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 145                                                    ;
; arriav_lcell_comb     ; 229                                                    ;
;     arith             ; 74                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 69                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 155                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 22                                                     ;
;         5 data inputs ; 29                                                     ;
;         6 data inputs ; 74                                                     ;
; boundary_port         ; 169                                                    ;
; stratixv_ram_block    ; 17                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.60                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; KEY[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; KEY[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[0]~2        ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[0]~2        ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[1]~5        ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[1]~5        ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[2]~8        ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[2]~8        ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[3]~11       ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ram8:u0|Mux8Way16:mux|q[3]~11       ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                               ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                               ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                               ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                               ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                               ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                               ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                               ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                               ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                               ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                               ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                               ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                               ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                               ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                               ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                               ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 28 17:28:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd
    Info (12022): Found design unit 1: Mux2Way-arq File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 12
    Info (12023): Found entity 1: Mux2Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/pc.vhd
    Info (12022): Found design unit 1: PC-arch File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 27
    Info (12023): Found entity 1: PC File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or16.vhd
    Info (12022): Found design unit 1: Or16-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 11
    Info (12023): Found entity 1: Or16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd
    Info (12022): Found design unit 1: Or8Way-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 18
    Info (12023): Found entity 1: Or8Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/not16.vhd
    Info (12022): Found design unit 1: Not16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 9
    Info (12023): Found entity 1: Not16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd
    Info (12022): Found design unit 1: Nor8Way-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 17
    Info (12023): Found entity 1: Nor8Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nand.vhd
    Info (12022): Found design unit 1: nand_vhdl-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 12
    Info (12023): Found entity 1: nand_vhdl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd
    Info (12022): Found design unit 1: Mux16-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 12
    Info (12023): Found entity 1: Mux16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd
    Info (12022): Found design unit 1: Mux8Way-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd
    Info (12022): Found design unit 1: DMux8Way-behavioral File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 18
    Info (12023): Found entity 1: DMux8Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd
    Info (12022): Found design unit 1: DMux4Way-Behavioral File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 14
    Info (12023): Found entity 1: DMux4Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd
    Info (12022): Found design unit 1: DMux2Way-Comp File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 13
    Info (12023): Found entity 1: DMux2Way File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-Barrel16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 11
    Info (12023): Found entity 1: BarrelShifter16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd
    Info (12022): Found design unit 1: BarrelShifter8-Barrel File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 11
    Info (12023): Found entity 1: BarrelShifter8 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/and16.vhd
    Info (12022): Found design unit 1: And16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 11
    Info (12023): Found entity 1: And16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd
    Info (12022): Found design unit 1: zerador16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 15
    Info (12023): Found entity 1: zerador16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd
    Info (12022): Found design unit 1: inversor16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 15
    Info (12023): Found entity 1: inversor16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd
    Info (12022): Found design unit 1: Inc16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 18
    Info (12023): Found entity 1: Inc16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd
    Info (12022): Found design unit 1: HalfAdder-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 17
    Info (12023): Found entity 1: HalfAdder File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 44
    Info (12023): Found entity 1: ALU File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd
    Info (12022): Found design unit 1: Add16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 19
    Info (12023): Found entity 1: Add16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register64.vhd
    Info (12023): Found entity 1: Register64 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register32.vhd
    Info (12022): Found design unit 1: Register32-arch File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 17
    Info (12023): Found entity 1: Register32 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register16.vhd
    Info (12022): Found design unit 1: register16-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 17
    Info (12023): Found entity 1: Register16 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register8.vhd
    Info (12022): Found design unit 1: Register8-arch File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 17
    Info (12023): Found entity 1: Register8 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram512.vhd
    Info (12023): Found entity 1: Ram512 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram64.vhd
    Info (12023): Found entity 1: Ram64 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram8.vhd
    Info (12022): Found design unit 1: ram8-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 18
    Info (12023): Found entity 1: Ram8 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd
    Info (12023): Found entity 1: Ram4K File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd
    Info (12022): Found design unit 1: FlipFlopD-arch File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 18
    Info (12023): Found entity 1: FlipFlopD File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd
    Info (12022): Found design unit 1: binarydigit-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 18
    Info (12023): Found entity 1: BinaryDigit File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/toplevel.vhd
    Info (12022): Found design unit 1: TopLevel-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 31
    Info (12023): Found entity 1: TopLevel File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 19
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at TopLevel.vhd(61): port or argument "output" has 12/16 unassociated elements File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 61
Warning (10873): Using initial value X (don't care) for net "LEDR[9..4]" at TopLevel.vhd(24) File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
Info (12128): Elaborating entity "Ram8" for hierarchy "Ram8:u0" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 61
Info (12128): Elaborating entity "DMux8Way" for hierarchy "Ram8:u0|DMux8Way:dmuxsel" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (12128): Elaborating entity "Register16" for hierarchy "Ram8:u0|Register16:reg1" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 75
Info (12128): Elaborating entity "Register8" for hierarchy "Ram8:u0|Register16:reg1|Register8:RG1" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 30
Info (12128): Elaborating entity "BinaryDigit" for hierarchy "Ram8:u0|Register16:reg1|Register8:RG1|BinaryDigit:c1" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 30
Info (12128): Elaborating entity "Mux2Way" for hierarchy "Ram8:u0|Register16:reg1|Register8:RG1|BinaryDigit:c1|Mux2Way:mux" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 42
Warning (10631): VHDL Process Statement warning at Mux2Way.vhd(14): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 14
Info (10041): Inferred latch for "q" at Mux2Way.vhd(14) File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 14
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "Ram8:u0|Register16:reg1|Register8:RG1|BinaryDigit:c1|FlipFlopD:flipflop1" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 45
Warning (10492): VHDL Process Statement warning at FlipFlopD.vhd(25): signal "preset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 25
Info (12128): Elaborating entity "Mux8Way16" for hierarchy "Ram8:u0|Mux8Way16:mux" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_qap.tdf
    Info (12023): Found entity 1: sld_ela_trigger_qap File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/sld_ela_trigger_qap.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v
    Info (12023): Found entity 1: sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf
    Info (12023): Found entity 1: altsyncram_mb84 File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/altsyncram_mb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.28.17:28:51 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 23
Info (21057): Implemented 826 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 779 logic cells
    Info (21064): Implemented 17 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 835 megabytes
    Info: Processing ended: Wed Mar 28 17:29:07 2018
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:06


