============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Sat Feb  1 20:05:58 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.678112s wall, 7.690849s user + 0.109201s system = 7.800050s CPU (291.3%)

RUN-1004 : used memory is 162 MB, reserved memory is 130 MB, peak memory is 214 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.127615s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (99.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 258 MB, peak memory is 294 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.054943s wall, 3.135620s user + 0.374402s system = 3.510022s CPU (9.7%)

RUN-1004 : used memory is 293 MB, reserved memory is 259 MB, peak memory is 296 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.558111s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (6.4%)

RUN-1004 : used memory is 223 MB, reserved memory is 190 MB, peak memory is 296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.054138s wall, 5.163633s user + 0.608404s system = 5.772037s CPU (12.3%)

RUN-1004 : used memory is 188 MB, reserved memory is 155 MB, peak memory is 296 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000101111
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw" in  1.082274s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (17.3%)

RUN-1004 : used memory is 173 MB, reserved memory is 138 MB, peak memory is 296 MB
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.265841s wall, 1.232408s user + 0.202801s system = 1.435209s CPU (63.3%)

RUN-1004 : used memory is 185 MB, reserved memory is 149 MB, peak memory is 296 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062308s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 59914.8, overlap = 13.5
PHY-3002 : Step(2): len = 49761.6, overlap = 13.5
PHY-3002 : Step(3): len = 42904.5, overlap = 13.5
PHY-3002 : Step(4): len = 37386, overlap = 13.5
PHY-3002 : Step(5): len = 33760.6, overlap = 13.5
PHY-3002 : Step(6): len = 30205.1, overlap = 13.5
PHY-3002 : Step(7): len = 27133.8, overlap = 13.5
PHY-3002 : Step(8): len = 24458.3, overlap = 13.5
PHY-3002 : Step(9): len = 22118.7, overlap = 15.25
PHY-3002 : Step(10): len = 20018, overlap = 15.25
PHY-3002 : Step(11): len = 17860.7, overlap = 16.25
PHY-3002 : Step(12): len = 16558.3, overlap = 15.75
PHY-3002 : Step(13): len = 14732.6, overlap = 15.75
PHY-3002 : Step(14): len = 13732.1, overlap = 15.75
PHY-3002 : Step(15): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(16): len = 13294.4, overlap = 13
PHY-3002 : Step(17): len = 13277.1, overlap = 13.5
PHY-3002 : Step(18): len = 13406.8, overlap = 13
PHY-3002 : Step(19): len = 13085.7, overlap = 13.5
PHY-3002 : Step(20): len = 13010, overlap = 14.5
PHY-3002 : Step(21): len = 12932, overlap = 14.75
PHY-3002 : Step(22): len = 12824.5, overlap = 19
PHY-3002 : Step(23): len = 12388.7, overlap = 15
PHY-3002 : Step(24): len = 12334, overlap = 16.25
PHY-3002 : Step(25): len = 12301.4, overlap = 21.5
PHY-3002 : Step(26): len = 12073.3, overlap = 21.75
PHY-3002 : Step(27): len = 12010.9, overlap = 13.5
PHY-3002 : Step(28): len = 12197.9, overlap = 13.75
PHY-3002 : Step(29): len = 12006.6, overlap = 11.25
PHY-3002 : Step(30): len = 11976.4, overlap = 11
PHY-3002 : Step(31): len = 12048.3, overlap = 11.25
PHY-3002 : Step(32): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(33): len = 12158.9, overlap = 11.25
PHY-3002 : Step(34): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(35): len = 12237.3, overlap = 11.25
PHY-3002 : Step(36): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(37): len = 11977.9, overlap = 15
PHY-3002 : Step(38): len = 12025.2, overlap = 15
PHY-3002 : Step(39): len = 11812.2, overlap = 15
PHY-3002 : Step(40): len = 11780, overlap = 15
PHY-3002 : Step(41): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(42): len = 11580.6, overlap = 15
PHY-3002 : Step(43): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(44): len = 11538.1, overlap = 15
PHY-3002 : Step(45): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(46): len = 11581.8, overlap = 31
PHY-3002 : Step(47): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(48): len = 11656.1, overlap = 31.25
PHY-3002 : Step(49): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(50): len = 11820.6, overlap = 29.75
PHY-3002 : Step(51): len = 12334.1, overlap = 26.5
PHY-3002 : Step(52): len = 12543.9, overlap = 26
PHY-3002 : Step(53): len = 12488.5, overlap = 26.25
PHY-3002 : Step(54): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(55): len = 12577.4, overlap = 25.75
PHY-3002 : Step(56): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(57): len = 13005.8, overlap = 24
PHY-3002 : Step(58): len = 13354, overlap = 24
PHY-3002 : Step(59): len = 13361, overlap = 22.75
PHY-3002 : Step(60): len = 13481.3, overlap = 22.25
PHY-3002 : Step(61): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(62): len = 13784.9, overlap = 21.75
PHY-3002 : Step(63): len = 13899.2, overlap = 20.5
PHY-3002 : Step(64): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(65): len = 14267.6, overlap = 19.25
PHY-3002 : Step(66): len = 14744.1, overlap = 19.75
PHY-3002 : Step(67): len = 15000.9, overlap = 21
PHY-3002 : Step(68): len = 14916.7, overlap = 20.25
PHY-3002 : Step(69): len = 14890.2, overlap = 20
PHY-3002 : Step(70): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(71): len = 15170.7, overlap = 19.5
PHY-3002 : Step(72): len = 15403.4, overlap = 18.5
PHY-3002 : Step(73): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046328s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (101.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(74): len = 16861.3, overlap = 4.5
PHY-3002 : Step(75): len = 16514.4, overlap = 8
PHY-3002 : Step(76): len = 16104.8, overlap = 10.75
PHY-3002 : Step(77): len = 15924, overlap = 11.5
PHY-3002 : Step(78): len = 15859.7, overlap = 11.75
PHY-3002 : Step(79): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(80): len = 15925.5, overlap = 12.75
PHY-3002 : Step(81): len = 16025.6, overlap = 12.25
PHY-3002 : Step(82): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(83): len = 16130.8, overlap = 11.75
PHY-3002 : Step(84): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004125s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (378.2%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.602157s wall, 2.698817s user + 0.733205s system = 3.432022s CPU (214.2%)

RUN-1004 : used memory is 190 MB, reserved memory is 153 MB, peak memory is 296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.037378s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (125.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037897s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.541871s wall, 0.577204s user + 0.015600s system = 0.592804s CPU (109.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.012253s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (254.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.006887s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (226.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.851487s wall, 2.808018s user + 0.124801s system = 2.932819s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.993869s wall, 2.964019s user + 0.124801s system = 3.088820s CPU (103.2%)

RUN-1004 : used memory is 241 MB, reserved memory is 203 MB, peak memory is 296 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.242529s wall, 6.817244s user + 0.062400s system = 6.879644s CPU (306.8%)

RUN-1004 : used memory is 241 MB, reserved memory is 203 MB, peak memory is 297 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.269480s wall, 1.216808s user + 0.062400s system = 1.279208s CPU (100.8%)

RUN-1004 : used memory is 359 MB, reserved memory is 321 MB, peak memory is 363 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.823988s wall, 3.494422s user + 0.265202s system = 3.759624s CPU (10.2%)

RUN-1004 : used memory is 361 MB, reserved memory is 323 MB, peak memory is 364 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.644977s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (5.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 254 MB, peak memory is 364 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.081221s wall, 5.662836s user + 0.421203s system = 6.084039s CPU (12.7%)

RUN-1004 : used memory is 257 MB, reserved memory is 220 MB, peak memory is 364 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000100001
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.570318s wall, 7.534848s user + 0.093601s system = 7.628449s CPU (296.8%)

RUN-1004 : used memory is 235 MB, reserved memory is 200 MB, peak memory is 364 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.215490s wall, 1.123207s user + 0.140401s system = 1.263608s CPU (104.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 323 MB, peak memory is 364 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.514201s wall, 3.229221s user + 0.592804s system = 3.822024s CPU (10.5%)

RUN-1004 : used memory is 361 MB, reserved memory is 325 MB, peak memory is 365 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.687267s wall, 0.421203s user + 0.140401s system = 0.561604s CPU (6.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 255 MB, peak memory is 365 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.785260s wall, 5.210433s user + 0.982806s system = 6.193240s CPU (13.0%)

RUN-1004 : used memory is 258 MB, reserved memory is 221 MB, peak memory is 365 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.367436s wall, 1.326008s user + 0.124801s system = 1.450809s CPU (106.1%)

RUN-1004 : used memory is 244 MB, reserved memory is 210 MB, peak memory is 365 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080090s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (116.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(85): len = 59914.8, overlap = 13.5
PHY-3002 : Step(86): len = 49761.6, overlap = 13.5
PHY-3002 : Step(87): len = 42904.5, overlap = 13.5
PHY-3002 : Step(88): len = 37386, overlap = 13.5
PHY-3002 : Step(89): len = 33760.6, overlap = 13.5
PHY-3002 : Step(90): len = 30205.1, overlap = 13.5
PHY-3002 : Step(91): len = 27133.8, overlap = 13.5
PHY-3002 : Step(92): len = 24458.3, overlap = 13.5
PHY-3002 : Step(93): len = 22118.7, overlap = 15.25
PHY-3002 : Step(94): len = 20018, overlap = 15.25
PHY-3002 : Step(95): len = 17860.7, overlap = 16.25
PHY-3002 : Step(96): len = 16558.3, overlap = 15.75
PHY-3002 : Step(97): len = 14732.6, overlap = 15.75
PHY-3002 : Step(98): len = 13732.1, overlap = 15.75
PHY-3002 : Step(99): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(100): len = 13294.4, overlap = 13
PHY-3002 : Step(101): len = 13277.1, overlap = 13.5
PHY-3002 : Step(102): len = 13406.8, overlap = 13
PHY-3002 : Step(103): len = 13085.7, overlap = 13.5
PHY-3002 : Step(104): len = 13010, overlap = 14.5
PHY-3002 : Step(105): len = 12932, overlap = 14.75
PHY-3002 : Step(106): len = 12824.5, overlap = 19
PHY-3002 : Step(107): len = 12388.7, overlap = 15
PHY-3002 : Step(108): len = 12334, overlap = 16.25
PHY-3002 : Step(109): len = 12301.4, overlap = 21.5
PHY-3002 : Step(110): len = 12073.3, overlap = 21.75
PHY-3002 : Step(111): len = 12010.9, overlap = 13.5
PHY-3002 : Step(112): len = 12197.9, overlap = 13.75
PHY-3002 : Step(113): len = 12006.6, overlap = 11.25
PHY-3002 : Step(114): len = 11976.4, overlap = 11
PHY-3002 : Step(115): len = 12048.3, overlap = 11.25
PHY-3002 : Step(116): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(117): len = 12158.9, overlap = 11.25
PHY-3002 : Step(118): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(119): len = 12237.3, overlap = 11.25
PHY-3002 : Step(120): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(121): len = 11977.9, overlap = 15
PHY-3002 : Step(122): len = 12025.2, overlap = 15
PHY-3002 : Step(123): len = 11812.2, overlap = 15
PHY-3002 : Step(124): len = 11780, overlap = 15
PHY-3002 : Step(125): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(126): len = 11580.6, overlap = 15
PHY-3002 : Step(127): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(128): len = 11538.1, overlap = 15
PHY-3002 : Step(129): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(130): len = 11581.8, overlap = 31
PHY-3002 : Step(131): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(132): len = 11656.1, overlap = 31.25
PHY-3002 : Step(133): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(134): len = 11820.6, overlap = 29.75
PHY-3002 : Step(135): len = 12334.1, overlap = 26.5
PHY-3002 : Step(136): len = 12543.9, overlap = 26
PHY-3002 : Step(137): len = 12488.5, overlap = 26.25
PHY-3002 : Step(138): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(139): len = 12577.4, overlap = 25.75
PHY-3002 : Step(140): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(141): len = 13005.8, overlap = 24
PHY-3002 : Step(142): len = 13354, overlap = 24
PHY-3002 : Step(143): len = 13361, overlap = 22.75
PHY-3002 : Step(144): len = 13481.3, overlap = 22.25
PHY-3002 : Step(145): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(146): len = 13784.9, overlap = 21.75
PHY-3002 : Step(147): len = 13899.2, overlap = 20.5
PHY-3002 : Step(148): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(149): len = 14267.6, overlap = 19.25
PHY-3002 : Step(150): len = 14744.1, overlap = 19.75
PHY-3002 : Step(151): len = 15000.9, overlap = 21
PHY-3002 : Step(152): len = 14916.7, overlap = 20.25
PHY-3002 : Step(153): len = 14890.2, overlap = 20
PHY-3002 : Step(154): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(155): len = 15170.7, overlap = 19.5
PHY-3002 : Step(156): len = 15403.4, overlap = 18.5
PHY-3002 : Step(157): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044877s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (173.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(158): len = 16861.3, overlap = 4.5
PHY-3002 : Step(159): len = 16514.4, overlap = 8
PHY-3002 : Step(160): len = 16104.8, overlap = 10.75
PHY-3002 : Step(161): len = 15924, overlap = 11.5
PHY-3002 : Step(162): len = 15859.7, overlap = 11.75
PHY-3002 : Step(163): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(164): len = 15925.5, overlap = 12.75
PHY-3002 : Step(165): len = 16025.6, overlap = 12.25
PHY-3002 : Step(166): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(167): len = 16130.8, overlap = 11.75
PHY-3002 : Step(168): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004845s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (322.0%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.612245s wall, 2.418016s user + 0.811205s system = 3.229221s CPU (200.3%)

RUN-1004 : used memory is 246 MB, reserved memory is 211 MB, peak memory is 365 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015322s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (203.6%)

PHY-1001 : End global routing;  0.040133s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (194.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036364s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.532799s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (111.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.012866s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (121.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007829s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (199.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.136462s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.286241s wall, 1.404009s user + 0.046800s system = 1.450809s CPU (112.8%)

RUN-1004 : used memory is 259 MB, reserved memory is 222 MB, peak memory is 365 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.297057s wall, 7.316447s user + 0.015600s system = 7.332047s CPU (319.2%)

RUN-1004 : used memory is 259 MB, reserved memory is 222 MB, peak memory is 365 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.141322s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.8%)

RUN-1004 : used memory is 370 MB, reserved memory is 332 MB, peak memory is 373 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.795476s wall, 3.931225s user + 0.561604s system = 4.492829s CPU (12.2%)

RUN-1004 : used memory is 371 MB, reserved memory is 334 MB, peak memory is 375 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.629241s wall, 0.436803s user + 0.234002s system = 0.670804s CPU (7.8%)

RUN-1004 : used memory is 301 MB, reserved memory is 263 MB, peak memory is 375 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.957950s wall, 5.974838s user + 0.904806s system = 6.879644s CPU (14.3%)

RUN-1004 : used memory is 266 MB, reserved memory is 228 MB, peak memory is 375 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000011011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.282137s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (104.6%)

RUN-1004 : used memory is 256 MB, reserved memory is 221 MB, peak memory is 375 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065283s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (119.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 59914.8, overlap = 13.5
PHY-3002 : Step(170): len = 49761.6, overlap = 13.5
PHY-3002 : Step(171): len = 42904.5, overlap = 13.5
PHY-3002 : Step(172): len = 37386, overlap = 13.5
PHY-3002 : Step(173): len = 33760.6, overlap = 13.5
PHY-3002 : Step(174): len = 30205.1, overlap = 13.5
PHY-3002 : Step(175): len = 27133.8, overlap = 13.5
PHY-3002 : Step(176): len = 24458.3, overlap = 13.5
PHY-3002 : Step(177): len = 22118.7, overlap = 15.25
PHY-3002 : Step(178): len = 20018, overlap = 15.25
PHY-3002 : Step(179): len = 17860.7, overlap = 16.25
PHY-3002 : Step(180): len = 16558.3, overlap = 15.75
PHY-3002 : Step(181): len = 14732.6, overlap = 15.75
PHY-3002 : Step(182): len = 13732.1, overlap = 15.75
PHY-3002 : Step(183): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(184): len = 13294.4, overlap = 13
PHY-3002 : Step(185): len = 13277.1, overlap = 13.5
PHY-3002 : Step(186): len = 13406.8, overlap = 13
PHY-3002 : Step(187): len = 13085.7, overlap = 13.5
PHY-3002 : Step(188): len = 13010, overlap = 14.5
PHY-3002 : Step(189): len = 12932, overlap = 14.75
PHY-3002 : Step(190): len = 12824.5, overlap = 19
PHY-3002 : Step(191): len = 12388.7, overlap = 15
PHY-3002 : Step(192): len = 12334, overlap = 16.25
PHY-3002 : Step(193): len = 12301.4, overlap = 21.5
PHY-3002 : Step(194): len = 12073.3, overlap = 21.75
PHY-3002 : Step(195): len = 12010.9, overlap = 13.5
PHY-3002 : Step(196): len = 12197.9, overlap = 13.75
PHY-3002 : Step(197): len = 12006.6, overlap = 11.25
PHY-3002 : Step(198): len = 11976.4, overlap = 11
PHY-3002 : Step(199): len = 12048.3, overlap = 11.25
PHY-3002 : Step(200): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(201): len = 12158.9, overlap = 11.25
PHY-3002 : Step(202): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(203): len = 12237.3, overlap = 11.25
PHY-3002 : Step(204): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003522s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (885.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(205): len = 11977.9, overlap = 15
PHY-3002 : Step(206): len = 12025.2, overlap = 15
PHY-3002 : Step(207): len = 11812.2, overlap = 15
PHY-3002 : Step(208): len = 11780, overlap = 15
PHY-3002 : Step(209): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(210): len = 11580.6, overlap = 15
PHY-3002 : Step(211): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(212): len = 11538.1, overlap = 15
PHY-3002 : Step(213): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(214): len = 11581.8, overlap = 31
PHY-3002 : Step(215): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(216): len = 11656.1, overlap = 31.25
PHY-3002 : Step(217): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(218): len = 11820.6, overlap = 29.75
PHY-3002 : Step(219): len = 12334.1, overlap = 26.5
PHY-3002 : Step(220): len = 12543.9, overlap = 26
PHY-3002 : Step(221): len = 12488.5, overlap = 26.25
PHY-3002 : Step(222): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(223): len = 12577.4, overlap = 25.75
PHY-3002 : Step(224): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(225): len = 13005.8, overlap = 24
PHY-3002 : Step(226): len = 13354, overlap = 24
PHY-3002 : Step(227): len = 13361, overlap = 22.75
PHY-3002 : Step(228): len = 13481.3, overlap = 22.25
PHY-3002 : Step(229): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(230): len = 13784.9, overlap = 21.75
PHY-3002 : Step(231): len = 13899.2, overlap = 20.5
PHY-3002 : Step(232): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(233): len = 14267.6, overlap = 19.25
PHY-3002 : Step(234): len = 14744.1, overlap = 19.75
PHY-3002 : Step(235): len = 15000.9, overlap = 21
PHY-3002 : Step(236): len = 14916.7, overlap = 20.25
PHY-3002 : Step(237): len = 14890.2, overlap = 20
PHY-3002 : Step(238): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(239): len = 15170.7, overlap = 19.5
PHY-3002 : Step(240): len = 15403.4, overlap = 18.5
PHY-3002 : Step(241): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050760s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (92.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(242): len = 16861.3, overlap = 4.5
PHY-3002 : Step(243): len = 16514.4, overlap = 8
PHY-3002 : Step(244): len = 16104.8, overlap = 10.75
PHY-3002 : Step(245): len = 15924, overlap = 11.5
PHY-3002 : Step(246): len = 15859.7, overlap = 11.75
PHY-3002 : Step(247): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(248): len = 15925.5, overlap = 12.75
PHY-3002 : Step(249): len = 16025.6, overlap = 12.25
PHY-3002 : Step(250): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(251): len = 16130.8, overlap = 11.75
PHY-3002 : Step(252): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005496s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (283.8%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.674949s wall, 2.308815s user + 0.608404s system = 2.917219s CPU (174.2%)

RUN-1004 : used memory is 258 MB, reserved memory is 222 MB, peak memory is 375 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015578s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (200.3%)

PHY-1001 : End global routing;  0.041733s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (149.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038361s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (81.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.524256s wall, 0.608404s user + 0.031200s system = 0.639604s CPU (122.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.013086s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007642s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (204.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.091441s wall, 1.154407s user + 0.046800s system = 1.201208s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.240894s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (109.4%)

RUN-1004 : used memory is 265 MB, reserved memory is 228 MB, peak memory is 375 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.291853s wall, 7.113646s user + 0.078001s system = 7.191646s CPU (313.8%)

RUN-1004 : used memory is 266 MB, reserved memory is 229 MB, peak memory is 375 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.159602s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.2%)

RUN-1004 : used memory is 371 MB, reserved memory is 334 MB, peak memory is 375 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.104721s wall, 4.149627s user + 0.546003s system = 4.695630s CPU (12.7%)

RUN-1004 : used memory is 373 MB, reserved memory is 336 MB, peak memory is 376 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.652897s wall, 0.546003s user + 0.109201s system = 0.655204s CPU (7.6%)

RUN-1004 : used memory is 303 MB, reserved memory is 266 MB, peak memory is 376 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.296000s wall, 6.349241s user + 0.733205s system = 7.082445s CPU (14.7%)

RUN-1004 : used memory is 269 MB, reserved memory is 231 MB, peak memory is 376 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000011010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(72)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.299881s wall, 1.248008s user + 0.093601s system = 1.341609s CPU (103.2%)

RUN-1004 : used memory is 259 MB, reserved memory is 223 MB, peak memory is 376 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066689s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 59914.8, overlap = 13.5
PHY-3002 : Step(254): len = 49761.6, overlap = 13.5
PHY-3002 : Step(255): len = 42904.5, overlap = 13.5
PHY-3002 : Step(256): len = 37386, overlap = 13.5
PHY-3002 : Step(257): len = 33760.6, overlap = 13.5
PHY-3002 : Step(258): len = 30205.1, overlap = 13.5
PHY-3002 : Step(259): len = 27133.8, overlap = 13.5
PHY-3002 : Step(260): len = 24458.3, overlap = 13.5
PHY-3002 : Step(261): len = 22118.7, overlap = 15.25
PHY-3002 : Step(262): len = 20018, overlap = 15.25
PHY-3002 : Step(263): len = 17860.7, overlap = 16.25
PHY-3002 : Step(264): len = 16558.3, overlap = 15.75
PHY-3002 : Step(265): len = 14732.6, overlap = 15.75
PHY-3002 : Step(266): len = 13732.1, overlap = 15.75
PHY-3002 : Step(267): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(268): len = 13294.4, overlap = 13
PHY-3002 : Step(269): len = 13277.1, overlap = 13.5
PHY-3002 : Step(270): len = 13406.8, overlap = 13
PHY-3002 : Step(271): len = 13085.7, overlap = 13.5
PHY-3002 : Step(272): len = 13010, overlap = 14.5
PHY-3002 : Step(273): len = 12932, overlap = 14.75
PHY-3002 : Step(274): len = 12824.5, overlap = 19
PHY-3002 : Step(275): len = 12388.7, overlap = 15
PHY-3002 : Step(276): len = 12334, overlap = 16.25
PHY-3002 : Step(277): len = 12301.4, overlap = 21.5
PHY-3002 : Step(278): len = 12073.3, overlap = 21.75
PHY-3002 : Step(279): len = 12010.9, overlap = 13.5
PHY-3002 : Step(280): len = 12197.9, overlap = 13.75
PHY-3002 : Step(281): len = 12006.6, overlap = 11.25
PHY-3002 : Step(282): len = 11976.4, overlap = 11
PHY-3002 : Step(283): len = 12048.3, overlap = 11.25
PHY-3002 : Step(284): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(285): len = 12158.9, overlap = 11.25
PHY-3002 : Step(286): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(287): len = 12237.3, overlap = 11.25
PHY-3002 : Step(288): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003969s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (393.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(289): len = 11977.9, overlap = 15
PHY-3002 : Step(290): len = 12025.2, overlap = 15
PHY-3002 : Step(291): len = 11812.2, overlap = 15
PHY-3002 : Step(292): len = 11780, overlap = 15
PHY-3002 : Step(293): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(294): len = 11580.6, overlap = 15
PHY-3002 : Step(295): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(296): len = 11538.1, overlap = 15
PHY-3002 : Step(297): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(298): len = 11581.8, overlap = 31
PHY-3002 : Step(299): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(300): len = 11656.1, overlap = 31.25
PHY-3002 : Step(301): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(302): len = 11820.6, overlap = 29.75
PHY-3002 : Step(303): len = 12334.1, overlap = 26.5
PHY-3002 : Step(304): len = 12543.9, overlap = 26
PHY-3002 : Step(305): len = 12488.5, overlap = 26.25
PHY-3002 : Step(306): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(307): len = 12577.4, overlap = 25.75
PHY-3002 : Step(308): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(309): len = 13005.8, overlap = 24
PHY-3002 : Step(310): len = 13354, overlap = 24
PHY-3002 : Step(311): len = 13361, overlap = 22.75
PHY-3002 : Step(312): len = 13481.3, overlap = 22.25
PHY-3002 : Step(313): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(314): len = 13784.9, overlap = 21.75
PHY-3002 : Step(315): len = 13899.2, overlap = 20.5
PHY-3002 : Step(316): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(317): len = 14267.6, overlap = 19.25
PHY-3002 : Step(318): len = 14744.1, overlap = 19.75
PHY-3002 : Step(319): len = 15000.9, overlap = 21
PHY-3002 : Step(320): len = 14916.7, overlap = 20.25
PHY-3002 : Step(321): len = 14890.2, overlap = 20
PHY-3002 : Step(322): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(323): len = 15170.7, overlap = 19.5
PHY-3002 : Step(324): len = 15403.4, overlap = 18.5
PHY-3002 : Step(325): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045258s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (241.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(326): len = 16861.3, overlap = 4.5
PHY-3002 : Step(327): len = 16514.4, overlap = 8
PHY-3002 : Step(328): len = 16104.8, overlap = 10.75
PHY-3002 : Step(329): len = 15924, overlap = 11.5
PHY-3002 : Step(330): len = 15859.7, overlap = 11.75
PHY-3002 : Step(331): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(332): len = 15925.5, overlap = 12.75
PHY-3002 : Step(333): len = 16025.6, overlap = 12.25
PHY-3002 : Step(334): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(335): len = 16130.8, overlap = 11.75
PHY-3002 : Step(336): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.780835s wall, 2.527216s user + 0.873606s system = 3.400822s CPU (191.0%)

RUN-1004 : used memory is 259 MB, reserved memory is 223 MB, peak memory is 376 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014973s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.2%)

PHY-1001 : End global routing;  0.043381s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (143.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036265s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.526007s wall, 0.530403s user + 0.031200s system = 0.561604s CPU (106.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.013000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.009139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.123577s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.280418s wall, 1.372809s user + 0.046800s system = 1.419609s CPU (110.9%)

RUN-1004 : used memory is 266 MB, reserved memory is 229 MB, peak memory is 376 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.358197s wall, 7.737650s user + 0.015600s system = 7.753250s CPU (328.8%)

RUN-1004 : used memory is 267 MB, reserved memory is 229 MB, peak memory is 376 MB
GUI-1001 : User opens chip watcher ...
GUI-1001 : Delete bram32k_addr[0]_group successfully
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_1' is not permitted in src/quick_start.v(63)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_2' is not permitted in src/quick_start.v(64)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_1' is not permitted in src/quick_start.v(68)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_2' is not permitted in src/quick_start.v(69)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(99)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_1' is not permitted in src/quick_start.v(63)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_2' is not permitted in src/quick_start.v(64)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_1' is not permitted in src/quick_start.v(68)
HDL-8007 ERROR: procedural assignment to a non-register 'bram32k_out_2' is not permitted in src/quick_start.v(69)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(99)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(72)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.283124s wall, 1.279208s user + 0.109201s system = 1.388409s CPU (108.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 233 MB, peak memory is 376 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066609s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (117.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 59914.8, overlap = 13.5
PHY-3002 : Step(338): len = 49761.6, overlap = 13.5
PHY-3002 : Step(339): len = 42904.5, overlap = 13.5
PHY-3002 : Step(340): len = 37386, overlap = 13.5
PHY-3002 : Step(341): len = 33760.6, overlap = 13.5
PHY-3002 : Step(342): len = 30205.1, overlap = 13.5
PHY-3002 : Step(343): len = 27133.8, overlap = 13.5
PHY-3002 : Step(344): len = 24458.3, overlap = 13.5
PHY-3002 : Step(345): len = 22118.7, overlap = 15.25
PHY-3002 : Step(346): len = 20018, overlap = 15.25
PHY-3002 : Step(347): len = 17860.7, overlap = 16.25
PHY-3002 : Step(348): len = 16558.3, overlap = 15.75
PHY-3002 : Step(349): len = 14732.6, overlap = 15.75
PHY-3002 : Step(350): len = 13732.1, overlap = 15.75
PHY-3002 : Step(351): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(352): len = 13294.4, overlap = 13
PHY-3002 : Step(353): len = 13277.1, overlap = 13.5
PHY-3002 : Step(354): len = 13406.8, overlap = 13
PHY-3002 : Step(355): len = 13085.7, overlap = 13.5
PHY-3002 : Step(356): len = 13010, overlap = 14.5
PHY-3002 : Step(357): len = 12932, overlap = 14.75
PHY-3002 : Step(358): len = 12824.5, overlap = 19
PHY-3002 : Step(359): len = 12388.7, overlap = 15
PHY-3002 : Step(360): len = 12334, overlap = 16.25
PHY-3002 : Step(361): len = 12301.4, overlap = 21.5
PHY-3002 : Step(362): len = 12073.3, overlap = 21.75
PHY-3002 : Step(363): len = 12010.9, overlap = 13.5
PHY-3002 : Step(364): len = 12197.9, overlap = 13.75
PHY-3002 : Step(365): len = 12006.6, overlap = 11.25
PHY-3002 : Step(366): len = 11976.4, overlap = 11
PHY-3002 : Step(367): len = 12048.3, overlap = 11.25
PHY-3002 : Step(368): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(369): len = 12158.9, overlap = 11.25
PHY-3002 : Step(370): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(371): len = 12237.3, overlap = 11.25
PHY-3002 : Step(372): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(373): len = 11977.9, overlap = 15
PHY-3002 : Step(374): len = 12025.2, overlap = 15
PHY-3002 : Step(375): len = 11812.2, overlap = 15
PHY-3002 : Step(376): len = 11780, overlap = 15
PHY-3002 : Step(377): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(378): len = 11580.6, overlap = 15
PHY-3002 : Step(379): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(380): len = 11538.1, overlap = 15
PHY-3002 : Step(381): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(382): len = 11581.8, overlap = 31
PHY-3002 : Step(383): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(384): len = 11656.1, overlap = 31.25
PHY-3002 : Step(385): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(386): len = 11820.6, overlap = 29.75
PHY-3002 : Step(387): len = 12334.1, overlap = 26.5
PHY-3002 : Step(388): len = 12543.9, overlap = 26
PHY-3002 : Step(389): len = 12488.5, overlap = 26.25
PHY-3002 : Step(390): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(391): len = 12577.4, overlap = 25.75
PHY-3002 : Step(392): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(393): len = 13005.8, overlap = 24
PHY-3002 : Step(394): len = 13354, overlap = 24
PHY-3002 : Step(395): len = 13361, overlap = 22.75
PHY-3002 : Step(396): len = 13481.3, overlap = 22.25
PHY-3002 : Step(397): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(398): len = 13784.9, overlap = 21.75
PHY-3002 : Step(399): len = 13899.2, overlap = 20.5
PHY-3002 : Step(400): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(401): len = 14267.6, overlap = 19.25
PHY-3002 : Step(402): len = 14744.1, overlap = 19.75
PHY-3002 : Step(403): len = 15000.9, overlap = 21
PHY-3002 : Step(404): len = 14916.7, overlap = 20.25
PHY-3002 : Step(405): len = 14890.2, overlap = 20
PHY-3002 : Step(406): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(407): len = 15170.7, overlap = 19.5
PHY-3002 : Step(408): len = 15403.4, overlap = 18.5
PHY-3002 : Step(409): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046370s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (168.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(410): len = 16861.3, overlap = 4.5
PHY-3002 : Step(411): len = 16514.4, overlap = 8
PHY-3002 : Step(412): len = 16104.8, overlap = 10.75
PHY-3002 : Step(413): len = 15924, overlap = 11.5
PHY-3002 : Step(414): len = 15859.7, overlap = 11.75
PHY-3002 : Step(415): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(416): len = 15925.5, overlap = 12.75
PHY-3002 : Step(417): len = 16025.6, overlap = 12.25
PHY-3002 : Step(418): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(419): len = 16130.8, overlap = 11.75
PHY-3002 : Step(420): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.620693s wall, 2.402415s user + 0.639604s system = 3.042019s CPU (187.7%)

RUN-1004 : used memory is 271 MB, reserved memory is 233 MB, peak memory is 376 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015841s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (197.0%)

PHY-1001 : End global routing;  0.045151s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (138.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038397s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (121.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.542644s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (115.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.012990s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.102907s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.255929s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (109.3%)

RUN-1004 : used memory is 276 MB, reserved memory is 238 MB, peak memory is 376 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.567420s wall, 7.644049s user + 0.046800s system = 7.690849s CPU (299.6%)

RUN-1004 : used memory is 277 MB, reserved memory is 238 MB, peak memory is 376 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.163819s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (104.6%)

RUN-1004 : used memory is 391 MB, reserved memory is 354 MB, peak memory is 395 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.016963s wall, 3.900025s user + 0.514803s system = 4.414828s CPU (11.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 356 MB, peak memory is 397 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.674105s wall, 0.546003s user + 0.156001s system = 0.702005s CPU (8.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 286 MB, peak memory is 397 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.218775s wall, 6.099639s user + 0.842405s system = 6.942044s CPU (14.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 271 MB, peak memory is 397 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(72)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.355610s wall, 1.279208s user + 0.156001s system = 1.435209s CPU (105.9%)

RUN-1004 : used memory is 277 MB, reserved memory is 241 MB, peak memory is 397 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064973s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (120.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(421): len = 59914.8, overlap = 13.5
PHY-3002 : Step(422): len = 49761.6, overlap = 13.5
PHY-3002 : Step(423): len = 42904.5, overlap = 13.5
PHY-3002 : Step(424): len = 37386, overlap = 13.5
PHY-3002 : Step(425): len = 33760.6, overlap = 13.5
PHY-3002 : Step(426): len = 30205.1, overlap = 13.5
PHY-3002 : Step(427): len = 27133.8, overlap = 13.5
PHY-3002 : Step(428): len = 24458.3, overlap = 13.5
PHY-3002 : Step(429): len = 22118.7, overlap = 15.25
PHY-3002 : Step(430): len = 20018, overlap = 15.25
PHY-3002 : Step(431): len = 17860.7, overlap = 16.25
PHY-3002 : Step(432): len = 16558.3, overlap = 15.75
PHY-3002 : Step(433): len = 14732.6, overlap = 15.75
PHY-3002 : Step(434): len = 13732.1, overlap = 15.75
PHY-3002 : Step(435): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(436): len = 13294.4, overlap = 13
PHY-3002 : Step(437): len = 13277.1, overlap = 13.5
PHY-3002 : Step(438): len = 13406.8, overlap = 13
PHY-3002 : Step(439): len = 13085.7, overlap = 13.5
PHY-3002 : Step(440): len = 13010, overlap = 14.5
PHY-3002 : Step(441): len = 12932, overlap = 14.75
PHY-3002 : Step(442): len = 12824.5, overlap = 19
PHY-3002 : Step(443): len = 12388.7, overlap = 15
PHY-3002 : Step(444): len = 12334, overlap = 16.25
PHY-3002 : Step(445): len = 12301.4, overlap = 21.5
PHY-3002 : Step(446): len = 12073.3, overlap = 21.75
PHY-3002 : Step(447): len = 12010.9, overlap = 13.5
PHY-3002 : Step(448): len = 12197.9, overlap = 13.75
PHY-3002 : Step(449): len = 12006.6, overlap = 11.25
PHY-3002 : Step(450): len = 11976.4, overlap = 11
PHY-3002 : Step(451): len = 12048.3, overlap = 11.25
PHY-3002 : Step(452): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(453): len = 12158.9, overlap = 11.25
PHY-3002 : Step(454): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(455): len = 12237.3, overlap = 11.25
PHY-3002 : Step(456): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003481s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (448.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(457): len = 11977.9, overlap = 15
PHY-3002 : Step(458): len = 12025.2, overlap = 15
PHY-3002 : Step(459): len = 11812.2, overlap = 15
PHY-3002 : Step(460): len = 11780, overlap = 15
PHY-3002 : Step(461): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(462): len = 11580.6, overlap = 15
PHY-3002 : Step(463): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(464): len = 11538.1, overlap = 15
PHY-3002 : Step(465): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(466): len = 11581.8, overlap = 31
PHY-3002 : Step(467): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(468): len = 11656.1, overlap = 31.25
PHY-3002 : Step(469): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(470): len = 11820.6, overlap = 29.75
PHY-3002 : Step(471): len = 12334.1, overlap = 26.5
PHY-3002 : Step(472): len = 12543.9, overlap = 26
PHY-3002 : Step(473): len = 12488.5, overlap = 26.25
PHY-3002 : Step(474): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(475): len = 12577.4, overlap = 25.75
PHY-3002 : Step(476): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(477): len = 13005.8, overlap = 24
PHY-3002 : Step(478): len = 13354, overlap = 24
PHY-3002 : Step(479): len = 13361, overlap = 22.75
PHY-3002 : Step(480): len = 13481.3, overlap = 22.25
PHY-3002 : Step(481): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(482): len = 13784.9, overlap = 21.75
PHY-3002 : Step(483): len = 13899.2, overlap = 20.5
PHY-3002 : Step(484): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(485): len = 14267.6, overlap = 19.25
PHY-3002 : Step(486): len = 14744.1, overlap = 19.75
PHY-3002 : Step(487): len = 15000.9, overlap = 21
PHY-3002 : Step(488): len = 14916.7, overlap = 20.25
PHY-3002 : Step(489): len = 14890.2, overlap = 20
PHY-3002 : Step(490): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(491): len = 15170.7, overlap = 19.5
PHY-3002 : Step(492): len = 15403.4, overlap = 18.5
PHY-3002 : Step(493): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042971s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (181.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(494): len = 16861.3, overlap = 4.5
PHY-3002 : Step(495): len = 16514.4, overlap = 8
PHY-3002 : Step(496): len = 16104.8, overlap = 10.75
PHY-3002 : Step(497): len = 15924, overlap = 11.5
PHY-3002 : Step(498): len = 15859.7, overlap = 11.75
PHY-3002 : Step(499): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(500): len = 15925.5, overlap = 12.75
PHY-3002 : Step(501): len = 16025.6, overlap = 12.25
PHY-3002 : Step(502): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(503): len = 16130.8, overlap = 11.75
PHY-3002 : Step(504): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004480s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (348.2%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.623097s wall, 2.106013s user + 0.748805s system = 2.854818s CPU (175.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 241 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018526s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (168.4%)

PHY-1001 : End global routing;  0.044544s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (175.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039124s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.542456s wall, 0.608404s user + 0.046800s system = 0.655204s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.013612s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.123376s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.276609s wall, 1.326008s user + 0.124801s system = 1.450809s CPU (113.6%)

RUN-1004 : used memory is 290 MB, reserved memory is 252 MB, peak memory is 397 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.271272s wall, 6.645643s user + 0.046800s system = 6.692443s CPU (294.7%)

RUN-1004 : used memory is 291 MB, reserved memory is 252 MB, peak memory is 397 MB
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(72)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 151/47 useful/useless nets, 110/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 150/1 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               1
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |4      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 156/0 useful/useless nets, 114/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 170/0 useful/useless nets, 128/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 170/0 useful/useless nets, 128/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 210/0 useful/useless nets, 168/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 17 (2.47), #lev = 4 (3.06)
SYN-3001 : Mapper mapped 30 instances into 19 LUTs, name keeping = 84%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 197/0 useful/useless nets, 155/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 19 LUT to BLE ...
SYN-4008 : Packed 19 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 42/114 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   38   out of   4480    0.85%
#le                    70
  #lut only            32   out of     70   45.71%
  #reg only            23   out of     70   32.86%
  #lut&reg             15   out of     70   21.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |70    |47    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 768/177 useful/useless nets, 609/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 585/183 useful/useless nets, 426/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 585/0 useful/useless nets, 426/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 618/0 useful/useless nets, 461/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 613/0 useful/useless nets, 456/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 708/0 useful/useless nets, 551/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 695/0 useful/useless nets, 538/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 864/6 useful/useless nets, 707/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 758/0 useful/useless nets, 601/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/406 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.309035s wall, 1.263608s user + 0.171601s system = 1.435209s CPU (109.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 252 MB, peak memory is 397 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 243 instances
RUN-1001 : 113 mslices, 113 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 590 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 173 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 241 instances, 226 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2024, tnet num: 588, tinst num: 241, tnode num: 2676, tedge num: 3433.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 302 clock pins, and constraint 648 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067759s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (92.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 86055.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(505): len = 67705.6, overlap = 13.5
PHY-3002 : Step(506): len = 57969, overlap = 13.5
PHY-3002 : Step(507): len = 50179.7, overlap = 13.5
PHY-3002 : Step(508): len = 43794.1, overlap = 13.5
PHY-3002 : Step(509): len = 38918.1, overlap = 13.5
PHY-3002 : Step(510): len = 34482.9, overlap = 14.25
PHY-3002 : Step(511): len = 30656.4, overlap = 13.5
PHY-3002 : Step(512): len = 27152.4, overlap = 14.25
PHY-3002 : Step(513): len = 24137.3, overlap = 15.75
PHY-3002 : Step(514): len = 21539.3, overlap = 15.75
PHY-3002 : Step(515): len = 19435, overlap = 16.5
PHY-3002 : Step(516): len = 16599.3, overlap = 20.25
PHY-3002 : Step(517): len = 15430.5, overlap = 22
PHY-3002 : Step(518): len = 13932.3, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02211e-05
PHY-3002 : Step(519): len = 13903.1, overlap = 17
PHY-3002 : Step(520): len = 14093.1, overlap = 18.25
PHY-3002 : Step(521): len = 14156.9, overlap = 18.25
PHY-3002 : Step(522): len = 13962.6, overlap = 18.5
PHY-3002 : Step(523): len = 13392.8, overlap = 19.25
PHY-3002 : Step(524): len = 13032.6, overlap = 22.5
PHY-3002 : Step(525): len = 12931.6, overlap = 22.75
PHY-3002 : Step(526): len = 13047.8, overlap = 23.25
PHY-3002 : Step(527): len = 12915.6, overlap = 23.25
PHY-3002 : Step(528): len = 12874.3, overlap = 22.25
PHY-3002 : Step(529): len = 12925.3, overlap = 21.75
PHY-3002 : Step(530): len = 12515.1, overlap = 21.75
PHY-3002 : Step(531): len = 12454.7, overlap = 20.75
PHY-3002 : Step(532): len = 12490.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04423e-05
PHY-3002 : Step(533): len = 12560.6, overlap = 20.5
PHY-3002 : Step(534): len = 12602.7, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.08845e-05
PHY-3002 : Step(535): len = 12528.3, overlap = 20
PHY-3002 : Step(536): len = 12541.6, overlap = 20
PHY-3002 : Step(537): len = 12694.5, overlap = 20
PHY-3002 : Step(538): len = 12740.4, overlap = 19.75
PHY-3002 : Step(539): len = 12671.7, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.07252e-06
PHY-3002 : Step(540): len = 12519.3, overlap = 14.75
PHY-3002 : Step(541): len = 12532.2, overlap = 15
PHY-3002 : Step(542): len = 12354.3, overlap = 15.25
PHY-3002 : Step(543): len = 12301.2, overlap = 15.25
PHY-3002 : Step(544): len = 12250.7, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14503e-06
PHY-3002 : Step(545): len = 12150.2, overlap = 15.25
PHY-3002 : Step(546): len = 12160.7, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29007e-06
PHY-3002 : Step(547): len = 12135.6, overlap = 14.75
PHY-3002 : Step(548): len = 12135.6, overlap = 14.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9211e-06
PHY-3002 : Step(549): len = 12198.1, overlap = 31
PHY-3002 : Step(550): len = 12198.1, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.8422e-06
PHY-3002 : Step(551): len = 12326.3, overlap = 31
PHY-3002 : Step(552): len = 12448.4, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96844e-05
PHY-3002 : Step(553): len = 12500.9, overlap = 29.25
PHY-3002 : Step(554): len = 13171.9, overlap = 26.75
PHY-3002 : Step(555): len = 13434, overlap = 26.25
PHY-3002 : Step(556): len = 13402.6, overlap = 24.75
PHY-3002 : Step(557): len = 13402.6, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.93688e-05
PHY-3002 : Step(558): len = 13614.2, overlap = 26.25
PHY-3002 : Step(559): len = 13896, overlap = 25.5
PHY-3002 : Step(560): len = 14171.5, overlap = 24.25
PHY-3002 : Step(561): len = 14028.4, overlap = 24
PHY-3002 : Step(562): len = 13964.2, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.87376e-05
PHY-3002 : Step(563): len = 14373.7, overlap = 23.25
PHY-3002 : Step(564): len = 14913.2, overlap = 23.25
PHY-3002 : Step(565): len = 15173.4, overlap = 24.75
PHY-3002 : Step(566): len = 15083, overlap = 24.75
PHY-3002 : Step(567): len = 14972.5, overlap = 24.25
PHY-3002 : Step(568): len = 14918.2, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000146715
PHY-3002 : Step(569): len = 15197.2, overlap = 24
PHY-3002 : Step(570): len = 15423.2, overlap = 24.5
PHY-3002 : Step(571): len = 15564.4, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000293429
PHY-3002 : Step(572): len = 15926.7, overlap = 24.5
PHY-3002 : Step(573): len = 16339.6, overlap = 23.5
PHY-3002 : Step(574): len = 16655.5, overlap = 21
PHY-3002 : Step(575): len = 16765.3, overlap = 20
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000586858
PHY-3002 : Step(576): len = 17030.1, overlap = 19.25
PHY-3002 : Step(577): len = 17251.1, overlap = 18.25
PHY-3002 : Step(578): len = 17523.5, overlap = 18.75
PHY-3002 : Step(579): len = 17572.9, overlap = 19
PHY-3002 : Step(580): len = 17463.4, overlap = 17.75
PHY-3002 : Step(581): len = 17410.6, overlap = 17.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00110434
PHY-3002 : Step(582): len = 17646.6, overlap = 17.5
PHY-3002 : Step(583): len = 17801.7, overlap = 17.75
PHY-3002 : Step(584): len = 17975.3, overlap = 18.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00220868
PHY-3002 : Step(585): len = 18085.9, overlap = 17.75
PHY-3002 : Step(586): len = 18215.8, overlap = 17.25
PHY-3002 : Step(587): len = 18462.7, overlap = 17
PHY-3002 : Step(588): len = 18473.5, overlap = 16.75
PHY-3002 : Step(589): len = 18434.6, overlap = 17.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00417084
PHY-3002 : Step(590): len = 18521.3, overlap = 16.75
PHY-3002 : Step(591): len = 18585.7, overlap = 16.5
PHY-3002 : Step(592): len = 18745, overlap = 16.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00834167
PHY-3002 : Step(593): len = 18840.8, overlap = 16.75
PHY-3002 : Step(594): len = 18960.5, overlap = 16.5
PHY-3002 : Step(595): len = 19026.9, overlap = 16.5
PHY-3002 : Step(596): len = 19047.9, overlap = 16.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0126664
PHY-3002 : Step(597): len = 19072.6, overlap = 16.5
PHY-3002 : Step(598): len = 19120.7, overlap = 16.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0164523
PHY-3002 : Step(599): len = 19134, overlap = 16.25
PHY-3002 : Step(600): len = 19206.2, overlap = 17
PHY-3002 : Step(601): len = 19288.2, overlap = 16.75
PHY-3002 : Step(602): len = 19285.5, overlap = 16.75
PHY-3002 : Step(603): len = 19289.9, overlap = 16.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0322851
PHY-3002 : Step(604): len = 19336.5, overlap = 16.75
PHY-3002 : Step(605): len = 19380.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066325s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (117.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.001277
PHY-3002 : Step(606): len = 19961.1, overlap = 1.75
PHY-3002 : Step(607): len = 19688.4, overlap = 5.5
PHY-3002 : Step(608): len = 19137.6, overlap = 8.5
PHY-3002 : Step(609): len = 18971.3, overlap = 9.5
PHY-3002 : Step(610): len = 18753.6, overlap = 10.5
PHY-3002 : Step(611): len = 18651.1, overlap = 10.25
PHY-3002 : Step(612): len = 18497.5, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00240205
PHY-3002 : Step(613): len = 18596.4, overlap = 12.75
PHY-3002 : Step(614): len = 18648.6, overlap = 12.75
PHY-3002 : Step(615): len = 18651.5, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00461485
PHY-3002 : Step(616): len = 18709.2, overlap = 12.5
PHY-3002 : Step(617): len = 18766.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005308s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (293.9%)

PHY-3001 : Legalized: Len = 19271.5, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 19465.5, Over = 0
RUN-1003 : finish command "place" in  2.254158s wall, 3.775224s user + 0.951606s system = 4.726830s CPU (209.7%)

RUN-1004 : used memory is 291 MB, reserved memory is 252 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 163 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 128
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 243 instances
RUN-1001 : 113 mslices, 113 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 590 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 173 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 26536, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 26656, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 26728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012982s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.039289s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (39.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046389s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (134.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 41216, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.683597s wall, 0.936006s user + 0.031200s system = 0.967206s CPU (141.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41192, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41208
PHY-1001 : End DR Iter 2; 0.009608s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (324.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.298868s wall, 1.575610s user + 0.062400s system = 1.638011s CPU (126.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.448172s wall, 1.731611s user + 0.062400s system = 1.794012s CPU (123.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 254 MB, peak memory is 397 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  267   out of   4480    5.96%
#le                   445
  #lut only           178   out of    445   40.00%
  #reg only           155   out of    445   34.83%
  #lut&reg            112   out of    445   25.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 243
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 590, pip num: 4510
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 478 valid insts, and 12286 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.066255s wall, 9.422460s user + 0.031200s system = 9.453661s CPU (308.3%)

RUN-1004 : used memory is 291 MB, reserved memory is 253 MB, peak memory is 397 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.172586s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (99.8%)

RUN-1004 : used memory is 408 MB, reserved memory is 369 MB, peak memory is 411 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.026528s wall, 3.073220s user + 0.249602s system = 3.322821s CPU (9.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 371 MB, peak memory is 413 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.599978s wall, 0.405603s user + 0.109201s system = 0.514803s CPU (6.0%)

RUN-1004 : used memory is 341 MB, reserved memory is 302 MB, peak memory is 413 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.196935s wall, 5.101233s user + 0.468003s system = 5.569236s CPU (11.8%)

RUN-1004 : used memory is 321 MB, reserved memory is 284 MB, peak memory is 413 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(72)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(72) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 151/47 useful/useless nets, 110/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 150/1 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               1
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |4      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 156/0 useful/useless nets, 114/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 169/0 useful/useless nets, 127/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 169/0 useful/useless nets, 127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 209/0 useful/useless nets, 167/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 17 (2.47), #lev = 4 (3.06)
SYN-3001 : Mapper mapped 29 instances into 19 LUTs, name keeping = 84%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 197/0 useful/useless nets, 155/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 19 LUT to BLE ...
SYN-4008 : Packed 19 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 42/114 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   38   out of   4480    0.85%
#le                    70
  #lut only            32   out of     70   45.71%
  #reg only            23   out of     70   32.86%
  #lut&reg             15   out of     70   21.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |70    |47    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 768/177 useful/useless nets, 609/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 585/183 useful/useless nets, 426/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 585/0 useful/useless nets, 426/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 618/0 useful/useless nets, 461/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 613/0 useful/useless nets, 456/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 708/0 useful/useless nets, 551/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 695/0 useful/useless nets, 538/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 864/6 useful/useless nets, 707/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 758/0 useful/useless nets, 601/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/406 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.310355s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (104.8%)

RUN-1004 : used memory is 301 MB, reserved memory is 263 MB, peak memory is 413 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 243 instances
RUN-1001 : 113 mslices, 113 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 590 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 173 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 241 instances, 226 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2024, tnet num: 588, tinst num: 241, tnode num: 2676, tedge num: 3433.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 302 clock pins, and constraint 648 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069846s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 86055.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(618): len = 67705.6, overlap = 13.5
PHY-3002 : Step(619): len = 57969, overlap = 13.5
PHY-3002 : Step(620): len = 50179.7, overlap = 13.5
PHY-3002 : Step(621): len = 43794.1, overlap = 13.5
PHY-3002 : Step(622): len = 38918.1, overlap = 13.5
PHY-3002 : Step(623): len = 34482.9, overlap = 14.25
PHY-3002 : Step(624): len = 30656.4, overlap = 13.5
PHY-3002 : Step(625): len = 27152.4, overlap = 14.25
PHY-3002 : Step(626): len = 24137.3, overlap = 15.75
PHY-3002 : Step(627): len = 21539.3, overlap = 15.75
PHY-3002 : Step(628): len = 19435, overlap = 16.5
PHY-3002 : Step(629): len = 16599.3, overlap = 20.25
PHY-3002 : Step(630): len = 15430.5, overlap = 22
PHY-3002 : Step(631): len = 13932.3, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02211e-05
PHY-3002 : Step(632): len = 13903.1, overlap = 17
PHY-3002 : Step(633): len = 14093.1, overlap = 18.25
PHY-3002 : Step(634): len = 14156.9, overlap = 18.25
PHY-3002 : Step(635): len = 13962.6, overlap = 18.5
PHY-3002 : Step(636): len = 13392.8, overlap = 19.25
PHY-3002 : Step(637): len = 13032.6, overlap = 22.5
PHY-3002 : Step(638): len = 12931.6, overlap = 22.75
PHY-3002 : Step(639): len = 13047.8, overlap = 23.25
PHY-3002 : Step(640): len = 12915.6, overlap = 23.25
PHY-3002 : Step(641): len = 12874.3, overlap = 22.25
PHY-3002 : Step(642): len = 12925.3, overlap = 21.75
PHY-3002 : Step(643): len = 12515.1, overlap = 21.75
PHY-3002 : Step(644): len = 12454.7, overlap = 20.75
PHY-3002 : Step(645): len = 12490.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04423e-05
PHY-3002 : Step(646): len = 12560.6, overlap = 20.5
PHY-3002 : Step(647): len = 12602.7, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.08845e-05
PHY-3002 : Step(648): len = 12528.3, overlap = 20
PHY-3002 : Step(649): len = 12541.6, overlap = 20
PHY-3002 : Step(650): len = 12694.5, overlap = 20
PHY-3002 : Step(651): len = 12740.4, overlap = 19.75
PHY-3002 : Step(652): len = 12671.7, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.07252e-06
PHY-3002 : Step(653): len = 12519.3, overlap = 14.75
PHY-3002 : Step(654): len = 12532.2, overlap = 15
PHY-3002 : Step(655): len = 12354.3, overlap = 15.25
PHY-3002 : Step(656): len = 12301.2, overlap = 15.25
PHY-3002 : Step(657): len = 12250.7, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14503e-06
PHY-3002 : Step(658): len = 12150.2, overlap = 15.25
PHY-3002 : Step(659): len = 12160.7, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29007e-06
PHY-3002 : Step(660): len = 12135.6, overlap = 14.75
PHY-3002 : Step(661): len = 12135.6, overlap = 14.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9211e-06
PHY-3002 : Step(662): len = 12198.1, overlap = 31
PHY-3002 : Step(663): len = 12198.1, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.8422e-06
PHY-3002 : Step(664): len = 12326.3, overlap = 31
PHY-3002 : Step(665): len = 12448.4, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96844e-05
PHY-3002 : Step(666): len = 12500.9, overlap = 29.25
PHY-3002 : Step(667): len = 13171.9, overlap = 26.75
PHY-3002 : Step(668): len = 13434, overlap = 26.25
PHY-3002 : Step(669): len = 13402.6, overlap = 24.75
PHY-3002 : Step(670): len = 13402.6, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.93688e-05
PHY-3002 : Step(671): len = 13614.2, overlap = 26.25
PHY-3002 : Step(672): len = 13896, overlap = 25.5
PHY-3002 : Step(673): len = 14171.5, overlap = 24.25
PHY-3002 : Step(674): len = 14028.4, overlap = 24
PHY-3002 : Step(675): len = 13964.2, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.87376e-05
PHY-3002 : Step(676): len = 14373.7, overlap = 23.25
PHY-3002 : Step(677): len = 14913.2, overlap = 23.25
PHY-3002 : Step(678): len = 15173.4, overlap = 24.75
PHY-3002 : Step(679): len = 15083, overlap = 24.75
PHY-3002 : Step(680): len = 14972.5, overlap = 24.25
PHY-3002 : Step(681): len = 14918.2, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000146715
PHY-3002 : Step(682): len = 15197.2, overlap = 24
PHY-3002 : Step(683): len = 15423.2, overlap = 24.5
PHY-3002 : Step(684): len = 15564.4, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000293429
PHY-3002 : Step(685): len = 15926.7, overlap = 24.5
PHY-3002 : Step(686): len = 16339.6, overlap = 23.5
PHY-3002 : Step(687): len = 16655.5, overlap = 21
PHY-3002 : Step(688): len = 16765.3, overlap = 20
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000586858
PHY-3002 : Step(689): len = 17030.1, overlap = 19.25
PHY-3002 : Step(690): len = 17251.1, overlap = 18.25
PHY-3002 : Step(691): len = 17523.5, overlap = 18.75
PHY-3002 : Step(692): len = 17572.9, overlap = 19
PHY-3002 : Step(693): len = 17463.4, overlap = 17.75
PHY-3002 : Step(694): len = 17410.6, overlap = 17.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00110434
PHY-3002 : Step(695): len = 17646.6, overlap = 17.5
PHY-3002 : Step(696): len = 17801.7, overlap = 17.75
PHY-3002 : Step(697): len = 17975.3, overlap = 18.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00220868
PHY-3002 : Step(698): len = 18085.9, overlap = 17.75
PHY-3002 : Step(699): len = 18215.8, overlap = 17.25
PHY-3002 : Step(700): len = 18462.7, overlap = 17
PHY-3002 : Step(701): len = 18473.5, overlap = 16.75
PHY-3002 : Step(702): len = 18434.6, overlap = 17.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00417084
PHY-3002 : Step(703): len = 18521.3, overlap = 16.75
PHY-3002 : Step(704): len = 18585.7, overlap = 16.5
PHY-3002 : Step(705): len = 18745, overlap = 16.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00834167
PHY-3002 : Step(706): len = 18840.8, overlap = 16.75
PHY-3002 : Step(707): len = 18960.5, overlap = 16.5
PHY-3002 : Step(708): len = 19026.9, overlap = 16.5
PHY-3002 : Step(709): len = 19047.9, overlap = 16.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0126664
PHY-3002 : Step(710): len = 19072.6, overlap = 16.5
PHY-3002 : Step(711): len = 19120.7, overlap = 16.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0164523
PHY-3002 : Step(712): len = 19134, overlap = 16.25
PHY-3002 : Step(713): len = 19206.2, overlap = 17
PHY-3002 : Step(714): len = 19288.2, overlap = 16.75
PHY-3002 : Step(715): len = 19285.5, overlap = 16.75
PHY-3002 : Step(716): len = 19289.9, overlap = 16.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0322851
PHY-3002 : Step(717): len = 19336.5, overlap = 16.75
PHY-3002 : Step(718): len = 19380.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064584s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (144.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.001277
PHY-3002 : Step(719): len = 19961.1, overlap = 1.75
PHY-3002 : Step(720): len = 19688.4, overlap = 5.5
PHY-3002 : Step(721): len = 19137.6, overlap = 8.5
PHY-3002 : Step(722): len = 18971.3, overlap = 9.5
PHY-3002 : Step(723): len = 18753.6, overlap = 10.5
PHY-3002 : Step(724): len = 18651.1, overlap = 10.25
PHY-3002 : Step(725): len = 18497.5, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00240205
PHY-3002 : Step(726): len = 18596.4, overlap = 12.75
PHY-3002 : Step(727): len = 18648.6, overlap = 12.75
PHY-3002 : Step(728): len = 18651.5, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00461485
PHY-3002 : Step(729): len = 18709.2, overlap = 12.5
PHY-3002 : Step(730): len = 18766.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19271.5, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 19465.5, Over = 0
RUN-1003 : finish command "place" in  2.265448s wall, 3.541223s user + 1.076407s system = 4.617630s CPU (203.8%)

RUN-1004 : used memory is 302 MB, reserved memory is 264 MB, peak memory is 413 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 163 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 128
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 243 instances
RUN-1001 : 113 mslices, 113 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 590 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 173 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 26536, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 26656, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 26728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015019s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (207.7%)

PHY-1001 : End global routing;  0.043315s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (144.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038820s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 41216, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.748001s wall, 0.858005s user + 0.062400s system = 0.920406s CPU (123.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41192, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41208
PHY-1001 : End DR Iter 2; 0.006816s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (457.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.325830s wall, 1.466409s user + 0.093601s system = 1.560010s CPU (117.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.485315s wall, 1.700411s user + 0.109201s system = 1.809612s CPU (121.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 266 MB, peak memory is 413 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  267   out of   4480    5.96%
#le                   445
  #lut only           178   out of    445   40.00%
  #reg only           155   out of    445   34.83%
  #lut&reg            112   out of    445   25.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 243
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 590, pip num: 4510
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 478 valid insts, and 12286 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.759101s wall, 8.938857s user + 0.078001s system = 9.016858s CPU (326.8%)

RUN-1004 : used memory is 304 MB, reserved memory is 266 MB, peak memory is 413 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.161678s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.4%)

RUN-1004 : used memory is 416 MB, reserved memory is 378 MB, peak memory is 419 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.195292s wall, 3.120020s user + 0.358802s system = 3.478822s CPU (9.6%)

RUN-1004 : used memory is 416 MB, reserved memory is 379 MB, peak memory is 421 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.590769s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (6.4%)

RUN-1004 : used memory is 346 MB, reserved memory is 308 MB, peak memory is 421 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.292098s wall, 5.116833s user + 0.639604s system = 5.756437s CPU (12.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 295 MB, peak memory is 421 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(110)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(110)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(110)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(110)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(110)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(108)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(112)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(108)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(112)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(104)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(106)
HDL-8007 ERROR: procedural assignment to a non-register 'exit_tri' is not permitted in src/quick_start.v(108)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(112)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 281/15 useful/useless nets, 208/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 217/33 useful/useless nets, 144/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 217/0 useful/useless nets, 144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           76
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |5      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 222/0 useful/useless nets, 148/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 267/0 useful/useless nets, 193/0 useful/useless insts
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 267/0 useful/useless nets, 193/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 307/0 useful/useless nets, 233/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 27 (3.11), #lev = 4 (3.11)
SYN-3001 : Mapper mapped 63 instances into 29 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 10 SEQ (82 nodes)...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 76/148 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   57   out of   4480    1.27%
#reg                   70   out of   4480    1.56%
#le                   104
  #lut only            34   out of    104   32.69%
  #reg only            47   out of    104   45.19%
  #lut&reg             23   out of    104   22.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |104   |57    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 842/177 useful/useless nets, 626/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 659/183 useful/useless nets, 443/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/0 useful/useless nets, 478/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 687/0 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 568/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 769/0 useful/useless nets, 555/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 938/6 useful/useless nets, 724/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 832/0 useful/useless nets, 618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/423 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.336010s wall, 1.248008s user + 0.171601s system = 1.419609s CPU (106.3%)

RUN-1004 : used memory is 305 MB, reserved memory is 270 MB, peak memory is 421 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 242 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2169, tnet num: 630, tinst num: 257, tnode num: 2883, tedge num: 3657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 332 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090670s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90935
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(731): len = 68923.8, overlap = 13.5
PHY-3002 : Step(732): len = 58121.3, overlap = 13.5
PHY-3002 : Step(733): len = 51725.9, overlap = 13.5
PHY-3002 : Step(734): len = 46339.9, overlap = 13.5
PHY-3002 : Step(735): len = 42086, overlap = 13.5
PHY-3002 : Step(736): len = 38051.1, overlap = 13.5
PHY-3002 : Step(737): len = 34020.9, overlap = 14.5
PHY-3002 : Step(738): len = 30237.8, overlap = 15.75
PHY-3002 : Step(739): len = 26654.5, overlap = 16.25
PHY-3002 : Step(740): len = 24119.4, overlap = 17.5
PHY-3002 : Step(741): len = 21472.5, overlap = 18
PHY-3002 : Step(742): len = 19184.2, overlap = 18.75
PHY-3002 : Step(743): len = 17760.2, overlap = 19
PHY-3002 : Step(744): len = 16066.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62725e-05
PHY-3002 : Step(745): len = 17439.9, overlap = 20.5
PHY-3002 : Step(746): len = 17712.3, overlap = 20.25
PHY-3002 : Step(747): len = 17597, overlap = 20.5
PHY-3002 : Step(748): len = 17060.4, overlap = 16
PHY-3002 : Step(749): len = 17004.9, overlap = 16
PHY-3002 : Step(750): len = 17077.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.2545e-05
PHY-3002 : Step(751): len = 17135.5, overlap = 15.75
PHY-3002 : Step(752): len = 17332.9, overlap = 15.75
PHY-3002 : Step(753): len = 17130.3, overlap = 15.5
PHY-3002 : Step(754): len = 17342.5, overlap = 14.5
PHY-3002 : Step(755): len = 17493.6, overlap = 14
PHY-3002 : Step(756): len = 17330.9, overlap = 18.5
PHY-3002 : Step(757): len = 17499.1, overlap = 13.5
PHY-3002 : Step(758): len = 17425.6, overlap = 9
PHY-3002 : Step(759): len = 17593.3, overlap = 9
PHY-3002 : Step(760): len = 17588.8, overlap = 9
PHY-3002 : Step(761): len = 17521.8, overlap = 9
PHY-3002 : Step(762): len = 17376.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127005
PHY-3002 : Step(763): len = 17579.8, overlap = 13.25
PHY-3002 : Step(764): len = 17596.7, overlap = 8.5
PHY-3002 : Step(765): len = 17602.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6921e-06
PHY-3002 : Step(766): len = 16205.2, overlap = 13
PHY-3002 : Step(767): len = 16223.3, overlap = 13
PHY-3002 : Step(768): len = 15627.5, overlap = 13.25
PHY-3002 : Step(769): len = 15264.6, overlap = 14.25
PHY-3002 : Step(770): len = 14952.3, overlap = 14.25
PHY-3002 : Step(771): len = 14868.8, overlap = 14.5
PHY-3002 : Step(772): len = 14731, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3842e-06
PHY-3002 : Step(773): len = 14634.2, overlap = 15
PHY-3002 : Step(774): len = 14667.4, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47684e-05
PHY-3002 : Step(775): len = 14680.5, overlap = 14.5
PHY-3002 : Step(776): len = 14745.2, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18288e-06
PHY-3002 : Step(777): len = 14685.2, overlap = 35.25
PHY-3002 : Step(778): len = 14834.9, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63658e-05
PHY-3002 : Step(779): len = 14942.1, overlap = 32.75
PHY-3002 : Step(780): len = 15202.6, overlap = 32
PHY-3002 : Step(781): len = 15476.3, overlap = 29.25
PHY-3002 : Step(782): len = 15481.8, overlap = 29.5
PHY-3002 : Step(783): len = 15526.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27315e-05
PHY-3002 : Step(784): len = 15524.6, overlap = 29.5
PHY-3002 : Step(785): len = 15630.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54631e-05
PHY-3002 : Step(786): len = 15946.5, overlap = 28.75
PHY-3002 : Step(787): len = 16437.5, overlap = 29
PHY-3002 : Step(788): len = 16421.8, overlap = 28.75
PHY-3002 : Step(789): len = 16599.5, overlap = 28.5
PHY-3002 : Step(790): len = 16679.7, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130926
PHY-3002 : Step(791): len = 16875.1, overlap = 27.75
PHY-3002 : Step(792): len = 17224.9, overlap = 27.5
PHY-3002 : Step(793): len = 17475.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261852
PHY-3002 : Step(794): len = 17928.5, overlap = 23.25
PHY-3002 : Step(795): len = 18278.5, overlap = 22.25
PHY-3002 : Step(796): len = 18296.6, overlap = 22.75
PHY-3002 : Step(797): len = 18381.7, overlap = 20.5
PHY-3002 : Step(798): len = 18438.6, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523704
PHY-3002 : Step(799): len = 18797.8, overlap = 19.5
PHY-3002 : Step(800): len = 19174.8, overlap = 19.5
PHY-3002 : Step(801): len = 19291.5, overlap = 18.75
PHY-3002 : Step(802): len = 19140.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052036s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (209.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546743
PHY-3002 : Step(803): len = 20860.5, overlap = 4
PHY-3002 : Step(804): len = 20566.3, overlap = 7.75
PHY-3002 : Step(805): len = 20070.6, overlap = 11.5
PHY-3002 : Step(806): len = 19704.6, overlap = 13.5
PHY-3002 : Step(807): len = 19694.1, overlap = 14.25
PHY-3002 : Step(808): len = 19687.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109349
PHY-3002 : Step(809): len = 19828.5, overlap = 14.25
PHY-3002 : Step(810): len = 19943.8, overlap = 15
PHY-3002 : Step(811): len = 19923.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218697
PHY-3002 : Step(812): len = 20033.2, overlap = 15.25
PHY-3002 : Step(813): len = 20158.4, overlap = 14.5
PHY-3002 : Step(814): len = 20224, overlap = 14.5
PHY-3002 : Step(815): len = 20174.2, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20661.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5.
PHY-3001 : Final: Len = 20765.6, Over = 0
RUN-1003 : finish command "place" in  1.874561s wall, 2.854818s user + 0.826805s system = 3.681624s CPU (196.4%)

RUN-1004 : used memory is 306 MB, reserved memory is 272 MB, peak memory is 421 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 160 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 130
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 32200, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 32176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016238s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (96.1%)

PHY-1001 : End global routing;  0.045085s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (138.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038023s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47320, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.817771s wall, 0.936006s user + 0.046800s system = 0.982806s CPU (120.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47288, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.014881s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47352
PHY-1001 : End DR Iter 2; 0.009330s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (167.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.430156s wall, 1.544410s user + 0.078001s system = 1.622410s CPU (113.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.586710s wall, 1.731611s user + 0.093601s system = 1.825212s CPU (115.0%)

RUN-1004 : used memory is 312 MB, reserved memory is 276 MB, peak memory is 421 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  300   out of   4480    6.70%
#reg                  299   out of   4480    6.67%
#le                   479
  #lut only           180   out of    479   37.58%
  #reg only           179   out of    479   37.37%
  #lut&reg            120   out of    479   25.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 632, pip num: 4841
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 454 valid insts, and 12959 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.785465s wall, 8.892057s user + 0.031200s system = 8.923257s CPU (320.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 276 MB, peak memory is 421 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/33 useful/useless nets, 145/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 145/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 223/0 useful/useless nets, 149/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 194/0 useful/useless insts
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 268/0 useful/useless nets, 194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 308/0 useful/useless nets, 234/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 27 (3.11), #lev = 4 (3.11)
SYN-3001 : Mapper mapped 64 instances into 29 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 10 SEQ (82 nodes)...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 76/148 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   57   out of   4480    1.27%
#reg                   70   out of   4480    1.56%
#le                   104
  #lut only            34   out of    104   32.69%
  #reg only            47   out of    104   45.19%
  #lut&reg             23   out of    104   22.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |104   |57    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 842/177 useful/useless nets, 626/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 659/183 useful/useless nets, 443/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/0 useful/useless nets, 478/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 687/0 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 568/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 769/0 useful/useless nets, 555/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 938/6 useful/useless nets, 724/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 832/0 useful/useless nets, 618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/423 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.333586s wall, 1.279208s user + 0.140401s system = 1.419609s CPU (106.5%)

RUN-1004 : used memory is 313 MB, reserved memory is 276 MB, peak memory is 421 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 242 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2169, tnet num: 630, tinst num: 257, tnode num: 2883, tedge num: 3657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 332 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075373s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (124.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90935
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(816): len = 68923.8, overlap = 13.5
PHY-3002 : Step(817): len = 58121.3, overlap = 13.5
PHY-3002 : Step(818): len = 51725.9, overlap = 13.5
PHY-3002 : Step(819): len = 46339.9, overlap = 13.5
PHY-3002 : Step(820): len = 42086, overlap = 13.5
PHY-3002 : Step(821): len = 38051.1, overlap = 13.5
PHY-3002 : Step(822): len = 34020.9, overlap = 14.5
PHY-3002 : Step(823): len = 30237.8, overlap = 15.75
PHY-3002 : Step(824): len = 26654.5, overlap = 16.25
PHY-3002 : Step(825): len = 24119.4, overlap = 17.5
PHY-3002 : Step(826): len = 21472.5, overlap = 18
PHY-3002 : Step(827): len = 19184.2, overlap = 18.75
PHY-3002 : Step(828): len = 17760.2, overlap = 19
PHY-3002 : Step(829): len = 16066.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62725e-05
PHY-3002 : Step(830): len = 17439.9, overlap = 20.5
PHY-3002 : Step(831): len = 17712.3, overlap = 20.25
PHY-3002 : Step(832): len = 17597, overlap = 20.5
PHY-3002 : Step(833): len = 17060.4, overlap = 16
PHY-3002 : Step(834): len = 17004.9, overlap = 16
PHY-3002 : Step(835): len = 17077.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.2545e-05
PHY-3002 : Step(836): len = 17135.5, overlap = 15.75
PHY-3002 : Step(837): len = 17332.9, overlap = 15.75
PHY-3002 : Step(838): len = 17130.3, overlap = 15.5
PHY-3002 : Step(839): len = 17342.5, overlap = 14.5
PHY-3002 : Step(840): len = 17493.6, overlap = 14
PHY-3002 : Step(841): len = 17330.9, overlap = 18.5
PHY-3002 : Step(842): len = 17499.1, overlap = 13.5
PHY-3002 : Step(843): len = 17425.6, overlap = 9
PHY-3002 : Step(844): len = 17593.3, overlap = 9
PHY-3002 : Step(845): len = 17588.8, overlap = 9
PHY-3002 : Step(846): len = 17521.8, overlap = 9
PHY-3002 : Step(847): len = 17376.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127005
PHY-3002 : Step(848): len = 17579.8, overlap = 13.25
PHY-3002 : Step(849): len = 17596.7, overlap = 8.5
PHY-3002 : Step(850): len = 17602.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005807s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (268.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6921e-06
PHY-3002 : Step(851): len = 16205.2, overlap = 13
PHY-3002 : Step(852): len = 16223.3, overlap = 13
PHY-3002 : Step(853): len = 15627.5, overlap = 13.25
PHY-3002 : Step(854): len = 15264.6, overlap = 14.25
PHY-3002 : Step(855): len = 14952.3, overlap = 14.25
PHY-3002 : Step(856): len = 14868.8, overlap = 14.5
PHY-3002 : Step(857): len = 14731, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3842e-06
PHY-3002 : Step(858): len = 14634.2, overlap = 15
PHY-3002 : Step(859): len = 14667.4, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47684e-05
PHY-3002 : Step(860): len = 14680.5, overlap = 14.5
PHY-3002 : Step(861): len = 14745.2, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18288e-06
PHY-3002 : Step(862): len = 14685.2, overlap = 35.25
PHY-3002 : Step(863): len = 14834.9, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63658e-05
PHY-3002 : Step(864): len = 14942.1, overlap = 32.75
PHY-3002 : Step(865): len = 15202.6, overlap = 32
PHY-3002 : Step(866): len = 15476.3, overlap = 29.25
PHY-3002 : Step(867): len = 15481.8, overlap = 29.5
PHY-3002 : Step(868): len = 15526.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27315e-05
PHY-3002 : Step(869): len = 15524.6, overlap = 29.5
PHY-3002 : Step(870): len = 15630.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54631e-05
PHY-3002 : Step(871): len = 15946.5, overlap = 28.75
PHY-3002 : Step(872): len = 16437.5, overlap = 29
PHY-3002 : Step(873): len = 16421.8, overlap = 28.75
PHY-3002 : Step(874): len = 16599.5, overlap = 28.5
PHY-3002 : Step(875): len = 16679.7, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130926
PHY-3002 : Step(876): len = 16875.1, overlap = 27.75
PHY-3002 : Step(877): len = 17224.9, overlap = 27.5
PHY-3002 : Step(878): len = 17475.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261852
PHY-3002 : Step(879): len = 17928.5, overlap = 23.25
PHY-3002 : Step(880): len = 18278.5, overlap = 22.25
PHY-3002 : Step(881): len = 18296.6, overlap = 22.75
PHY-3002 : Step(882): len = 18381.7, overlap = 20.5
PHY-3002 : Step(883): len = 18438.6, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523704
PHY-3002 : Step(884): len = 18797.8, overlap = 19.5
PHY-3002 : Step(885): len = 19174.8, overlap = 19.5
PHY-3002 : Step(886): len = 19291.5, overlap = 18.75
PHY-3002 : Step(887): len = 19140.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053069s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (117.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546743
PHY-3002 : Step(888): len = 20860.5, overlap = 4
PHY-3002 : Step(889): len = 20566.3, overlap = 7.75
PHY-3002 : Step(890): len = 20070.6, overlap = 11.5
PHY-3002 : Step(891): len = 19704.6, overlap = 13.5
PHY-3002 : Step(892): len = 19694.1, overlap = 14.25
PHY-3002 : Step(893): len = 19687.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109349
PHY-3002 : Step(894): len = 19828.5, overlap = 14.25
PHY-3002 : Step(895): len = 19943.8, overlap = 15
PHY-3002 : Step(896): len = 19923.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218697
PHY-3002 : Step(897): len = 20033.2, overlap = 15.25
PHY-3002 : Step(898): len = 20158.4, overlap = 14.5
PHY-3002 : Step(899): len = 20224, overlap = 14.5
PHY-3002 : Step(900): len = 20174.2, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20661.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5.
PHY-3001 : Final: Len = 20765.6, Over = 0
RUN-1003 : finish command "place" in  1.771872s wall, 2.839218s user + 0.670804s system = 3.510022s CPU (198.1%)

RUN-1004 : used memory is 313 MB, reserved memory is 276 MB, peak memory is 421 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 160 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 130
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 32200, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 32176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016540s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.3%)

PHY-1001 : End global routing;  0.046285s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058093s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (80.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47320, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.850501s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (135.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47288, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.013926s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47352
PHY-1001 : End DR Iter 2; 0.009049s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (344.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.510923s wall, 1.809612s user + 0.062400s system = 1.872012s CPU (123.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.671015s wall, 1.981213s user + 0.062400s system = 2.043613s CPU (122.3%)

RUN-1004 : used memory is 314 MB, reserved memory is 277 MB, peak memory is 421 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  300   out of   4480    6.70%
#reg                  299   out of   4480    6.67%
#le                   479
  #lut only           180   out of    479   37.58%
  #reg only           179   out of    479   37.37%
  #lut&reg            120   out of    479   25.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 632, pip num: 4841
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 454 valid insts, and 12987 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.594887s wall, 8.361654s user + 0.046800s system = 8.408454s CPU (324.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 277 MB, peak memory is 421 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.177849s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.3%)

RUN-1004 : used memory is 422 MB, reserved memory is 383 MB, peak memory is 425 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.739602s wall, 2.683217s user + 0.405603s system = 3.088820s CPU (8.6%)

RUN-1004 : used memory is 423 MB, reserved memory is 385 MB, peak memory is 426 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.567614s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (5.3%)

RUN-1004 : used memory is 354 MB, reserved memory is 316 MB, peak memory is 426 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.844049s wall, 4.726830s user + 0.546003s system = 5.272834s CPU (11.3%)

RUN-1004 : used memory is 340 MB, reserved memory is 304 MB, peak memory is 426 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in src/quick_start.v(66)
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/33 useful/useless nets, 145/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 145/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 223/0 useful/useless nets, 149/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 311/0 useful/useless nets, 237/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 27 (3.11), #lev = 4 (3.11)
SYN-3001 : Mapper mapped 67 instances into 29 LUTs, name keeping = 58%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 10 SEQ (82 nodes)...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 76/148 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   57   out of   4480    1.27%
#reg                   70   out of   4480    1.56%
#le                   104
  #lut only            34   out of    104   32.69%
  #reg only            47   out of    104   45.19%
  #lut&reg             23   out of    104   22.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |104   |57    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 842/177 useful/useless nets, 626/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 659/183 useful/useless nets, 443/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/0 useful/useless nets, 478/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 687/0 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 568/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 769/0 useful/useless nets, 555/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 938/6 useful/useless nets, 724/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 832/0 useful/useless nets, 618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/423 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.332576s wall, 1.326008s user + 0.093601s system = 1.419609s CPU (106.5%)

RUN-1004 : used memory is 323 MB, reserved memory is 286 MB, peak memory is 426 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 242 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2169, tnet num: 630, tinst num: 257, tnode num: 2883, tedge num: 3657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 332 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079039s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (138.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90935
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(901): len = 68923.8, overlap = 13.5
PHY-3002 : Step(902): len = 58121.3, overlap = 13.5
PHY-3002 : Step(903): len = 51725.9, overlap = 13.5
PHY-3002 : Step(904): len = 46339.9, overlap = 13.5
PHY-3002 : Step(905): len = 42086, overlap = 13.5
PHY-3002 : Step(906): len = 38051.1, overlap = 13.5
PHY-3002 : Step(907): len = 34020.9, overlap = 14.5
PHY-3002 : Step(908): len = 30237.8, overlap = 15.75
PHY-3002 : Step(909): len = 26654.5, overlap = 16.25
PHY-3002 : Step(910): len = 24119.4, overlap = 17.5
PHY-3002 : Step(911): len = 21472.5, overlap = 18
PHY-3002 : Step(912): len = 19184.2, overlap = 18.75
PHY-3002 : Step(913): len = 17760.2, overlap = 19
PHY-3002 : Step(914): len = 16066.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62725e-05
PHY-3002 : Step(915): len = 17439.9, overlap = 20.5
PHY-3002 : Step(916): len = 17712.3, overlap = 20.25
PHY-3002 : Step(917): len = 17597, overlap = 20.5
PHY-3002 : Step(918): len = 17060.4, overlap = 16
PHY-3002 : Step(919): len = 17004.9, overlap = 16
PHY-3002 : Step(920): len = 17077.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.2545e-05
PHY-3002 : Step(921): len = 17135.5, overlap = 15.75
PHY-3002 : Step(922): len = 17332.9, overlap = 15.75
PHY-3002 : Step(923): len = 17130.3, overlap = 15.5
PHY-3002 : Step(924): len = 17342.5, overlap = 14.5
PHY-3002 : Step(925): len = 17493.6, overlap = 14
PHY-3002 : Step(926): len = 17330.9, overlap = 18.5
PHY-3002 : Step(927): len = 17499.1, overlap = 13.5
PHY-3002 : Step(928): len = 17425.6, overlap = 9
PHY-3002 : Step(929): len = 17593.3, overlap = 9
PHY-3002 : Step(930): len = 17588.8, overlap = 9
PHY-3002 : Step(931): len = 17521.8, overlap = 9
PHY-3002 : Step(932): len = 17376.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127005
PHY-3002 : Step(933): len = 17579.8, overlap = 13.25
PHY-3002 : Step(934): len = 17596.7, overlap = 8.5
PHY-3002 : Step(935): len = 17602.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6921e-06
PHY-3002 : Step(936): len = 16205.2, overlap = 13
PHY-3002 : Step(937): len = 16223.3, overlap = 13
PHY-3002 : Step(938): len = 15627.5, overlap = 13.25
PHY-3002 : Step(939): len = 15264.6, overlap = 14.25
PHY-3002 : Step(940): len = 14952.3, overlap = 14.25
PHY-3002 : Step(941): len = 14868.8, overlap = 14.5
PHY-3002 : Step(942): len = 14731, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3842e-06
PHY-3002 : Step(943): len = 14634.2, overlap = 15
PHY-3002 : Step(944): len = 14667.4, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47684e-05
PHY-3002 : Step(945): len = 14680.5, overlap = 14.5
PHY-3002 : Step(946): len = 14745.2, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18288e-06
PHY-3002 : Step(947): len = 14685.2, overlap = 35.25
PHY-3002 : Step(948): len = 14834.9, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63658e-05
PHY-3002 : Step(949): len = 14942.1, overlap = 32.75
PHY-3002 : Step(950): len = 15202.6, overlap = 32
PHY-3002 : Step(951): len = 15476.3, overlap = 29.25
PHY-3002 : Step(952): len = 15481.8, overlap = 29.5
PHY-3002 : Step(953): len = 15526.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27315e-05
PHY-3002 : Step(954): len = 15524.6, overlap = 29.5
PHY-3002 : Step(955): len = 15630.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54631e-05
PHY-3002 : Step(956): len = 15946.5, overlap = 28.75
PHY-3002 : Step(957): len = 16437.5, overlap = 29
PHY-3002 : Step(958): len = 16421.8, overlap = 28.75
PHY-3002 : Step(959): len = 16599.5, overlap = 28.5
PHY-3002 : Step(960): len = 16679.7, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130926
PHY-3002 : Step(961): len = 16875.1, overlap = 27.75
PHY-3002 : Step(962): len = 17224.9, overlap = 27.5
PHY-3002 : Step(963): len = 17475.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261852
PHY-3002 : Step(964): len = 17928.5, overlap = 23.25
PHY-3002 : Step(965): len = 18278.5, overlap = 22.25
PHY-3002 : Step(966): len = 18296.6, overlap = 22.75
PHY-3002 : Step(967): len = 18381.7, overlap = 20.5
PHY-3002 : Step(968): len = 18438.6, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523704
PHY-3002 : Step(969): len = 18797.8, overlap = 19.5
PHY-3002 : Step(970): len = 19174.8, overlap = 19.5
PHY-3002 : Step(971): len = 19291.5, overlap = 18.75
PHY-3002 : Step(972): len = 19140.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051147s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (183.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546743
PHY-3002 : Step(973): len = 20860.5, overlap = 4
PHY-3002 : Step(974): len = 20566.3, overlap = 7.75
PHY-3002 : Step(975): len = 20070.6, overlap = 11.5
PHY-3002 : Step(976): len = 19704.6, overlap = 13.5
PHY-3002 : Step(977): len = 19694.1, overlap = 14.25
PHY-3002 : Step(978): len = 19687.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109349
PHY-3002 : Step(979): len = 19828.5, overlap = 14.25
PHY-3002 : Step(980): len = 19943.8, overlap = 15
PHY-3002 : Step(981): len = 19923.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218697
PHY-3002 : Step(982): len = 20033.2, overlap = 15.25
PHY-3002 : Step(983): len = 20158.4, overlap = 14.5
PHY-3002 : Step(984): len = 20224, overlap = 14.5
PHY-3002 : Step(985): len = 20174.2, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004700s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (663.9%)

PHY-3001 : Legalized: Len = 20661.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5.
PHY-3001 : Final: Len = 20765.6, Over = 0
RUN-1003 : finish command "place" in  1.811077s wall, 2.542816s user + 0.608404s system = 3.151220s CPU (174.0%)

RUN-1004 : used memory is 324 MB, reserved memory is 286 MB, peak memory is 426 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 159 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 130
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 32200, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 32176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017625s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.5%)

PHY-1001 : End global routing;  0.045819s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044055s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47280, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.883720s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (137.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47248, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013900s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47304
PHY-1001 : End DR Iter 2; 0.008607s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (181.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.490873s wall, 1.762811s user + 0.109201s system = 1.872012s CPU (125.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.654897s wall, 1.934412s user + 0.109201s system = 2.043613s CPU (123.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 287 MB, peak memory is 426 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  300   out of   4480    6.70%
#reg                  299   out of   4480    6.67%
#le                   479
  #lut only           180   out of    479   37.58%
  #reg only           179   out of    479   37.37%
  #lut&reg            120   out of    479   25.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 632, pip num: 4837
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 455 valid insts, and 13001 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.659706s wall, 8.564455s user + 0.062400s system = 8.626855s CPU (324.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 287 MB, peak memory is 426 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.171622s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.9%)

RUN-1004 : used memory is 424 MB, reserved memory is 386 MB, peak memory is 428 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.284665s wall, 3.135620s user + 0.358802s system = 3.494422s CPU (9.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 388 MB, peak memory is 429 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.593508s wall, 0.405603s user + 0.062400s system = 0.468003s CPU (5.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 319 MB, peak memory is 429 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.388329s wall, 5.210433s user + 0.577204s system = 5.787637s CPU (12.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 307 MB, peak memory is 429 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/33 useful/useless nets, 145/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 145/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 223/0 useful/useless nets, 149/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 272/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 272/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 312/0 useful/useless nets, 238/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 27 (3.11), #lev = 4 (3.11)
SYN-3001 : Mapper mapped 68 instances into 29 LUTs, name keeping = 58%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 10 SEQ (82 nodes)...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 76/148 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   57   out of   4480    1.27%
#reg                   70   out of   4480    1.56%
#le                   104
  #lut only            34   out of    104   32.69%
  #reg only            47   out of    104   45.19%
  #lut&reg             23   out of    104   22.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |104   |57    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 842/177 useful/useless nets, 626/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 659/183 useful/useless nets, 443/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/0 useful/useless nets, 478/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 687/0 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 568/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 769/0 useful/useless nets, 555/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 938/6 useful/useless nets, 724/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 832/0 useful/useless nets, 618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/423 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.348511s wall, 1.279208s user + 0.156001s system = 1.435209s CPU (106.4%)

RUN-1004 : used memory is 327 MB, reserved memory is 290 MB, peak memory is 429 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 242 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2169, tnet num: 630, tinst num: 257, tnode num: 2883, tedge num: 3657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 332 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077213s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90935
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(986): len = 68923.8, overlap = 13.5
PHY-3002 : Step(987): len = 58121.3, overlap = 13.5
PHY-3002 : Step(988): len = 51725.9, overlap = 13.5
PHY-3002 : Step(989): len = 46339.9, overlap = 13.5
PHY-3002 : Step(990): len = 42086, overlap = 13.5
PHY-3002 : Step(991): len = 38051.1, overlap = 13.5
PHY-3002 : Step(992): len = 34020.9, overlap = 14.5
PHY-3002 : Step(993): len = 30237.8, overlap = 15.75
PHY-3002 : Step(994): len = 26654.5, overlap = 16.25
PHY-3002 : Step(995): len = 24119.4, overlap = 17.5
PHY-3002 : Step(996): len = 21472.5, overlap = 18
PHY-3002 : Step(997): len = 19184.2, overlap = 18.75
PHY-3002 : Step(998): len = 17760.2, overlap = 19
PHY-3002 : Step(999): len = 16066.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62725e-05
PHY-3002 : Step(1000): len = 17439.9, overlap = 20.5
PHY-3002 : Step(1001): len = 17712.3, overlap = 20.25
PHY-3002 : Step(1002): len = 17597, overlap = 20.5
PHY-3002 : Step(1003): len = 17060.4, overlap = 16
PHY-3002 : Step(1004): len = 17004.9, overlap = 16
PHY-3002 : Step(1005): len = 17077.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.2545e-05
PHY-3002 : Step(1006): len = 17135.5, overlap = 15.75
PHY-3002 : Step(1007): len = 17332.9, overlap = 15.75
PHY-3002 : Step(1008): len = 17130.3, overlap = 15.5
PHY-3002 : Step(1009): len = 17342.5, overlap = 14.5
PHY-3002 : Step(1010): len = 17493.6, overlap = 14
PHY-3002 : Step(1011): len = 17330.9, overlap = 18.5
PHY-3002 : Step(1012): len = 17499.1, overlap = 13.5
PHY-3002 : Step(1013): len = 17425.6, overlap = 9
PHY-3002 : Step(1014): len = 17593.3, overlap = 9
PHY-3002 : Step(1015): len = 17588.8, overlap = 9
PHY-3002 : Step(1016): len = 17521.8, overlap = 9
PHY-3002 : Step(1017): len = 17376.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127005
PHY-3002 : Step(1018): len = 17579.8, overlap = 13.25
PHY-3002 : Step(1019): len = 17596.7, overlap = 8.5
PHY-3002 : Step(1020): len = 17602.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6921e-06
PHY-3002 : Step(1021): len = 16205.2, overlap = 13
PHY-3002 : Step(1022): len = 16223.3, overlap = 13
PHY-3002 : Step(1023): len = 15627.5, overlap = 13.25
PHY-3002 : Step(1024): len = 15264.6, overlap = 14.25
PHY-3002 : Step(1025): len = 14952.3, overlap = 14.25
PHY-3002 : Step(1026): len = 14868.8, overlap = 14.5
PHY-3002 : Step(1027): len = 14731, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3842e-06
PHY-3002 : Step(1028): len = 14634.2, overlap = 15
PHY-3002 : Step(1029): len = 14667.4, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47684e-05
PHY-3002 : Step(1030): len = 14680.5, overlap = 14.5
PHY-3002 : Step(1031): len = 14745.2, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18288e-06
PHY-3002 : Step(1032): len = 14685.2, overlap = 35.25
PHY-3002 : Step(1033): len = 14834.9, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63658e-05
PHY-3002 : Step(1034): len = 14942.1, overlap = 32.75
PHY-3002 : Step(1035): len = 15202.6, overlap = 32
PHY-3002 : Step(1036): len = 15476.3, overlap = 29.25
PHY-3002 : Step(1037): len = 15481.8, overlap = 29.5
PHY-3002 : Step(1038): len = 15526.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27315e-05
PHY-3002 : Step(1039): len = 15524.6, overlap = 29.5
PHY-3002 : Step(1040): len = 15630.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54631e-05
PHY-3002 : Step(1041): len = 15946.5, overlap = 28.75
PHY-3002 : Step(1042): len = 16437.5, overlap = 29
PHY-3002 : Step(1043): len = 16421.8, overlap = 28.75
PHY-3002 : Step(1044): len = 16599.5, overlap = 28.5
PHY-3002 : Step(1045): len = 16679.7, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130926
PHY-3002 : Step(1046): len = 16875.1, overlap = 27.75
PHY-3002 : Step(1047): len = 17224.9, overlap = 27.5
PHY-3002 : Step(1048): len = 17475.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261852
PHY-3002 : Step(1049): len = 17928.5, overlap = 23.25
PHY-3002 : Step(1050): len = 18278.5, overlap = 22.25
PHY-3002 : Step(1051): len = 18296.6, overlap = 22.75
PHY-3002 : Step(1052): len = 18381.7, overlap = 20.5
PHY-3002 : Step(1053): len = 18438.6, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523704
PHY-3002 : Step(1054): len = 18797.8, overlap = 19.5
PHY-3002 : Step(1055): len = 19174.8, overlap = 19.5
PHY-3002 : Step(1056): len = 19291.5, overlap = 18.75
PHY-3002 : Step(1057): len = 19140.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053238s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (175.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546743
PHY-3002 : Step(1058): len = 20860.5, overlap = 4
PHY-3002 : Step(1059): len = 20566.3, overlap = 7.75
PHY-3002 : Step(1060): len = 20070.6, overlap = 11.5
PHY-3002 : Step(1061): len = 19704.6, overlap = 13.5
PHY-3002 : Step(1062): len = 19694.1, overlap = 14.25
PHY-3002 : Step(1063): len = 19687.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109349
PHY-3002 : Step(1064): len = 19828.5, overlap = 14.25
PHY-3002 : Step(1065): len = 19943.8, overlap = 15
PHY-3002 : Step(1066): len = 19923.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218697
PHY-3002 : Step(1067): len = 20033.2, overlap = 15.25
PHY-3002 : Step(1068): len = 20158.4, overlap = 14.5
PHY-3002 : Step(1069): len = 20224, overlap = 14.5
PHY-3002 : Step(1070): len = 20174.2, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005022s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (310.6%)

PHY-3001 : Legalized: Len = 20661.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5.
PHY-3001 : Final: Len = 20765.6, Over = 0
RUN-1003 : finish command "place" in  1.850998s wall, 2.870418s user + 0.780005s system = 3.650423s CPU (197.2%)

RUN-1004 : used memory is 327 MB, reserved memory is 290 MB, peak memory is 429 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 159 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 130
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 32200, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 32176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016354s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.4%)

PHY-1001 : End global routing;  0.047453s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039513s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (118.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47328, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.778284s wall, 0.998406s user + 0.031200s system = 1.029607s CPU (132.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47296, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013948s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47352
PHY-1001 : End DR Iter 2; 0.008756s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (178.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.391072s wall, 1.591210s user + 0.078001s system = 1.669211s CPU (120.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.551751s wall, 1.762811s user + 0.093601s system = 1.856412s CPU (119.6%)

RUN-1004 : used memory is 327 MB, reserved memory is 288 MB, peak memory is 429 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  300   out of   4480    6.70%
#reg                  299   out of   4480    6.67%
#le                   479
  #lut only           180   out of    479   37.58%
  #reg only           179   out of    479   37.37%
  #lut&reg            120   out of    479   25.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 632, pip num: 4843
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 455 valid insts, and 13013 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.641206s wall, 8.580055s user + 0.093601s system = 8.673656s CPU (328.4%)

RUN-1004 : used memory is 327 MB, reserved memory is 288 MB, peak memory is 429 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.175338s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.5%)

RUN-1004 : used memory is 426 MB, reserved memory is 387 MB, peak memory is 429 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.688902s wall, 2.418016s user + 0.234002s system = 2.652017s CPU (7.4%)

RUN-1004 : used memory is 428 MB, reserved memory is 389 MB, peak memory is 431 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.490497s wall, 0.265202s user + 0.031200s system = 0.296402s CPU (3.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 320 MB, peak memory is 431 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.691850s wall, 4.274427s user + 0.374402s system = 4.648830s CPU (10.0%)

RUN-1004 : used memory is 347 MB, reserved memory is 311 MB, peak memory is 431 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/33 useful/useless nets, 145/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 145/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 223/0 useful/useless nets, 149/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 272/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 272/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 312/0 useful/useless nets, 238/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 27 (3.11), #lev = 4 (3.11)
SYN-3001 : Mapper mapped 68 instances into 29 LUTs, name keeping = 58%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 271/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 10 SEQ (82 nodes)...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 76/148 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   57   out of   4480    1.27%
#reg                   70   out of   4480    1.56%
#le                   104
  #lut only            34   out of    104   32.69%
  #reg only            47   out of    104   45.19%
  #lut&reg             23   out of    104   22.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |104   |57    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 842/177 useful/useless nets, 626/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 659/183 useful/useless nets, 443/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/0 useful/useless nets, 478/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 687/0 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 568/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 769/0 useful/useless nets, 555/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 938/6 useful/useless nets, 724/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 832/0 useful/useless nets, 618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 39 SEQ (701 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 134 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 241/423 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.019121s wall, 0.998406s user + 0.078001s system = 1.076407s CPU (105.6%)

RUN-1004 : used memory is 330 MB, reserved memory is 293 MB, peak memory is 431 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.443267s wall, 1.450809s user + 0.093601s system = 1.544410s CPU (107.0%)

RUN-1004 : used memory is 330 MB, reserved memory is 293 MB, peak memory is 431 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 242 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2169, tnet num: 630, tinst num: 257, tnode num: 2883, tedge num: 3657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 332 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078716s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (118.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90935
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1071): len = 68923.8, overlap = 13.5
PHY-3002 : Step(1072): len = 58121.3, overlap = 13.5
PHY-3002 : Step(1073): len = 51725.9, overlap = 13.5
PHY-3002 : Step(1074): len = 46339.9, overlap = 13.5
PHY-3002 : Step(1075): len = 42086, overlap = 13.5
PHY-3002 : Step(1076): len = 38051.1, overlap = 13.5
PHY-3002 : Step(1077): len = 34020.9, overlap = 14.5
PHY-3002 : Step(1078): len = 30237.8, overlap = 15.75
PHY-3002 : Step(1079): len = 26654.5, overlap = 16.25
PHY-3002 : Step(1080): len = 24119.4, overlap = 17.5
PHY-3002 : Step(1081): len = 21472.5, overlap = 18
PHY-3002 : Step(1082): len = 19184.2, overlap = 18.75
PHY-3002 : Step(1083): len = 17760.2, overlap = 19
PHY-3002 : Step(1084): len = 16066.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62725e-05
PHY-3002 : Step(1085): len = 17439.9, overlap = 20.5
PHY-3002 : Step(1086): len = 17712.3, overlap = 20.25
PHY-3002 : Step(1087): len = 17597, overlap = 20.5
PHY-3002 : Step(1088): len = 17060.4, overlap = 16
PHY-3002 : Step(1089): len = 17004.9, overlap = 16
PHY-3002 : Step(1090): len = 17077.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.2545e-05
PHY-3002 : Step(1091): len = 17135.5, overlap = 15.75
PHY-3002 : Step(1092): len = 17332.9, overlap = 15.75
PHY-3002 : Step(1093): len = 17130.3, overlap = 15.5
PHY-3002 : Step(1094): len = 17342.5, overlap = 14.5
PHY-3002 : Step(1095): len = 17493.6, overlap = 14
PHY-3002 : Step(1096): len = 17330.9, overlap = 18.5
PHY-3002 : Step(1097): len = 17499.1, overlap = 13.5
PHY-3002 : Step(1098): len = 17425.6, overlap = 9
PHY-3002 : Step(1099): len = 17593.3, overlap = 9
PHY-3002 : Step(1100): len = 17588.8, overlap = 9
PHY-3002 : Step(1101): len = 17521.8, overlap = 9
PHY-3002 : Step(1102): len = 17376.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127005
PHY-3002 : Step(1103): len = 17579.8, overlap = 13.25
PHY-3002 : Step(1104): len = 17596.7, overlap = 8.5
PHY-3002 : Step(1105): len = 17602.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6921e-06
PHY-3002 : Step(1106): len = 16205.2, overlap = 13
PHY-3002 : Step(1107): len = 16223.3, overlap = 13
PHY-3002 : Step(1108): len = 15627.5, overlap = 13.25
PHY-3002 : Step(1109): len = 15264.6, overlap = 14.25
PHY-3002 : Step(1110): len = 14952.3, overlap = 14.25
PHY-3002 : Step(1111): len = 14868.8, overlap = 14.5
PHY-3002 : Step(1112): len = 14731, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3842e-06
PHY-3002 : Step(1113): len = 14634.2, overlap = 15
PHY-3002 : Step(1114): len = 14667.4, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47684e-05
PHY-3002 : Step(1115): len = 14680.5, overlap = 14.5
PHY-3002 : Step(1116): len = 14745.2, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18288e-06
PHY-3002 : Step(1117): len = 14685.2, overlap = 35.25
PHY-3002 : Step(1118): len = 14834.9, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63658e-05
PHY-3002 : Step(1119): len = 14942.1, overlap = 32.75
PHY-3002 : Step(1120): len = 15202.6, overlap = 32
PHY-3002 : Step(1121): len = 15476.3, overlap = 29.25
PHY-3002 : Step(1122): len = 15481.8, overlap = 29.5
PHY-3002 : Step(1123): len = 15526.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27315e-05
PHY-3002 : Step(1124): len = 15524.6, overlap = 29.5
PHY-3002 : Step(1125): len = 15630.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54631e-05
PHY-3002 : Step(1126): len = 15946.5, overlap = 28.75
PHY-3002 : Step(1127): len = 16437.5, overlap = 29
PHY-3002 : Step(1128): len = 16421.8, overlap = 28.75
PHY-3002 : Step(1129): len = 16599.5, overlap = 28.5
PHY-3002 : Step(1130): len = 16679.7, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130926
PHY-3002 : Step(1131): len = 16875.1, overlap = 27.75
PHY-3002 : Step(1132): len = 17224.9, overlap = 27.5
PHY-3002 : Step(1133): len = 17475.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261852
PHY-3002 : Step(1134): len = 17928.5, overlap = 23.25
PHY-3002 : Step(1135): len = 18278.5, overlap = 22.25
PHY-3002 : Step(1136): len = 18296.6, overlap = 22.75
PHY-3002 : Step(1137): len = 18381.7, overlap = 20.5
PHY-3002 : Step(1138): len = 18438.6, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523704
PHY-3002 : Step(1139): len = 18797.8, overlap = 19.5
PHY-3002 : Step(1140): len = 19174.8, overlap = 19.5
PHY-3002 : Step(1141): len = 19291.5, overlap = 18.75
PHY-3002 : Step(1142): len = 19140.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052670s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (177.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546743
PHY-3002 : Step(1143): len = 20860.5, overlap = 4
PHY-3002 : Step(1144): len = 20566.3, overlap = 7.75
PHY-3002 : Step(1145): len = 20070.6, overlap = 11.5
PHY-3002 : Step(1146): len = 19704.6, overlap = 13.5
PHY-3002 : Step(1147): len = 19694.1, overlap = 14.25
PHY-3002 : Step(1148): len = 19687.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109349
PHY-3002 : Step(1149): len = 19828.5, overlap = 14.25
PHY-3002 : Step(1150): len = 19943.8, overlap = 15
PHY-3002 : Step(1151): len = 19923.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218697
PHY-3002 : Step(1152): len = 20033.2, overlap = 15.25
PHY-3002 : Step(1153): len = 20158.4, overlap = 14.5
PHY-3002 : Step(1154): len = 20224, overlap = 14.5
PHY-3002 : Step(1155): len = 20174.2, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20661.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5.
PHY-3001 : Final: Len = 20765.6, Over = 0
RUN-1003 : finish command "place" in  1.842789s wall, 3.385222s user + 0.842405s system = 4.227627s CPU (229.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 293 MB, peak memory is 431 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 159 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 130
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 121 mslices, 121 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 632 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 32200, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 32176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018346s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (170.1%)

PHY-1001 : End global routing;  0.048407s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (193.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042821s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47328, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.787897s wall, 0.951606s user + 0.015600s system = 0.967206s CPU (122.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47296, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013399s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47352
PHY-1001 : End DR Iter 2; 0.009707s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (160.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.396755s wall, 1.513210s user + 0.062400s system = 1.575610s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.559199s wall, 1.716011s user + 0.093601s system = 1.809612s CPU (116.1%)

RUN-1004 : used memory is 330 MB, reserved memory is 292 MB, peak memory is 431 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  300   out of   4480    6.70%
#reg                  299   out of   4480    6.67%
#le                   479
  #lut only           180   out of    479   37.58%
  #reg only           179   out of    479   37.37%
  #lut&reg            120   out of    479   25.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 632, pip num: 4843
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 455 valid insts, and 13013 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.707199s wall, 8.767256s user + 0.093601s system = 8.860857s CPU (327.3%)

RUN-1004 : used memory is 330 MB, reserved memory is 292 MB, peak memory is 431 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.160340s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (102.2%)

RUN-1004 : used memory is 428 MB, reserved memory is 389 MB, peak memory is 431 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.992734s wall, 2.870418s user + 0.280802s system = 3.151220s CPU (8.8%)

RUN-1004 : used memory is 429 MB, reserved memory is 391 MB, peak memory is 433 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.617297s wall, 0.405603s user + 0.140401s system = 0.546003s CPU (6.3%)

RUN-1004 : used memory is 361 MB, reserved memory is 323 MB, peak memory is 433 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.141277s wall, 4.960832s user + 0.514803s system = 5.475635s CPU (11.6%)

RUN-1004 : used memory is 350 MB, reserved memory is 314 MB, peak memory is 433 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: syntax error near ']' in src/quick_start.v(106)
HDL-8007 ERROR: syntax error near 'else' in src/quick_start.v(108)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in src/quick_start.v(108)
HDL-8007 ERROR: ignore module module due to previous errors in src/quick_start.v(113)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/33 useful/useless nets, 145/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 145/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1
#MACRO_MUX             13

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 223/0 useful/useless nets, 149/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 311/0 useful/useless nets, 237/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 18 (2.44), #lev = 4 (2.95)
SYN-3001 : Mapper mapped 33 instances into 21 LUTs, name keeping = 80%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 3 SEQ (95 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 75/161 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   77   out of   4480    1.72%
#reg                   70   out of   4480    1.56%
#le                   131
  #lut only            61   out of    131   46.56%
  #reg only            54   out of    131   41.22%
  #lut&reg             16   out of    131   12.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |131   |77    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 848/177 useful/useless nets, 640/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 665/183 useful/useless nets, 457/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 457/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/0 useful/useless nets, 492/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 693/0 useful/useless nets, 487/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 788/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 775/0 useful/useless nets, 569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 944/6 useful/useless nets, 738/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 838/0 useful/useless nets, 632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 40 SEQ (694 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 240/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.358812s wall, 1.357209s user + 0.109201s system = 1.466409s CPU (107.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 296 MB, peak memory is 433 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2191, tnet num: 636, tinst num: 271, tnode num: 2907, tedge num: 3702.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 712 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077123s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92136.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1156): len = 71626, overlap = 13.5
PHY-3002 : Step(1157): len = 62214.8, overlap = 13.5
PHY-3002 : Step(1158): len = 54788.3, overlap = 13.5
PHY-3002 : Step(1159): len = 48940.2, overlap = 13.5
PHY-3002 : Step(1160): len = 44058.4, overlap = 13.5
PHY-3002 : Step(1161): len = 39275.6, overlap = 13.5
PHY-3002 : Step(1162): len = 34969.1, overlap = 14.75
PHY-3002 : Step(1163): len = 31362.5, overlap = 13.5
PHY-3002 : Step(1164): len = 28053.5, overlap = 13.75
PHY-3002 : Step(1165): len = 24512.3, overlap = 15
PHY-3002 : Step(1166): len = 22159.6, overlap = 16.75
PHY-3002 : Step(1167): len = 20512.9, overlap = 17.5
PHY-3002 : Step(1168): len = 16848.7, overlap = 17
PHY-3002 : Step(1169): len = 15811.4, overlap = 18.75
PHY-3002 : Step(1170): len = 15290.3, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40669e-05
PHY-3002 : Step(1171): len = 16710.6, overlap = 18.75
PHY-3002 : Step(1172): len = 16925.2, overlap = 19
PHY-3002 : Step(1173): len = 16788.1, overlap = 14.75
PHY-3002 : Step(1174): len = 16910.3, overlap = 10.5
PHY-3002 : Step(1175): len = 16607.2, overlap = 10.75
PHY-3002 : Step(1176): len = 16728.2, overlap = 11.25
PHY-3002 : Step(1177): len = 16455.4, overlap = 11.75
PHY-3002 : Step(1178): len = 16347.5, overlap = 11.75
PHY-3002 : Step(1179): len = 16021.3, overlap = 11.75
PHY-3002 : Step(1180): len = 16119.2, overlap = 12
PHY-3002 : Step(1181): len = 16124.4, overlap = 12.25
PHY-3002 : Step(1182): len = 16238.8, overlap = 17
PHY-3002 : Step(1183): len = 15912.1, overlap = 12.25
PHY-3002 : Step(1184): len = 15827.8, overlap = 12
PHY-3002 : Step(1185): len = 15861.1, overlap = 12
PHY-3002 : Step(1186): len = 15821.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81339e-05
PHY-3002 : Step(1187): len = 15618.9, overlap = 12.25
PHY-3002 : Step(1188): len = 15722.2, overlap = 12.5
PHY-3002 : Step(1189): len = 15815.4, overlap = 12.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.62677e-05
PHY-3002 : Step(1190): len = 15895.9, overlap = 12.5
PHY-3002 : Step(1191): len = 16060, overlap = 12.25
PHY-3002 : Step(1192): len = 16138.1, overlap = 12.5
PHY-3002 : Step(1193): len = 16079.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98445e-06
PHY-3002 : Step(1194): len = 16094.7, overlap = 13.25
PHY-3002 : Step(1195): len = 16079.4, overlap = 13.75
PHY-3002 : Step(1196): len = 15850.9, overlap = 14
PHY-3002 : Step(1197): len = 15863.9, overlap = 14
PHY-3002 : Step(1198): len = 15876.1, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9689e-06
PHY-3002 : Step(1199): len = 15754.9, overlap = 14.25
PHY-3002 : Step(1200): len = 15746.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9378e-06
PHY-3002 : Step(1201): len = 15709.9, overlap = 14.25
PHY-3002 : Step(1202): len = 15709.9, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12901e-06
PHY-3002 : Step(1203): len = 15881.9, overlap = 35
PHY-3002 : Step(1204): len = 15941.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2258e-05
PHY-3002 : Step(1205): len = 15885.5, overlap = 34.75
PHY-3002 : Step(1206): len = 16070, overlap = 33.5
PHY-3002 : Step(1207): len = 16388.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4516e-05
PHY-3002 : Step(1208): len = 16228.6, overlap = 32.75
PHY-3002 : Step(1209): len = 16785, overlap = 29.75
PHY-3002 : Step(1210): len = 17039.3, overlap = 27.75
PHY-3002 : Step(1211): len = 16822, overlap = 27.75
PHY-3002 : Step(1212): len = 16801.2, overlap = 27.5
PHY-3002 : Step(1213): len = 16740, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.90321e-05
PHY-3002 : Step(1214): len = 16890, overlap = 27
PHY-3002 : Step(1215): len = 17130.4, overlap = 26.25
PHY-3002 : Step(1216): len = 17250.4, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.80642e-05
PHY-3002 : Step(1217): len = 17637.8, overlap = 26
PHY-3002 : Step(1218): len = 18009.3, overlap = 25.25
PHY-3002 : Step(1219): len = 18201.4, overlap = 24.25
PHY-3002 : Step(1220): len = 18114.4, overlap = 25.5
PHY-3002 : Step(1221): len = 18077.9, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000196128
PHY-3002 : Step(1222): len = 18377, overlap = 24.75
PHY-3002 : Step(1223): len = 18750.6, overlap = 23.25
PHY-3002 : Step(1224): len = 18957.8, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392257
PHY-3002 : Step(1225): len = 19445.1, overlap = 21
PHY-3002 : Step(1226): len = 19834, overlap = 21
PHY-3002 : Step(1227): len = 19806.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051524s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (181.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435336
PHY-3002 : Step(1228): len = 20757.3, overlap = 4.75
PHY-3002 : Step(1229): len = 20445, overlap = 7.5
PHY-3002 : Step(1230): len = 20136.8, overlap = 12
PHY-3002 : Step(1231): len = 19943.1, overlap = 14.75
PHY-3002 : Step(1232): len = 19844, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0008302
PHY-3002 : Step(1233): len = 20126.7, overlap = 15.5
PHY-3002 : Step(1234): len = 20317.1, overlap = 15
PHY-3002 : Step(1235): len = 20375.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016604
PHY-3002 : Step(1236): len = 20503.4, overlap = 15
PHY-3002 : Step(1237): len = 20649.1, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20867, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 6.
PHY-3001 : Final: Len = 21155, Over = 0
RUN-1003 : finish command "place" in  1.791554s wall, 2.683217s user + 0.733205s system = 3.416422s CPU (190.7%)

RUN-1004 : used memory is 333 MB, reserved memory is 296 MB, peak memory is 433 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30840, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 31032, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 31080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015099s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (310.0%)

PHY-1001 : End global routing;  0.046407s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (201.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037513s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47368, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.960037s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (120.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010572s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (147.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47376
PHY-1001 : End DR Iter 2; 0.011841s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (131.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.542124s wall, 1.653611s user + 0.062400s system = 1.716011s CPU (111.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.711735s wall, 1.934412s user + 0.078001s system = 2.012413s CPU (117.6%)

RUN-1004 : used memory is 334 MB, reserved memory is 296 MB, peak memory is 433 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  320   out of   4480    7.14%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           185   out of    505   36.63%
  #lut&reg            114   out of    505   22.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4933
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 13571 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.492876s wall, 11.310073s user + 0.046800s system = 11.356873s CPU (325.1%)

RUN-1004 : used memory is 334 MB, reserved memory is 296 MB, peak memory is 433 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.209033s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (100.6%)

RUN-1004 : used memory is 430 MB, reserved memory is 392 MB, peak memory is 433 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.713681s wall, 2.652017s user + 0.280802s system = 2.932819s CPU (8.2%)

RUN-1004 : used memory is 432 MB, reserved memory is 394 MB, peak memory is 435 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.612429s wall, 0.499203s user + 0.124801s system = 0.624004s CPU (7.2%)

RUN-1004 : used memory is 361 MB, reserved memory is 323 MB, peak memory is 435 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.902075s wall, 4.867231s user + 0.499203s system = 5.366434s CPU (11.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 313 MB, peak memory is 435 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(73)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(73) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 217/34 useful/useless nets, 144/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 217/0 useful/useless nets, 144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1
#MACRO_MUX             12

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 311/0 useful/useless nets, 237/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 18 (2.44), #lev = 4 (2.95)
SYN-3001 : Mapper mapped 33 instances into 21 LUTs, name keeping = 80%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 3 SEQ (95 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 75/161 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   77   out of   4480    1.72%
#reg                   70   out of   4480    1.56%
#le                   131
  #lut only            61   out of    131   46.56%
  #reg only            54   out of    131   41.22%
  #lut&reg             16   out of    131   12.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |131   |77    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 848/177 useful/useless nets, 640/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 665/183 useful/useless nets, 457/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 457/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/0 useful/useless nets, 492/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 693/0 useful/useless nets, 487/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 788/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 775/0 useful/useless nets, 569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 944/6 useful/useless nets, 738/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 838/0 useful/useless nets, 632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 40 SEQ (694 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 240/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.329154s wall, 1.294808s user + 0.124801s system = 1.419609s CPU (106.8%)

RUN-1004 : used memory is 338 MB, reserved memory is 300 MB, peak memory is 435 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2191, tnet num: 636, tinst num: 271, tnode num: 2907, tedge num: 3702.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 712 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076130s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92136.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1238): len = 71626, overlap = 13.5
PHY-3002 : Step(1239): len = 62214.8, overlap = 13.5
PHY-3002 : Step(1240): len = 54788.3, overlap = 13.5
PHY-3002 : Step(1241): len = 48940.2, overlap = 13.5
PHY-3002 : Step(1242): len = 44058.4, overlap = 13.5
PHY-3002 : Step(1243): len = 39275.6, overlap = 13.5
PHY-3002 : Step(1244): len = 34969.1, overlap = 14.75
PHY-3002 : Step(1245): len = 31362.5, overlap = 13.5
PHY-3002 : Step(1246): len = 28053.5, overlap = 13.75
PHY-3002 : Step(1247): len = 24512.3, overlap = 15
PHY-3002 : Step(1248): len = 22159.6, overlap = 16.75
PHY-3002 : Step(1249): len = 20512.9, overlap = 17.5
PHY-3002 : Step(1250): len = 16848.7, overlap = 17
PHY-3002 : Step(1251): len = 15811.4, overlap = 18.75
PHY-3002 : Step(1252): len = 15290.3, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40669e-05
PHY-3002 : Step(1253): len = 16710.6, overlap = 18.75
PHY-3002 : Step(1254): len = 16925.2, overlap = 19
PHY-3002 : Step(1255): len = 16788.1, overlap = 14.75
PHY-3002 : Step(1256): len = 16910.3, overlap = 10.5
PHY-3002 : Step(1257): len = 16607.2, overlap = 10.75
PHY-3002 : Step(1258): len = 16728.2, overlap = 11.25
PHY-3002 : Step(1259): len = 16455.4, overlap = 11.75
PHY-3002 : Step(1260): len = 16347.5, overlap = 11.75
PHY-3002 : Step(1261): len = 16021.3, overlap = 11.75
PHY-3002 : Step(1262): len = 16119.2, overlap = 12
PHY-3002 : Step(1263): len = 16124.4, overlap = 12.25
PHY-3002 : Step(1264): len = 16238.8, overlap = 17
PHY-3002 : Step(1265): len = 15912.1, overlap = 12.25
PHY-3002 : Step(1266): len = 15827.8, overlap = 12
PHY-3002 : Step(1267): len = 15861.1, overlap = 12
PHY-3002 : Step(1268): len = 15821.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81339e-05
PHY-3002 : Step(1269): len = 15618.9, overlap = 12.25
PHY-3002 : Step(1270): len = 15722.2, overlap = 12.5
PHY-3002 : Step(1271): len = 15815.4, overlap = 12.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.62677e-05
PHY-3002 : Step(1272): len = 15895.9, overlap = 12.5
PHY-3002 : Step(1273): len = 16060, overlap = 12.25
PHY-3002 : Step(1274): len = 16138.1, overlap = 12.5
PHY-3002 : Step(1275): len = 16079.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98445e-06
PHY-3002 : Step(1276): len = 16094.7, overlap = 13.25
PHY-3002 : Step(1277): len = 16079.4, overlap = 13.75
PHY-3002 : Step(1278): len = 15850.9, overlap = 14
PHY-3002 : Step(1279): len = 15863.9, overlap = 14
PHY-3002 : Step(1280): len = 15876.1, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9689e-06
PHY-3002 : Step(1281): len = 15754.9, overlap = 14.25
PHY-3002 : Step(1282): len = 15746.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9378e-06
PHY-3002 : Step(1283): len = 15709.9, overlap = 14.25
PHY-3002 : Step(1284): len = 15709.9, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12901e-06
PHY-3002 : Step(1285): len = 15881.9, overlap = 35
PHY-3002 : Step(1286): len = 15941.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2258e-05
PHY-3002 : Step(1287): len = 15885.5, overlap = 34.75
PHY-3002 : Step(1288): len = 16070, overlap = 33.5
PHY-3002 : Step(1289): len = 16388.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4516e-05
PHY-3002 : Step(1290): len = 16228.6, overlap = 32.75
PHY-3002 : Step(1291): len = 16785, overlap = 29.75
PHY-3002 : Step(1292): len = 17039.3, overlap = 27.75
PHY-3002 : Step(1293): len = 16822, overlap = 27.75
PHY-3002 : Step(1294): len = 16801.2, overlap = 27.5
PHY-3002 : Step(1295): len = 16740, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.90321e-05
PHY-3002 : Step(1296): len = 16890, overlap = 27
PHY-3002 : Step(1297): len = 17130.4, overlap = 26.25
PHY-3002 : Step(1298): len = 17250.4, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.80642e-05
PHY-3002 : Step(1299): len = 17637.8, overlap = 26
PHY-3002 : Step(1300): len = 18009.3, overlap = 25.25
PHY-3002 : Step(1301): len = 18201.4, overlap = 24.25
PHY-3002 : Step(1302): len = 18114.4, overlap = 25.5
PHY-3002 : Step(1303): len = 18077.9, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000196128
PHY-3002 : Step(1304): len = 18377, overlap = 24.75
PHY-3002 : Step(1305): len = 18750.6, overlap = 23.25
PHY-3002 : Step(1306): len = 18957.8, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392257
PHY-3002 : Step(1307): len = 19445.1, overlap = 21
PHY-3002 : Step(1308): len = 19834, overlap = 21
PHY-3002 : Step(1309): len = 19806.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053775s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (145.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435336
PHY-3002 : Step(1310): len = 20757.3, overlap = 4.75
PHY-3002 : Step(1311): len = 20445, overlap = 7.5
PHY-3002 : Step(1312): len = 20136.8, overlap = 12
PHY-3002 : Step(1313): len = 19943.1, overlap = 14.75
PHY-3002 : Step(1314): len = 19844, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0008302
PHY-3002 : Step(1315): len = 20126.7, overlap = 15.5
PHY-3002 : Step(1316): len = 20317.1, overlap = 15
PHY-3002 : Step(1317): len = 20375.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016604
PHY-3002 : Step(1318): len = 20503.4, overlap = 15
PHY-3002 : Step(1319): len = 20649.1, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005128s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20867, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 6.
PHY-3001 : Final: Len = 21155, Over = 0
RUN-1003 : finish command "place" in  1.739194s wall, 2.636417s user + 0.748805s system = 3.385222s CPU (194.6%)

RUN-1004 : used memory is 338 MB, reserved memory is 300 MB, peak memory is 435 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30840, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 31032, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 31080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014998s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (312.1%)

PHY-1001 : End global routing;  0.046484s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (201.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039773s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (78.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47368, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.870373s wall, 1.092007s user + 0.078001s system = 1.170008s CPU (134.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010516s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (148.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47376
PHY-1001 : End DR Iter 2; 0.010918s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (142.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.446565s wall, 1.638011s user + 0.093601s system = 1.731611s CPU (119.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.616144s wall, 1.887612s user + 0.109201s system = 1.996813s CPU (123.6%)

RUN-1004 : used memory is 340 MB, reserved memory is 302 MB, peak memory is 435 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  320   out of   4480    7.14%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           185   out of    505   36.63%
  #lut&reg            114   out of    505   22.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4933
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 13571 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.826031s wall, 9.297660s user + 0.031200s system = 9.328860s CPU (330.1%)

RUN-1004 : used memory is 340 MB, reserved memory is 302 MB, peak memory is 435 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.167204s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (100.2%)

RUN-1004 : used memory is 436 MB, reserved memory is 398 MB, peak memory is 440 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.767750s wall, 3.619223s user + 0.530403s system = 4.149627s CPU (11.3%)

RUN-1004 : used memory is 438 MB, reserved memory is 400 MB, peak memory is 441 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.650643s wall, 0.390002s user + 0.171601s system = 0.561604s CPU (6.5%)

RUN-1004 : used memory is 366 MB, reserved memory is 329 MB, peak memory is 441 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.958172s wall, 5.662836s user + 0.795605s system = 6.458441s CPU (13.5%)

RUN-1004 : used memory is 356 MB, reserved memory is 320 MB, peak memory is 441 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(74)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 217/34 useful/useless nets, 144/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 217/0 useful/useless nets, 144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1
#MACRO_MUX             12

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 311/0 useful/useless nets, 237/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 18 (2.44), #lev = 4 (2.95)
SYN-3001 : Mapper mapped 33 instances into 21 LUTs, name keeping = 80%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 3 SEQ (95 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 75/161 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   77   out of   4480    1.72%
#reg                   70   out of   4480    1.56%
#le                   131
  #lut only            61   out of    131   46.56%
  #reg only            54   out of    131   41.22%
  #lut&reg             16   out of    131   12.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |131   |77    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 848/177 useful/useless nets, 640/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 665/183 useful/useless nets, 457/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 457/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/0 useful/useless nets, 492/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 693/0 useful/useless nets, 487/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 788/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 775/0 useful/useless nets, 569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 944/6 useful/useless nets, 738/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 838/0 useful/useless nets, 632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 40 SEQ (694 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 240/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.361074s wall, 1.372809s user + 0.093601s system = 1.466409s CPU (107.7%)

RUN-1004 : used memory is 337 MB, reserved memory is 300 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2191, tnet num: 636, tinst num: 271, tnode num: 2907, tedge num: 3702.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 712 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080955s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (115.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92136.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1320): len = 71626, overlap = 13.5
PHY-3002 : Step(1321): len = 62214.8, overlap = 13.5
PHY-3002 : Step(1322): len = 54788.3, overlap = 13.5
PHY-3002 : Step(1323): len = 48940.2, overlap = 13.5
PHY-3002 : Step(1324): len = 44058.4, overlap = 13.5
PHY-3002 : Step(1325): len = 39275.6, overlap = 13.5
PHY-3002 : Step(1326): len = 34969.1, overlap = 14.75
PHY-3002 : Step(1327): len = 31362.5, overlap = 13.5
PHY-3002 : Step(1328): len = 28053.5, overlap = 13.75
PHY-3002 : Step(1329): len = 24512.3, overlap = 15
PHY-3002 : Step(1330): len = 22159.6, overlap = 16.75
PHY-3002 : Step(1331): len = 20512.9, overlap = 17.5
PHY-3002 : Step(1332): len = 16848.7, overlap = 17
PHY-3002 : Step(1333): len = 15811.4, overlap = 18.75
PHY-3002 : Step(1334): len = 15290.3, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40669e-05
PHY-3002 : Step(1335): len = 16710.6, overlap = 18.75
PHY-3002 : Step(1336): len = 16925.2, overlap = 19
PHY-3002 : Step(1337): len = 16788.1, overlap = 14.75
PHY-3002 : Step(1338): len = 16910.3, overlap = 10.5
PHY-3002 : Step(1339): len = 16607.2, overlap = 10.75
PHY-3002 : Step(1340): len = 16728.2, overlap = 11.25
PHY-3002 : Step(1341): len = 16455.4, overlap = 11.75
PHY-3002 : Step(1342): len = 16347.5, overlap = 11.75
PHY-3002 : Step(1343): len = 16021.3, overlap = 11.75
PHY-3002 : Step(1344): len = 16119.2, overlap = 12
PHY-3002 : Step(1345): len = 16124.4, overlap = 12.25
PHY-3002 : Step(1346): len = 16238.8, overlap = 17
PHY-3002 : Step(1347): len = 15912.1, overlap = 12.25
PHY-3002 : Step(1348): len = 15827.8, overlap = 12
PHY-3002 : Step(1349): len = 15861.1, overlap = 12
PHY-3002 : Step(1350): len = 15821.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81339e-05
PHY-3002 : Step(1351): len = 15618.9, overlap = 12.25
PHY-3002 : Step(1352): len = 15722.2, overlap = 12.5
PHY-3002 : Step(1353): len = 15815.4, overlap = 12.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.62677e-05
PHY-3002 : Step(1354): len = 15895.9, overlap = 12.5
PHY-3002 : Step(1355): len = 16060, overlap = 12.25
PHY-3002 : Step(1356): len = 16138.1, overlap = 12.5
PHY-3002 : Step(1357): len = 16079.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004981s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98445e-06
PHY-3002 : Step(1358): len = 16094.7, overlap = 13.25
PHY-3002 : Step(1359): len = 16079.4, overlap = 13.75
PHY-3002 : Step(1360): len = 15850.9, overlap = 14
PHY-3002 : Step(1361): len = 15863.9, overlap = 14
PHY-3002 : Step(1362): len = 15876.1, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9689e-06
PHY-3002 : Step(1363): len = 15754.9, overlap = 14.25
PHY-3002 : Step(1364): len = 15746.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9378e-06
PHY-3002 : Step(1365): len = 15709.9, overlap = 14.25
PHY-3002 : Step(1366): len = 15709.9, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12901e-06
PHY-3002 : Step(1367): len = 15881.9, overlap = 35
PHY-3002 : Step(1368): len = 15941.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2258e-05
PHY-3002 : Step(1369): len = 15885.5, overlap = 34.75
PHY-3002 : Step(1370): len = 16070, overlap = 33.5
PHY-3002 : Step(1371): len = 16388.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4516e-05
PHY-3002 : Step(1372): len = 16228.6, overlap = 32.75
PHY-3002 : Step(1373): len = 16785, overlap = 29.75
PHY-3002 : Step(1374): len = 17039.3, overlap = 27.75
PHY-3002 : Step(1375): len = 16822, overlap = 27.75
PHY-3002 : Step(1376): len = 16801.2, overlap = 27.5
PHY-3002 : Step(1377): len = 16740, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.90321e-05
PHY-3002 : Step(1378): len = 16890, overlap = 27
PHY-3002 : Step(1379): len = 17130.4, overlap = 26.25
PHY-3002 : Step(1380): len = 17250.4, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.80642e-05
PHY-3002 : Step(1381): len = 17637.8, overlap = 26
PHY-3002 : Step(1382): len = 18009.3, overlap = 25.25
PHY-3002 : Step(1383): len = 18201.4, overlap = 24.25
PHY-3002 : Step(1384): len = 18114.4, overlap = 25.5
PHY-3002 : Step(1385): len = 18077.9, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000196128
PHY-3002 : Step(1386): len = 18377, overlap = 24.75
PHY-3002 : Step(1387): len = 18750.6, overlap = 23.25
PHY-3002 : Step(1388): len = 18957.8, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392257
PHY-3002 : Step(1389): len = 19445.1, overlap = 21
PHY-3002 : Step(1390): len = 19834, overlap = 21
PHY-3002 : Step(1391): len = 19806.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050482s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (123.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435336
PHY-3002 : Step(1392): len = 20757.3, overlap = 4.75
PHY-3002 : Step(1393): len = 20445, overlap = 7.5
PHY-3002 : Step(1394): len = 20136.8, overlap = 12
PHY-3002 : Step(1395): len = 19943.1, overlap = 14.75
PHY-3002 : Step(1396): len = 19844, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0008302
PHY-3002 : Step(1397): len = 20126.7, overlap = 15.5
PHY-3002 : Step(1398): len = 20317.1, overlap = 15
PHY-3002 : Step(1399): len = 20375.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016604
PHY-3002 : Step(1400): len = 20503.4, overlap = 15
PHY-3002 : Step(1401): len = 20649.1, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005508s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (283.2%)

PHY-3001 : Legalized: Len = 20867, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 6.
PHY-3001 : Final: Len = 21155, Over = 0
RUN-1003 : finish command "place" in  1.758268s wall, 2.854818s user + 0.577204s system = 3.432022s CPU (195.2%)

RUN-1004 : used memory is 337 MB, reserved memory is 300 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30840, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 31032, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 31080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015876s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (196.5%)

PHY-1001 : End global routing;  0.046848s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (166.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040860s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (76.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47368, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.906128s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (125.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.012494s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47376
PHY-1001 : End DR Iter 2; 0.010496s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (148.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.509193s wall, 1.762811s user + 0.015600s system = 1.778411s CPU (117.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.680785s wall, 1.950012s user + 0.046800s system = 1.996813s CPU (118.8%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  320   out of   4480    7.14%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           185   out of    505   36.63%
  #lut&reg            114   out of    505   22.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4933
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 13571 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.758062s wall, 9.141659s user + 0.031200s system = 9.172859s CPU (332.6%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(74)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 217/34 useful/useless nets, 144/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 217/0 useful/useless nets, 144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1
#MACRO_MUX             12

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-1032 : 238/0 useful/useless nets, 164/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 311/0 useful/useless nets, 237/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 18 (2.44), #lev = 4 (2.95)
SYN-3001 : Mapper mapped 33 instances into 21 LUTs, name keeping = 80%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 3 SEQ (95 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 75/161 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   77   out of   4480    1.72%
#reg                   70   out of   4480    1.56%
#le                   131
  #lut only            61   out of    131   46.56%
  #reg only            54   out of    131   41.22%
  #lut&reg             16   out of    131   12.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |131   |77    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 848/177 useful/useless nets, 640/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 665/183 useful/useless nets, 457/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 457/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/0 useful/useless nets, 492/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 693/0 useful/useless nets, 487/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 788/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 775/0 useful/useless nets, 569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 944/6 useful/useless nets, 738/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 838/0 useful/useless nets, 632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 40 SEQ (694 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 240/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.343489s wall, 1.388409s user + 0.109201s system = 1.497610s CPU (111.5%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2191, tnet num: 636, tinst num: 271, tnode num: 2907, tedge num: 3702.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 712 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081844s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92136.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1402): len = 71626, overlap = 13.5
PHY-3002 : Step(1403): len = 62214.8, overlap = 13.5
PHY-3002 : Step(1404): len = 54788.3, overlap = 13.5
PHY-3002 : Step(1405): len = 48940.2, overlap = 13.5
PHY-3002 : Step(1406): len = 44058.4, overlap = 13.5
PHY-3002 : Step(1407): len = 39275.6, overlap = 13.5
PHY-3002 : Step(1408): len = 34969.1, overlap = 14.75
PHY-3002 : Step(1409): len = 31362.5, overlap = 13.5
PHY-3002 : Step(1410): len = 28053.5, overlap = 13.75
PHY-3002 : Step(1411): len = 24512.3, overlap = 15
PHY-3002 : Step(1412): len = 22159.6, overlap = 16.75
PHY-3002 : Step(1413): len = 20512.9, overlap = 17.5
PHY-3002 : Step(1414): len = 16848.7, overlap = 17
PHY-3002 : Step(1415): len = 15811.4, overlap = 18.75
PHY-3002 : Step(1416): len = 15290.3, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40669e-05
PHY-3002 : Step(1417): len = 16710.6, overlap = 18.75
PHY-3002 : Step(1418): len = 16925.2, overlap = 19
PHY-3002 : Step(1419): len = 16788.1, overlap = 14.75
PHY-3002 : Step(1420): len = 16910.3, overlap = 10.5
PHY-3002 : Step(1421): len = 16607.2, overlap = 10.75
PHY-3002 : Step(1422): len = 16728.2, overlap = 11.25
PHY-3002 : Step(1423): len = 16455.4, overlap = 11.75
PHY-3002 : Step(1424): len = 16347.5, overlap = 11.75
PHY-3002 : Step(1425): len = 16021.3, overlap = 11.75
PHY-3002 : Step(1426): len = 16119.2, overlap = 12
PHY-3002 : Step(1427): len = 16124.4, overlap = 12.25
PHY-3002 : Step(1428): len = 16238.8, overlap = 17
PHY-3002 : Step(1429): len = 15912.1, overlap = 12.25
PHY-3002 : Step(1430): len = 15827.8, overlap = 12
PHY-3002 : Step(1431): len = 15861.1, overlap = 12
PHY-3002 : Step(1432): len = 15821.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81339e-05
PHY-3002 : Step(1433): len = 15618.9, overlap = 12.25
PHY-3002 : Step(1434): len = 15722.2, overlap = 12.5
PHY-3002 : Step(1435): len = 15815.4, overlap = 12.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.62677e-05
PHY-3002 : Step(1436): len = 15895.9, overlap = 12.5
PHY-3002 : Step(1437): len = 16060, overlap = 12.25
PHY-3002 : Step(1438): len = 16138.1, overlap = 12.5
PHY-3002 : Step(1439): len = 16079.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98445e-06
PHY-3002 : Step(1440): len = 16094.7, overlap = 13.25
PHY-3002 : Step(1441): len = 16079.4, overlap = 13.75
PHY-3002 : Step(1442): len = 15850.9, overlap = 14
PHY-3002 : Step(1443): len = 15863.9, overlap = 14
PHY-3002 : Step(1444): len = 15876.1, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9689e-06
PHY-3002 : Step(1445): len = 15754.9, overlap = 14.25
PHY-3002 : Step(1446): len = 15746.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9378e-06
PHY-3002 : Step(1447): len = 15709.9, overlap = 14.25
PHY-3002 : Step(1448): len = 15709.9, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12901e-06
PHY-3002 : Step(1449): len = 15881.9, overlap = 35
PHY-3002 : Step(1450): len = 15941.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2258e-05
PHY-3002 : Step(1451): len = 15885.5, overlap = 34.75
PHY-3002 : Step(1452): len = 16070, overlap = 33.5
PHY-3002 : Step(1453): len = 16388.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4516e-05
PHY-3002 : Step(1454): len = 16228.6, overlap = 32.75
PHY-3002 : Step(1455): len = 16785, overlap = 29.75
PHY-3002 : Step(1456): len = 17039.3, overlap = 27.75
PHY-3002 : Step(1457): len = 16822, overlap = 27.75
PHY-3002 : Step(1458): len = 16801.2, overlap = 27.5
PHY-3002 : Step(1459): len = 16740, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.90321e-05
PHY-3002 : Step(1460): len = 16890, overlap = 27
PHY-3002 : Step(1461): len = 17130.4, overlap = 26.25
PHY-3002 : Step(1462): len = 17250.4, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.80642e-05
PHY-3002 : Step(1463): len = 17637.8, overlap = 26
PHY-3002 : Step(1464): len = 18009.3, overlap = 25.25
PHY-3002 : Step(1465): len = 18201.4, overlap = 24.25
PHY-3002 : Step(1466): len = 18114.4, overlap = 25.5
PHY-3002 : Step(1467): len = 18077.9, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000196128
PHY-3002 : Step(1468): len = 18377, overlap = 24.75
PHY-3002 : Step(1469): len = 18750.6, overlap = 23.25
PHY-3002 : Step(1470): len = 18957.8, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392257
PHY-3002 : Step(1471): len = 19445.1, overlap = 21
PHY-3002 : Step(1472): len = 19834, overlap = 21
PHY-3002 : Step(1473): len = 19806.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053419s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (146.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435336
PHY-3002 : Step(1474): len = 20757.3, overlap = 4.75
PHY-3002 : Step(1475): len = 20445, overlap = 7.5
PHY-3002 : Step(1476): len = 20136.8, overlap = 12
PHY-3002 : Step(1477): len = 19943.1, overlap = 14.75
PHY-3002 : Step(1478): len = 19844, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0008302
PHY-3002 : Step(1479): len = 20126.7, overlap = 15.5
PHY-3002 : Step(1480): len = 20317.1, overlap = 15
PHY-3002 : Step(1481): len = 20375.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016604
PHY-3002 : Step(1482): len = 20503.4, overlap = 15
PHY-3002 : Step(1483): len = 20649.1, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20867, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 6.
PHY-3001 : Final: Len = 21155, Over = 0
RUN-1003 : finish command "place" in  1.750931s wall, 2.480416s user + 0.842405s system = 3.322821s CPU (189.8%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30840, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 31032, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 31080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015119s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (206.4%)

PHY-1001 : End global routing;  0.045183s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (138.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038454s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (121.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47368, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.889839s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (129.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010982s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (284.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47376
PHY-1001 : End DR Iter 2; 0.011909s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (131.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.483591s wall, 1.700411s user + 0.078001s system = 1.778411s CPU (119.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.649583s wall, 1.887612s user + 0.078001s system = 1.965613s CPU (119.2%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  320   out of   4480    7.14%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           185   out of    505   36.63%
  #lut&reg            114   out of    505   22.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4933
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 13571 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.782077s wall, 9.266459s user + 0.093601s system = 9.360060s CPU (336.4%)

RUN-1004 : used memory is 339 MB, reserved memory is 301 MB, peak memory is 441 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.163992s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (97.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 397 MB, peak memory is 441 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.705184s wall, 3.541223s user + 0.546003s system = 4.087226s CPU (11.1%)

RUN-1004 : used memory is 437 MB, reserved memory is 399 MB, peak memory is 441 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.635697s wall, 0.452403s user + 0.140401s system = 0.592804s CPU (6.9%)

RUN-1004 : used memory is 369 MB, reserved memory is 330 MB, peak memory is 441 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.881798s wall, 5.678436s user + 0.811205s system = 6.489642s CPU (13.6%)

RUN-1004 : used memory is 358 MB, reserved memory is 321 MB, peak memory is 441 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(74)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P19;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(74) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 282/15 useful/useless nets, 209/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 152 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 216/35 useful/useless nets, 143/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 216/0 useful/useless nets, 143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1
#MACRO_MUX             11

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 239/0 useful/useless nets, 165/0 useful/useless insts
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-1032 : 239/0 useful/useless nets, 165/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 312/0 useful/useless nets, 238/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=4, #lut = 18 (2.44), #lev = 4 (2.95)
SYN-3001 : Mapper mapped 34 instances into 21 LUTs, name keeping = 80%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (57 nodes)...
SYN-4004 : #1: Packed 3 SEQ (95 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 75/161 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   77   out of   4480    1.72%
#reg                   70   out of   4480    1.56%
#le                   131
  #lut only            61   out of    131   46.56%
  #reg only            54   out of    131   41.22%
  #lut&reg             16   out of    131   12.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |131   |77    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 848/177 useful/useless nets, 640/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 665/183 useful/useless nets, 457/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 457/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/0 useful/useless nets, 492/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 693/0 useful/useless nets, 487/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 788/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 775/0 useful/useless nets, 569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 944/6 useful/useless nets, 738/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 838/0 useful/useless nets, 632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 40 SEQ (694 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 240/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.425135s wall, 1.450809s user + 0.124801s system = 1.575610s CPU (110.6%)

RUN-1004 : used memory is 341 MB, reserved memory is 303 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2191, tnet num: 636, tinst num: 271, tnode num: 2907, tedge num: 3702.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 712 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077717s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92132.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1484): len = 71622, overlap = 13.5
PHY-3002 : Step(1485): len = 62210.8, overlap = 13.5
PHY-3002 : Step(1486): len = 54784.3, overlap = 13.5
PHY-3002 : Step(1487): len = 48936.2, overlap = 13.5
PHY-3002 : Step(1488): len = 44054.4, overlap = 13.5
PHY-3002 : Step(1489): len = 39271.6, overlap = 13.5
PHY-3002 : Step(1490): len = 34964.9, overlap = 14.75
PHY-3002 : Step(1491): len = 31358.7, overlap = 13.5
PHY-3002 : Step(1492): len = 28049.3, overlap = 13.75
PHY-3002 : Step(1493): len = 24508.1, overlap = 15
PHY-3002 : Step(1494): len = 22155, overlap = 16.75
PHY-3002 : Step(1495): len = 20506.4, overlap = 17.5
PHY-3002 : Step(1496): len = 16944.4, overlap = 17
PHY-3002 : Step(1497): len = 15953.9, overlap = 19
PHY-3002 : Step(1498): len = 15152.4, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63e-05
PHY-3002 : Step(1499): len = 16472.9, overlap = 19
PHY-3002 : Step(1500): len = 16727.6, overlap = 19
PHY-3002 : Step(1501): len = 16573.2, overlap = 15
PHY-3002 : Step(1502): len = 16796.7, overlap = 10.5
PHY-3002 : Step(1503): len = 16545.1, overlap = 11.5
PHY-3002 : Step(1504): len = 16495, overlap = 16.25
PHY-3002 : Step(1505): len = 16362.2, overlap = 16.5
PHY-3002 : Step(1506): len = 15989.1, overlap = 12
PHY-3002 : Step(1507): len = 15844.3, overlap = 12
PHY-3002 : Step(1508): len = 15909.4, overlap = 12
PHY-3002 : Step(1509): len = 16076.5, overlap = 12.5
PHY-3002 : Step(1510): len = 16250.6, overlap = 7.75
PHY-3002 : Step(1511): len = 15973.6, overlap = 12.25
PHY-3002 : Step(1512): len = 15700.2, overlap = 12.25
PHY-3002 : Step(1513): len = 15598.6, overlap = 12.5
PHY-3002 : Step(1514): len = 15368.2, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.26001e-05
PHY-3002 : Step(1515): len = 15586.4, overlap = 12.75
PHY-3002 : Step(1516): len = 15716.5, overlap = 12.75
PHY-3002 : Step(1517): len = 15788.4, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0001052
PHY-3002 : Step(1518): len = 15819.8, overlap = 12.75
PHY-3002 : Step(1519): len = 16000.4, overlap = 12.75
PHY-3002 : Step(1520): len = 16120.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004801s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (325.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.93626e-06
PHY-3002 : Step(1521): len = 15924.5, overlap = 14.25
PHY-3002 : Step(1522): len = 15895.9, overlap = 14.5
PHY-3002 : Step(1523): len = 15595.3, overlap = 14.75
PHY-3002 : Step(1524): len = 15555, overlap = 14.75
PHY-3002 : Step(1525): len = 15545.1, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.87252e-06
PHY-3002 : Step(1526): len = 15421.5, overlap = 15
PHY-3002 : Step(1527): len = 15421.5, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.74505e-06
PHY-3002 : Step(1528): len = 15409.6, overlap = 15
PHY-3002 : Step(1529): len = 15409.6, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.92559e-06
PHY-3002 : Step(1530): len = 15495.9, overlap = 35
PHY-3002 : Step(1531): len = 15495.9, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.85117e-06
PHY-3002 : Step(1532): len = 15575.1, overlap = 34.5
PHY-3002 : Step(1533): len = 15659.2, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97023e-05
PHY-3002 : Step(1534): len = 15813.9, overlap = 33.5
PHY-3002 : Step(1535): len = 16274, overlap = 31
PHY-3002 : Step(1536): len = 16365.4, overlap = 30.5
PHY-3002 : Step(1537): len = 16420.7, overlap = 28.25
PHY-3002 : Step(1538): len = 16479.9, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.94047e-05
PHY-3002 : Step(1539): len = 16490.1, overlap = 28
PHY-3002 : Step(1540): len = 16560.2, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.83012e-05
PHY-3002 : Step(1541): len = 16828.4, overlap = 26.75
PHY-3002 : Step(1542): len = 17194.5, overlap = 26
PHY-3002 : Step(1543): len = 17291.5, overlap = 26.75
PHY-3002 : Step(1544): len = 17489.7, overlap = 26
PHY-3002 : Step(1545): len = 17654.9, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000136602
PHY-3002 : Step(1546): len = 17789, overlap = 26.5
PHY-3002 : Step(1547): len = 17991.2, overlap = 26.25
PHY-3002 : Step(1548): len = 18233.1, overlap = 25.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000273205
PHY-3002 : Step(1549): len = 18695.6, overlap = 24.75
PHY-3002 : Step(1550): len = 19046, overlap = 24.25
PHY-3002 : Step(1551): len = 19186.4, overlap = 24.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00054641
PHY-3002 : Step(1552): len = 19410.5, overlap = 24.25
PHY-3002 : Step(1553): len = 19636, overlap = 22.5
PHY-3002 : Step(1554): len = 19815.8, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058475s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (160.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000545412
PHY-3002 : Step(1555): len = 20980.6, overlap = 4.25
PHY-3002 : Step(1556): len = 20677, overlap = 8.25
PHY-3002 : Step(1557): len = 20319.7, overlap = 9
PHY-3002 : Step(1558): len = 20123.5, overlap = 10.75
PHY-3002 : Step(1559): len = 20055, overlap = 11.5
PHY-3002 : Step(1560): len = 19989, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109082
PHY-3002 : Step(1561): len = 20167.4, overlap = 12
PHY-3002 : Step(1562): len = 20304.5, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218165
PHY-3002 : Step(1563): len = 20449.5, overlap = 12.5
PHY-3002 : Step(1564): len = 20645.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21152.7, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 5, deltaY = 4.
PHY-3001 : Final: Len = 21180.7, Over = 0
RUN-1003 : finish command "place" in  1.885460s wall, 3.010819s user + 0.592804s system = 3.603623s CPU (191.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 303 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 168 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 128 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30936, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 31152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015548s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (301.0%)

PHY-1001 : End global routing;  0.047475s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (164.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041824s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (74.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 48552, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.942150s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (127.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48568, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48568
PHY-1001 : End DR Iter 1; 0.009932s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (314.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.553005s wall, 1.778411s user + 0.078001s system = 1.856412s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.715675s wall, 1.965613s user + 0.093601s system = 2.059213s CPU (120.0%)

RUN-1004 : used memory is 344 MB, reserved memory is 307 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  320   out of   4480    7.14%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           185   out of    505   36.63%
  #lut&reg            114   out of    505   22.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4987
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 474 valid insts, and 13670 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.916742s wall, 8.938857s user + 0.062400s system = 9.001258s CPU (308.6%)

RUN-1004 : used memory is 344 MB, reserved memory is 307 MB, peak memory is 441 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.220766s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (102.2%)

RUN-1004 : used memory is 438 MB, reserved memory is 400 MB, peak memory is 442 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.551947s wall, 2.028013s user + 0.140401s system = 2.168414s CPU (6.1%)

RUN-1004 : used memory is 440 MB, reserved memory is 402 MB, peak memory is 443 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.447684s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (3.9%)

RUN-1004 : used memory is 373 MB, reserved memory is 335 MB, peak memory is 443 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.626430s wall, 4.024826s user + 0.343202s system = 4.368028s CPU (9.4%)

RUN-1004 : used memory is 362 MB, reserved memory is 326 MB, peak memory is 443 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: syntax error near 'begin' in src/quick_start.v(68)
HDL-8007 ERROR: Verilog 2000 keyword begin used in incorrect context in src/quick_start.v(68)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(76)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(77)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(78)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(79)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(80)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(81)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(82)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(83)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: syntax error near 'begin' in src/quick_start.v(68)
HDL-8007 ERROR: Verilog 2000 keyword begin used in incorrect context in src/quick_start.v(68)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(76)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(77)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(78)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(79)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(80)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(81)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(82)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(83)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-8007 ERROR: syntax error near 'begin' in src/quick_start.v(77)
HDL-8007 ERROR: Verilog 2000 keyword begin used in incorrect context in src/quick_start.v(77)
HDL-8007 ERROR: syntax error near 'end' in src/quick_start.v(88)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in src/quick_start.v(88)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(93)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(94)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(95)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(96)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(97)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(98)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(99)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in src/quick_start.v(100)
HDL-1007 : Verilog file 'src/quick_start.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(93)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P19;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 288/15 useful/useless nets, 215/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 205/51 useful/useless nets, 132/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 205/0 useful/useless nets, 132/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.50)
SYN-3001 : Mapper mapped 19 instances into 7 LUTs, name keeping = 57%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 283/0 useful/useless nets, 209/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7 LUT to BLE ...
SYN-4008 : Packed 7 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 72/158 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   63   out of   4480    1.41%
#reg                   70   out of   4480    1.56%
#le                   128
  #lut only            58   out of    128   45.31%
  #reg only            65   out of    128   50.78%
  #lut&reg              5   out of    128    3.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |128   |63    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 847/177 useful/useless nets, 638/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 664/183 useful/useless nets, 455/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 455/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 692/0 useful/useless nets, 485/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 774/0 useful/useless nets, 567/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 943/6 useful/useless nets, 736/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 630/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.408609s wall, 1.341609s user + 0.140401s system = 1.482009s CPU (105.2%)

RUN-1004 : used memory is 346 MB, reserved memory is 309 MB, peak memory is 443 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 270 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2173, tnet num: 635, tinst num: 270, tnode num: 2890, tedge num: 3668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076582s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (203.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85290
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1565): len = 68868.2, overlap = 13.5
PHY-3002 : Step(1566): len = 58365.2, overlap = 13.5
PHY-3002 : Step(1567): len = 51994.1, overlap = 13.5
PHY-3002 : Step(1568): len = 46459.7, overlap = 13.5
PHY-3002 : Step(1569): len = 41061.9, overlap = 13.5
PHY-3002 : Step(1570): len = 37162.6, overlap = 13.5
PHY-3002 : Step(1571): len = 33451.6, overlap = 14.25
PHY-3002 : Step(1572): len = 30254.7, overlap = 14.5
PHY-3002 : Step(1573): len = 27305.3, overlap = 14.5
PHY-3002 : Step(1574): len = 23865.7, overlap = 15
PHY-3002 : Step(1575): len = 21253.1, overlap = 17.25
PHY-3002 : Step(1576): len = 19586.6, overlap = 19
PHY-3002 : Step(1577): len = 17024.3, overlap = 20.75
PHY-3002 : Step(1578): len = 15107.9, overlap = 21.75
PHY-3002 : Step(1579): len = 14774.9, overlap = 23.25
PHY-3002 : Step(1580): len = 14357.7, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53054e-05
PHY-3002 : Step(1581): len = 14969.7, overlap = 19.75
PHY-3002 : Step(1582): len = 15207.1, overlap = 15.25
PHY-3002 : Step(1583): len = 15296.3, overlap = 14.5
PHY-3002 : Step(1584): len = 15167.8, overlap = 19
PHY-3002 : Step(1585): len = 15002.4, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.06107e-05
PHY-3002 : Step(1586): len = 15165.5, overlap = 19
PHY-3002 : Step(1587): len = 15407.6, overlap = 18.75
PHY-3002 : Step(1588): len = 15521.6, overlap = 18.5
PHY-3002 : Step(1589): len = 15229.5, overlap = 13.25
PHY-3002 : Step(1590): len = 15319.7, overlap = 12.25
PHY-3002 : Step(1591): len = 15566, overlap = 11.75
PHY-3002 : Step(1592): len = 15554.3, overlap = 11
PHY-3002 : Step(1593): len = 15581.1, overlap = 11.25
PHY-3002 : Step(1594): len = 15465.8, overlap = 11.25
PHY-3002 : Step(1595): len = 15635.5, overlap = 15.75
PHY-3002 : Step(1596): len = 15637, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.12214e-05
PHY-3002 : Step(1597): len = 15615.8, overlap = 11.5
PHY-3002 : Step(1598): len = 15605.7, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000113872
PHY-3002 : Step(1599): len = 15741.4, overlap = 11.25
PHY-3002 : Step(1600): len = 15872.1, overlap = 11.25
PHY-3002 : Step(1601): len = 16048.1, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005580s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05492e-06
PHY-3002 : Step(1602): len = 15520.2, overlap = 11.5
PHY-3002 : Step(1603): len = 15327.4, overlap = 12.25
PHY-3002 : Step(1604): len = 15175.3, overlap = 13.5
PHY-3002 : Step(1605): len = 15123.5, overlap = 13.5
PHY-3002 : Step(1606): len = 15027.7, overlap = 14.5
PHY-3002 : Step(1607): len = 15019.2, overlap = 14.5
PHY-3002 : Step(1608): len = 14942.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10983e-06
PHY-3002 : Step(1609): len = 14894.2, overlap = 14.75
PHY-3002 : Step(1610): len = 14894.2, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.21966e-06
PHY-3002 : Step(1611): len = 14908.5, overlap = 14.5
PHY-3002 : Step(1612): len = 14908.5, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.51173e-06
PHY-3002 : Step(1613): len = 14924.7, overlap = 34.25
PHY-3002 : Step(1614): len = 14924.7, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10235e-05
PHY-3002 : Step(1615): len = 15121.9, overlap = 34.5
PHY-3002 : Step(1616): len = 15240.8, overlap = 34.5
PHY-3002 : Step(1617): len = 15254.2, overlap = 33.25
PHY-3002 : Step(1618): len = 15551.8, overlap = 33.25
PHY-3002 : Step(1619): len = 15801.2, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20469e-05
PHY-3002 : Step(1620): len = 15767.4, overlap = 32
PHY-3002 : Step(1621): len = 15841.9, overlap = 32
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40938e-05
PHY-3002 : Step(1622): len = 16071.7, overlap = 30.5
PHY-3002 : Step(1623): len = 16282.2, overlap = 29.75
PHY-3002 : Step(1624): len = 16451.2, overlap = 28.25
PHY-3002 : Step(1625): len = 16709.3, overlap = 27.5
PHY-3002 : Step(1626): len = 16872, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.81877e-05
PHY-3002 : Step(1627): len = 16957, overlap = 27.5
PHY-3002 : Step(1628): len = 17103.4, overlap = 27.75
PHY-3002 : Step(1629): len = 17285.8, overlap = 27.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000176375
PHY-3002 : Step(1630): len = 17817, overlap = 25.25
PHY-3002 : Step(1631): len = 18242.3, overlap = 23.75
PHY-3002 : Step(1632): len = 18327.2, overlap = 23.5
PHY-3002 : Step(1633): len = 18406, overlap = 24
PHY-3002 : Step(1634): len = 18492.1, overlap = 23.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000352751
PHY-3002 : Step(1635): len = 18962, overlap = 22.75
PHY-3002 : Step(1636): len = 19307.6, overlap = 22.5
PHY-3002 : Step(1637): len = 19478.7, overlap = 21
PHY-3002 : Step(1638): len = 19450.5, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059328s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000537349
PHY-3002 : Step(1639): len = 20833.6, overlap = 3.5
PHY-3002 : Step(1640): len = 20583.5, overlap = 5.25
PHY-3002 : Step(1641): len = 20254.9, overlap = 8.5
PHY-3002 : Step(1642): len = 20047, overlap = 12.5
PHY-3002 : Step(1643): len = 19884.4, overlap = 14
PHY-3002 : Step(1644): len = 19861.8, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103263
PHY-3002 : Step(1645): len = 20110.7, overlap = 14.5
PHY-3002 : Step(1646): len = 20205.8, overlap = 14.75
PHY-3002 : Step(1647): len = 20315.1, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200274
PHY-3002 : Step(1648): len = 20469.5, overlap = 14.25
PHY-3002 : Step(1649): len = 20605.7, overlap = 14.5
PHY-3002 : Step(1650): len = 20719.5, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21197.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 12, deltaY = 6.
PHY-3001 : Final: Len = 21237.4, Over = 0
RUN-1003 : finish command "place" in  1.879485s wall, 3.182420s user + 0.795605s system = 3.978026s CPU (211.7%)

RUN-1004 : used memory is 346 MB, reserved memory is 309 MB, peak memory is 443 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30312, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 30656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 30680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016213s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.2%)

PHY-1001 : End global routing;  0.047500s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040287s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47104, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.838274s wall, 0.920406s user + 0.046800s system = 0.967206s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47080, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.011362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47056
PHY-1001 : End DR Iter 2; 0.011261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.523137s wall, 1.497610s user + 0.218401s system = 1.716011s CPU (112.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.678864s wall, 1.653611s user + 0.234002s system = 1.887612s CPU (112.4%)

RUN-1004 : used memory is 348 MB, reserved memory is 311 MB, peak memory is 443 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4930
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 459 valid insts, and 13319 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.667334s wall, 8.751656s user + 0.015600s system = 8.767256s CPU (328.7%)

RUN-1004 : used memory is 349 MB, reserved memory is 311 MB, peak memory is 443 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(93)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 288/15 useful/useless nets, 215/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 205/51 useful/useless nets, 132/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 205/0 useful/useless nets, 132/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 150/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 297/0 useful/useless nets, 223/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.50)
SYN-3001 : Mapper mapped 19 instances into 7 LUTs, name keeping = 57%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 283/0 useful/useless nets, 209/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7 LUT to BLE ...
SYN-4008 : Packed 7 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 72/158 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   63   out of   4480    1.41%
#reg                   70   out of   4480    1.56%
#le                   128
  #lut only            58   out of    128   45.31%
  #reg only            65   out of    128   50.78%
  #lut&reg              5   out of    128    3.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |128   |63    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 847/177 useful/useless nets, 638/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 664/183 useful/useless nets, 455/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 455/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 692/0 useful/useless nets, 485/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 774/0 useful/useless nets, 567/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 943/6 useful/useless nets, 736/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 630/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.384239s wall, 1.357209s user + 0.202801s system = 1.560010s CPU (112.7%)

RUN-1004 : used memory is 349 MB, reserved memory is 310 MB, peak memory is 443 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 270 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2173, tnet num: 635, tinst num: 270, tnode num: 2890, tedge num: 3668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079850s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (117.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85294
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1651): len = 68872.6, overlap = 13.5
PHY-3002 : Step(1652): len = 58369, overlap = 13.5
PHY-3002 : Step(1653): len = 51997.9, overlap = 13.5
PHY-3002 : Step(1654): len = 46463.9, overlap = 13.5
PHY-3002 : Step(1655): len = 41066.1, overlap = 13.5
PHY-3002 : Step(1656): len = 37166.9, overlap = 13.5
PHY-3002 : Step(1657): len = 33455.7, overlap = 14.25
PHY-3002 : Step(1658): len = 30258.6, overlap = 14.5
PHY-3002 : Step(1659): len = 27309, overlap = 14.5
PHY-3002 : Step(1660): len = 23870, overlap = 15
PHY-3002 : Step(1661): len = 21258.1, overlap = 17.25
PHY-3002 : Step(1662): len = 19591.3, overlap = 19
PHY-3002 : Step(1663): len = 17029.4, overlap = 20.75
PHY-3002 : Step(1664): len = 15113.6, overlap = 21.75
PHY-3002 : Step(1665): len = 14780.3, overlap = 23.25
PHY-3002 : Step(1666): len = 14361.1, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52869e-05
PHY-3002 : Step(1667): len = 14974.9, overlap = 19.75
PHY-3002 : Step(1668): len = 15209.9, overlap = 15.25
PHY-3002 : Step(1669): len = 15294, overlap = 14.5
PHY-3002 : Step(1670): len = 15167.8, overlap = 19
PHY-3002 : Step(1671): len = 15008.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.05739e-05
PHY-3002 : Step(1672): len = 15169.5, overlap = 19
PHY-3002 : Step(1673): len = 15454.5, overlap = 18.5
PHY-3002 : Step(1674): len = 15574.9, overlap = 18.25
PHY-3002 : Step(1675): len = 15238.4, overlap = 12.75
PHY-3002 : Step(1676): len = 15364, overlap = 12.25
PHY-3002 : Step(1677): len = 15597.6, overlap = 11.75
PHY-3002 : Step(1678): len = 15475.3, overlap = 11
PHY-3002 : Step(1679): len = 15574.6, overlap = 11
PHY-3002 : Step(1680): len = 15560.4, overlap = 16
PHY-3002 : Step(1681): len = 15482.8, overlap = 11.5
PHY-3002 : Step(1682): len = 15469.5, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.11477e-05
PHY-3002 : Step(1683): len = 15576.2, overlap = 11.5
PHY-3002 : Step(1684): len = 15639.9, overlap = 11.25
PHY-3002 : Step(1685): len = 15670.2, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110421
PHY-3002 : Step(1686): len = 15718.8, overlap = 11.25
PHY-3002 : Step(1687): len = 15895.5, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9149e-06
PHY-3002 : Step(1688): len = 15448.6, overlap = 12.5
PHY-3002 : Step(1689): len = 15360.8, overlap = 12.5
PHY-3002 : Step(1690): len = 15224.1, overlap = 13
PHY-3002 : Step(1691): len = 15222.5, overlap = 13.25
PHY-3002 : Step(1692): len = 15202.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82981e-06
PHY-3002 : Step(1693): len = 15094.6, overlap = 13.5
PHY-3002 : Step(1694): len = 15092.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65961e-06
PHY-3002 : Step(1695): len = 15055.2, overlap = 13.5
PHY-3002 : Step(1696): len = 15055.2, overlap = 13.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85301e-06
PHY-3002 : Step(1697): len = 15141.2, overlap = 33
PHY-3002 : Step(1698): len = 15141.2, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1706e-05
PHY-3002 : Step(1699): len = 15207.4, overlap = 32.25
PHY-3002 : Step(1700): len = 15329, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3412e-05
PHY-3002 : Step(1701): len = 15465.3, overlap = 32
PHY-3002 : Step(1702): len = 15915, overlap = 30.75
PHY-3002 : Step(1703): len = 16053.9, overlap = 30.5
PHY-3002 : Step(1704): len = 16264, overlap = 29.75
PHY-3002 : Step(1705): len = 16355.8, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.68241e-05
PHY-3002 : Step(1706): len = 16389, overlap = 29
PHY-3002 : Step(1707): len = 16545.8, overlap = 29
PHY-3002 : Step(1708): len = 16971.8, overlap = 29.25
PHY-3002 : Step(1709): len = 16936.3, overlap = 28.75
PHY-3002 : Step(1710): len = 16955, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.36482e-05
PHY-3002 : Step(1711): len = 17211.9, overlap = 26.5
PHY-3002 : Step(1712): len = 17550.6, overlap = 26.5
PHY-3002 : Step(1713): len = 17781.5, overlap = 25.25
PHY-3002 : Step(1714): len = 17817.4, overlap = 25.25
PHY-3002 : Step(1715): len = 17829.4, overlap = 26.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000187296
PHY-3002 : Step(1716): len = 18036.1, overlap = 26
PHY-3002 : Step(1717): len = 18352.8, overlap = 25.25
PHY-3002 : Step(1718): len = 18585.1, overlap = 23.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000374593
PHY-3002 : Step(1719): len = 19041.1, overlap = 22.75
PHY-3002 : Step(1720): len = 19542.9, overlap = 22.25
PHY-3002 : Step(1721): len = 19595.6, overlap = 21.75
PHY-3002 : Step(1722): len = 19538.5, overlap = 22.75
PHY-3002 : Step(1723): len = 19553.9, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045077s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (138.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000448684
PHY-3002 : Step(1724): len = 20756, overlap = 5.25
PHY-3002 : Step(1725): len = 20424.6, overlap = 8
PHY-3002 : Step(1726): len = 20081.4, overlap = 10.25
PHY-3002 : Step(1727): len = 19829.8, overlap = 14.5
PHY-3002 : Step(1728): len = 19653.9, overlap = 15
PHY-3002 : Step(1729): len = 19596.5, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00084693
PHY-3002 : Step(1730): len = 19823.3, overlap = 14.5
PHY-3002 : Step(1731): len = 20023.7, overlap = 14.25
PHY-3002 : Step(1732): len = 19992.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164322
PHY-3002 : Step(1733): len = 20152.6, overlap = 13.5
PHY-3002 : Step(1734): len = 20380.6, overlap = 12.75
PHY-3002 : Step(1735): len = 20419, overlap = 13.25
PHY-3002 : Step(1736): len = 20435.7, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20960.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 6, deltaY = 5.
PHY-3001 : Final: Len = 21296.3, Over = 0
RUN-1003 : finish command "place" in  1.847707s wall, 2.823618s user + 0.780005s system = 3.603623s CPU (195.0%)

RUN-1004 : used memory is 349 MB, reserved memory is 310 MB, peak memory is 443 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 175 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31216, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 31296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017948s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (173.8%)

PHY-1001 : End global routing;  0.050900s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (122.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039921s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (117.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47600, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.869112s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (113.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009375s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (166.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47544
PHY-1001 : End DR Iter 2; 0.007812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.454468s wall, 1.513210s user + 0.062400s system = 1.575610s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.641714s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (110.2%)

RUN-1004 : used memory is 349 MB, reserved memory is 310 MB, peak memory is 443 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4912
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13279 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.879064s wall, 9.796863s user + 0.015600s system = 9.812463s CPU (340.8%)

RUN-1004 : used memory is 349 MB, reserved memory is 310 MB, peak memory is 443 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.191033s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (98.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 405 MB, peak memory is 447 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.545353s wall, 2.636417s user + 0.234002s system = 2.870418s CPU (7.9%)

RUN-1004 : used memory is 445 MB, reserved memory is 407 MB, peak memory is 448 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.599235s wall, 0.280802s user + 0.062400s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 376 MB, reserved memory is 337 MB, peak memory is 448 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.903630s wall, 4.726830s user + 0.436803s system = 5.163633s CPU (10.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 328 MB, peak memory is 448 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(93)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 288/15 useful/useless nets, 215/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 205/51 useful/useless nets, 132/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 205/0 useful/useless nets, 132/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 298/0 useful/useless nets, 224/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.50)
SYN-3001 : Mapper mapped 20 instances into 7 LUTs, name keeping = 57%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 283/0 useful/useless nets, 209/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7 LUT to BLE ...
SYN-4008 : Packed 7 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 72/158 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   63   out of   4480    1.41%
#reg                   70   out of   4480    1.56%
#le                   128
  #lut only            58   out of    128   45.31%
  #reg only            65   out of    128   50.78%
  #lut&reg              5   out of    128    3.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |128   |63    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 847/177 useful/useless nets, 638/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 664/183 useful/useless nets, 455/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 455/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 692/0 useful/useless nets, 485/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 774/0 useful/useless nets, 567/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 943/6 useful/useless nets, 736/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 630/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/436 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.006078s wall, 0.920406s user + 0.124801s system = 1.045207s CPU (103.9%)

RUN-1004 : used memory is 347 MB, reserved memory is 310 MB, peak memory is 448 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.425855s wall, 1.357209s user + 0.187201s system = 1.544410s CPU (108.3%)

RUN-1004 : used memory is 347 MB, reserved memory is 310 MB, peak memory is 448 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 270 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2173, tnet num: 635, tinst num: 270, tnode num: 2890, tedge num: 3668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078561s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85294
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1737): len = 68872.6, overlap = 13.5
PHY-3002 : Step(1738): len = 58369, overlap = 13.5
PHY-3002 : Step(1739): len = 51997.9, overlap = 13.5
PHY-3002 : Step(1740): len = 46463.9, overlap = 13.5
PHY-3002 : Step(1741): len = 41066.1, overlap = 13.5
PHY-3002 : Step(1742): len = 37166.9, overlap = 13.5
PHY-3002 : Step(1743): len = 33455.7, overlap = 14.25
PHY-3002 : Step(1744): len = 30258.6, overlap = 14.5
PHY-3002 : Step(1745): len = 27309, overlap = 14.5
PHY-3002 : Step(1746): len = 23870, overlap = 15
PHY-3002 : Step(1747): len = 21258.1, overlap = 17.25
PHY-3002 : Step(1748): len = 19591.3, overlap = 19
PHY-3002 : Step(1749): len = 17029.4, overlap = 20.75
PHY-3002 : Step(1750): len = 15113.6, overlap = 21.75
PHY-3002 : Step(1751): len = 14780.3, overlap = 23.25
PHY-3002 : Step(1752): len = 14361.1, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52869e-05
PHY-3002 : Step(1753): len = 14974.9, overlap = 19.75
PHY-3002 : Step(1754): len = 15209.9, overlap = 15.25
PHY-3002 : Step(1755): len = 15294, overlap = 14.5
PHY-3002 : Step(1756): len = 15167.8, overlap = 19
PHY-3002 : Step(1757): len = 15008.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.05739e-05
PHY-3002 : Step(1758): len = 15169.5, overlap = 19
PHY-3002 : Step(1759): len = 15454.5, overlap = 18.5
PHY-3002 : Step(1760): len = 15574.9, overlap = 18.25
PHY-3002 : Step(1761): len = 15238.4, overlap = 12.75
PHY-3002 : Step(1762): len = 15364, overlap = 12.25
PHY-3002 : Step(1763): len = 15597.6, overlap = 11.75
PHY-3002 : Step(1764): len = 15475.3, overlap = 11
PHY-3002 : Step(1765): len = 15574.6, overlap = 11
PHY-3002 : Step(1766): len = 15560.4, overlap = 16
PHY-3002 : Step(1767): len = 15482.8, overlap = 11.5
PHY-3002 : Step(1768): len = 15469.5, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.11477e-05
PHY-3002 : Step(1769): len = 15576.2, overlap = 11.5
PHY-3002 : Step(1770): len = 15639.9, overlap = 11.25
PHY-3002 : Step(1771): len = 15670.2, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110421
PHY-3002 : Step(1772): len = 15718.8, overlap = 11.25
PHY-3002 : Step(1773): len = 15895.5, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006159s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (253.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9149e-06
PHY-3002 : Step(1774): len = 15448.6, overlap = 12.5
PHY-3002 : Step(1775): len = 15360.8, overlap = 12.5
PHY-3002 : Step(1776): len = 15224.1, overlap = 13
PHY-3002 : Step(1777): len = 15222.5, overlap = 13.25
PHY-3002 : Step(1778): len = 15202.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82981e-06
PHY-3002 : Step(1779): len = 15094.6, overlap = 13.5
PHY-3002 : Step(1780): len = 15092.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65961e-06
PHY-3002 : Step(1781): len = 15055.2, overlap = 13.5
PHY-3002 : Step(1782): len = 15055.2, overlap = 13.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85301e-06
PHY-3002 : Step(1783): len = 15141.2, overlap = 33
PHY-3002 : Step(1784): len = 15141.2, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1706e-05
PHY-3002 : Step(1785): len = 15207.4, overlap = 32.25
PHY-3002 : Step(1786): len = 15329, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3412e-05
PHY-3002 : Step(1787): len = 15465.3, overlap = 32
PHY-3002 : Step(1788): len = 15915, overlap = 30.75
PHY-3002 : Step(1789): len = 16053.9, overlap = 30.5
PHY-3002 : Step(1790): len = 16264, overlap = 29.75
PHY-3002 : Step(1791): len = 16355.8, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.68241e-05
PHY-3002 : Step(1792): len = 16389, overlap = 29
PHY-3002 : Step(1793): len = 16545.8, overlap = 29
PHY-3002 : Step(1794): len = 16971.8, overlap = 29.25
PHY-3002 : Step(1795): len = 16936.3, overlap = 28.75
PHY-3002 : Step(1796): len = 16955, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.36482e-05
PHY-3002 : Step(1797): len = 17211.9, overlap = 26.5
PHY-3002 : Step(1798): len = 17550.6, overlap = 26.5
PHY-3002 : Step(1799): len = 17781.5, overlap = 25.25
PHY-3002 : Step(1800): len = 17817.4, overlap = 25.25
PHY-3002 : Step(1801): len = 17829.4, overlap = 26.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000187296
PHY-3002 : Step(1802): len = 18036.1, overlap = 26
PHY-3002 : Step(1803): len = 18352.8, overlap = 25.25
PHY-3002 : Step(1804): len = 18585.1, overlap = 23.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000374593
PHY-3002 : Step(1805): len = 19041.1, overlap = 22.75
PHY-3002 : Step(1806): len = 19542.9, overlap = 22.25
PHY-3002 : Step(1807): len = 19595.6, overlap = 21.75
PHY-3002 : Step(1808): len = 19538.5, overlap = 22.75
PHY-3002 : Step(1809): len = 19553.9, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045025s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (173.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000448684
PHY-3002 : Step(1810): len = 20756, overlap = 5.25
PHY-3002 : Step(1811): len = 20424.6, overlap = 8
PHY-3002 : Step(1812): len = 20081.4, overlap = 10.25
PHY-3002 : Step(1813): len = 19829.8, overlap = 14.5
PHY-3002 : Step(1814): len = 19653.9, overlap = 15
PHY-3002 : Step(1815): len = 19596.5, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00084693
PHY-3002 : Step(1816): len = 19823.3, overlap = 14.5
PHY-3002 : Step(1817): len = 20023.7, overlap = 14.25
PHY-3002 : Step(1818): len = 19992.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164322
PHY-3002 : Step(1819): len = 20152.6, overlap = 13.5
PHY-3002 : Step(1820): len = 20380.6, overlap = 12.75
PHY-3002 : Step(1821): len = 20419, overlap = 13.25
PHY-3002 : Step(1822): len = 20435.7, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20960.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 6, deltaY = 5.
PHY-3001 : Final: Len = 21296.3, Over = 0
RUN-1003 : finish command "place" in  1.921026s wall, 2.839218s user + 0.670804s system = 3.510022s CPU (182.7%)

RUN-1004 : used memory is 348 MB, reserved memory is 310 MB, peak memory is 448 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 175 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31216, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 31296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017696s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.2%)

PHY-1001 : End global routing;  0.049883s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (156.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040346s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47600, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.900320s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (123.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47544
PHY-1001 : End DR Iter 2; 0.007569s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (206.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.577002s wall, 1.747211s user + 0.093601s system = 1.840812s CPU (116.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.792772s wall, 1.996813s user + 0.093601s system = 2.090413s CPU (116.6%)

RUN-1004 : used memory is 353 MB, reserved memory is 316 MB, peak memory is 448 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4912
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13279 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.669389s wall, 8.533255s user + 0.109201s system = 8.642455s CPU (323.8%)

RUN-1004 : used memory is 353 MB, reserved memory is 316 MB, peak memory is 448 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.200368s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (97.5%)

RUN-1004 : used memory is 446 MB, reserved memory is 407 MB, peak memory is 449 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.652382s wall, 2.667617s user + 0.187201s system = 2.854818s CPU (8.0%)

RUN-1004 : used memory is 447 MB, reserved memory is 409 MB, peak memory is 451 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.542885s wall, 0.405603s user + 0.062400s system = 0.468003s CPU (5.5%)

RUN-1004 : used memory is 380 MB, reserved memory is 342 MB, peak memory is 451 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.711725s wall, 4.711230s user + 0.405603s system = 5.116833s CPU (11.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 332 MB, peak memory is 451 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(93)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 288/15 useful/useless nets, 215/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 205/51 useful/useless nets, 132/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 205/0 useful/useless nets, 132/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 298/0 useful/useless nets, 224/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.50)
SYN-3001 : Mapper mapped 20 instances into 7 LUTs, name keeping = 57%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 283/0 useful/useless nets, 209/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7 LUT to BLE ...
SYN-4008 : Packed 7 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 72/158 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   63   out of   4480    1.41%
#reg                   70   out of   4480    1.56%
#le                   128
  #lut only            58   out of    128   45.31%
  #reg only            65   out of    128   50.78%
  #lut&reg              5   out of    128    3.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |128   |63    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 847/177 useful/useless nets, 638/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 664/183 useful/useless nets, 455/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 455/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 692/0 useful/useless nets, 485/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 774/0 useful/useless nets, 567/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 943/6 useful/useless nets, 736/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 630/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.378113s wall, 1.357209s user + 0.140401s system = 1.497610s CPU (108.7%)

RUN-1004 : used memory is 353 MB, reserved memory is 315 MB, peak memory is 451 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 270 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2173, tnet num: 635, tinst num: 270, tnode num: 2890, tedge num: 3668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078016s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (120.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85294
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1823): len = 68872.6, overlap = 13.5
PHY-3002 : Step(1824): len = 58369, overlap = 13.5
PHY-3002 : Step(1825): len = 51997.9, overlap = 13.5
PHY-3002 : Step(1826): len = 46463.9, overlap = 13.5
PHY-3002 : Step(1827): len = 41066.1, overlap = 13.5
PHY-3002 : Step(1828): len = 37166.9, overlap = 13.5
PHY-3002 : Step(1829): len = 33455.7, overlap = 14.25
PHY-3002 : Step(1830): len = 30258.6, overlap = 14.5
PHY-3002 : Step(1831): len = 27309, overlap = 14.5
PHY-3002 : Step(1832): len = 23870, overlap = 15
PHY-3002 : Step(1833): len = 21258.1, overlap = 17.25
PHY-3002 : Step(1834): len = 19591.3, overlap = 19
PHY-3002 : Step(1835): len = 17029.4, overlap = 20.75
PHY-3002 : Step(1836): len = 15113.6, overlap = 21.75
PHY-3002 : Step(1837): len = 14780.3, overlap = 23.25
PHY-3002 : Step(1838): len = 14361.1, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52869e-05
PHY-3002 : Step(1839): len = 14974.9, overlap = 19.75
PHY-3002 : Step(1840): len = 15209.9, overlap = 15.25
PHY-3002 : Step(1841): len = 15294, overlap = 14.5
PHY-3002 : Step(1842): len = 15167.8, overlap = 19
PHY-3002 : Step(1843): len = 15008.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.05739e-05
PHY-3002 : Step(1844): len = 15169.5, overlap = 19
PHY-3002 : Step(1845): len = 15454.5, overlap = 18.5
PHY-3002 : Step(1846): len = 15574.9, overlap = 18.25
PHY-3002 : Step(1847): len = 15238.4, overlap = 12.75
PHY-3002 : Step(1848): len = 15364, overlap = 12.25
PHY-3002 : Step(1849): len = 15597.6, overlap = 11.75
PHY-3002 : Step(1850): len = 15475.3, overlap = 11
PHY-3002 : Step(1851): len = 15574.6, overlap = 11
PHY-3002 : Step(1852): len = 15560.4, overlap = 16
PHY-3002 : Step(1853): len = 15482.8, overlap = 11.5
PHY-3002 : Step(1854): len = 15469.5, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.11477e-05
PHY-3002 : Step(1855): len = 15576.2, overlap = 11.5
PHY-3002 : Step(1856): len = 15639.9, overlap = 11.25
PHY-3002 : Step(1857): len = 15670.2, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110421
PHY-3002 : Step(1858): len = 15718.8, overlap = 11.25
PHY-3002 : Step(1859): len = 15895.5, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9149e-06
PHY-3002 : Step(1860): len = 15448.6, overlap = 12.5
PHY-3002 : Step(1861): len = 15360.8, overlap = 12.5
PHY-3002 : Step(1862): len = 15224.1, overlap = 13
PHY-3002 : Step(1863): len = 15222.5, overlap = 13.25
PHY-3002 : Step(1864): len = 15202.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82981e-06
PHY-3002 : Step(1865): len = 15094.6, overlap = 13.5
PHY-3002 : Step(1866): len = 15092.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65961e-06
PHY-3002 : Step(1867): len = 15055.2, overlap = 13.5
PHY-3002 : Step(1868): len = 15055.2, overlap = 13.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85301e-06
PHY-3002 : Step(1869): len = 15141.2, overlap = 33
PHY-3002 : Step(1870): len = 15141.2, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1706e-05
PHY-3002 : Step(1871): len = 15207.4, overlap = 32.25
PHY-3002 : Step(1872): len = 15329, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3412e-05
PHY-3002 : Step(1873): len = 15465.3, overlap = 32
PHY-3002 : Step(1874): len = 15915, overlap = 30.75
PHY-3002 : Step(1875): len = 16053.9, overlap = 30.5
PHY-3002 : Step(1876): len = 16264, overlap = 29.75
PHY-3002 : Step(1877): len = 16355.8, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.68241e-05
PHY-3002 : Step(1878): len = 16389, overlap = 29
PHY-3002 : Step(1879): len = 16545.8, overlap = 29
PHY-3002 : Step(1880): len = 16971.8, overlap = 29.25
PHY-3002 : Step(1881): len = 16936.3, overlap = 28.75
PHY-3002 : Step(1882): len = 16955, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.36482e-05
PHY-3002 : Step(1883): len = 17211.9, overlap = 26.5
PHY-3002 : Step(1884): len = 17550.6, overlap = 26.5
PHY-3002 : Step(1885): len = 17781.5, overlap = 25.25
PHY-3002 : Step(1886): len = 17817.4, overlap = 25.25
PHY-3002 : Step(1887): len = 17829.4, overlap = 26.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000187296
PHY-3002 : Step(1888): len = 18036.1, overlap = 26
PHY-3002 : Step(1889): len = 18352.8, overlap = 25.25
PHY-3002 : Step(1890): len = 18585.1, overlap = 23.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000374593
PHY-3002 : Step(1891): len = 19041.1, overlap = 22.75
PHY-3002 : Step(1892): len = 19542.9, overlap = 22.25
PHY-3002 : Step(1893): len = 19595.6, overlap = 21.75
PHY-3002 : Step(1894): len = 19538.5, overlap = 22.75
PHY-3002 : Step(1895): len = 19553.9, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047096s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (231.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000448684
PHY-3002 : Step(1896): len = 20756, overlap = 5.25
PHY-3002 : Step(1897): len = 20424.6, overlap = 8
PHY-3002 : Step(1898): len = 20081.4, overlap = 10.25
PHY-3002 : Step(1899): len = 19829.8, overlap = 14.5
PHY-3002 : Step(1900): len = 19653.9, overlap = 15
PHY-3002 : Step(1901): len = 19596.5, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00084693
PHY-3002 : Step(1902): len = 19823.3, overlap = 14.5
PHY-3002 : Step(1903): len = 20023.7, overlap = 14.25
PHY-3002 : Step(1904): len = 19992.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164322
PHY-3002 : Step(1905): len = 20152.6, overlap = 13.5
PHY-3002 : Step(1906): len = 20380.6, overlap = 12.75
PHY-3002 : Step(1907): len = 20419, overlap = 13.25
PHY-3002 : Step(1908): len = 20435.7, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004913s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (317.5%)

PHY-3001 : Legalized: Len = 20960.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 6, deltaY = 5.
PHY-3001 : Final: Len = 21296.3, Over = 0
RUN-1003 : finish command "place" in  1.829617s wall, 2.730018s user + 0.811205s system = 3.541223s CPU (193.5%)

RUN-1004 : used memory is 353 MB, reserved memory is 316 MB, peak memory is 451 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 175 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31216, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 31296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017262s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.4%)

PHY-1001 : End global routing;  0.050951s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037864s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47600, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.890439s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (127.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.008675s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47544
PHY-1001 : End DR Iter 2; 0.008051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.505325s wall, 1.731611s user + 0.078001s system = 1.809612s CPU (120.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.693130s wall, 1.934412s user + 0.093601s system = 2.028013s CPU (119.8%)

RUN-1004 : used memory is 355 MB, reserved memory is 317 MB, peak memory is 451 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4912
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13279 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.665073s wall, 8.782856s user + 0.109201s system = 8.892057s CPU (333.7%)

RUN-1004 : used memory is 355 MB, reserved memory is 318 MB, peak memory is 451 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.231457s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.1%)

RUN-1004 : used memory is 448 MB, reserved memory is 410 MB, peak memory is 452 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.567604s wall, 2.558416s user + 0.140401s system = 2.698817s CPU (7.6%)

RUN-1004 : used memory is 450 MB, reserved memory is 412 MB, peak memory is 453 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.507894s wall, 0.187201s user + 0.078001s system = 0.265202s CPU (3.1%)

RUN-1004 : used memory is 381 MB, reserved memory is 344 MB, peak memory is 453 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.670617s wall, 4.492829s user + 0.327602s system = 4.820431s CPU (10.3%)

RUN-1004 : used memory is 371 MB, reserved memory is 334 MB, peak memory is 453 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(93)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(93) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 288/15 useful/useless nets, 215/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 205/51 useful/useless nets, 132/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 205/0 useful/useless nets, 132/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           77
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |6      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 225/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 298/0 useful/useless nets, 224/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.50)
SYN-3001 : Mapper mapped 20 instances into 7 LUTs, name keeping = 57%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 283/0 useful/useless nets, 209/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7 LUT to BLE ...
SYN-4008 : Packed 7 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 72/158 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   63   out of   4480    1.41%
#reg                   70   out of   4480    1.56%
#le                   128
  #lut only            58   out of    128   45.31%
  #reg only            65   out of    128   50.78%
  #lut&reg              5   out of    128    3.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |128   |63    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 847/177 useful/useless nets, 638/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 664/183 useful/useless nets, 455/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 455/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 692/0 useful/useless nets, 485/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 774/0 useful/useless nets, 567/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 943/6 useful/useless nets, 736/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 630/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/436 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.382587s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (107.2%)

RUN-1004 : used memory is 354 MB, reserved memory is 317 MB, peak memory is 453 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 270 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2173, tnet num: 635, tinst num: 270, tnode num: 2890, tedge num: 3668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077511s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (120.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85294
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1909): len = 68872.6, overlap = 13.5
PHY-3002 : Step(1910): len = 58369, overlap = 13.5
PHY-3002 : Step(1911): len = 51997.9, overlap = 13.5
PHY-3002 : Step(1912): len = 46463.9, overlap = 13.5
PHY-3002 : Step(1913): len = 41066.1, overlap = 13.5
PHY-3002 : Step(1914): len = 37166.9, overlap = 13.5
PHY-3002 : Step(1915): len = 33455.7, overlap = 14.25
PHY-3002 : Step(1916): len = 30258.6, overlap = 14.5
PHY-3002 : Step(1917): len = 27309, overlap = 14.5
PHY-3002 : Step(1918): len = 23870, overlap = 15
PHY-3002 : Step(1919): len = 21258.1, overlap = 17.25
PHY-3002 : Step(1920): len = 19591.3, overlap = 19
PHY-3002 : Step(1921): len = 17029.4, overlap = 20.75
PHY-3002 : Step(1922): len = 15113.6, overlap = 21.75
PHY-3002 : Step(1923): len = 14780.3, overlap = 23.25
PHY-3002 : Step(1924): len = 14361.1, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52869e-05
PHY-3002 : Step(1925): len = 14974.9, overlap = 19.75
PHY-3002 : Step(1926): len = 15209.9, overlap = 15.25
PHY-3002 : Step(1927): len = 15294, overlap = 14.5
PHY-3002 : Step(1928): len = 15167.8, overlap = 19
PHY-3002 : Step(1929): len = 15008.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.05739e-05
PHY-3002 : Step(1930): len = 15169.5, overlap = 19
PHY-3002 : Step(1931): len = 15454.5, overlap = 18.5
PHY-3002 : Step(1932): len = 15574.9, overlap = 18.25
PHY-3002 : Step(1933): len = 15238.4, overlap = 12.75
PHY-3002 : Step(1934): len = 15364, overlap = 12.25
PHY-3002 : Step(1935): len = 15597.6, overlap = 11.75
PHY-3002 : Step(1936): len = 15475.3, overlap = 11
PHY-3002 : Step(1937): len = 15574.6, overlap = 11
PHY-3002 : Step(1938): len = 15560.4, overlap = 16
PHY-3002 : Step(1939): len = 15482.8, overlap = 11.5
PHY-3002 : Step(1940): len = 15469.5, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.11477e-05
PHY-3002 : Step(1941): len = 15576.2, overlap = 11.5
PHY-3002 : Step(1942): len = 15639.9, overlap = 11.25
PHY-3002 : Step(1943): len = 15670.2, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110421
PHY-3002 : Step(1944): len = 15718.8, overlap = 11.25
PHY-3002 : Step(1945): len = 15895.5, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9149e-06
PHY-3002 : Step(1946): len = 15448.6, overlap = 12.5
PHY-3002 : Step(1947): len = 15360.8, overlap = 12.5
PHY-3002 : Step(1948): len = 15224.1, overlap = 13
PHY-3002 : Step(1949): len = 15222.5, overlap = 13.25
PHY-3002 : Step(1950): len = 15202.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82981e-06
PHY-3002 : Step(1951): len = 15094.6, overlap = 13.5
PHY-3002 : Step(1952): len = 15092.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65961e-06
PHY-3002 : Step(1953): len = 15055.2, overlap = 13.5
PHY-3002 : Step(1954): len = 15055.2, overlap = 13.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85301e-06
PHY-3002 : Step(1955): len = 15141.2, overlap = 33
PHY-3002 : Step(1956): len = 15141.2, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1706e-05
PHY-3002 : Step(1957): len = 15207.4, overlap = 32.25
PHY-3002 : Step(1958): len = 15329, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3412e-05
PHY-3002 : Step(1959): len = 15465.3, overlap = 32
PHY-3002 : Step(1960): len = 15915, overlap = 30.75
PHY-3002 : Step(1961): len = 16053.9, overlap = 30.5
PHY-3002 : Step(1962): len = 16264, overlap = 29.75
PHY-3002 : Step(1963): len = 16355.8, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.68241e-05
PHY-3002 : Step(1964): len = 16389, overlap = 29
PHY-3002 : Step(1965): len = 16545.8, overlap = 29
PHY-3002 : Step(1966): len = 16971.8, overlap = 29.25
PHY-3002 : Step(1967): len = 16936.3, overlap = 28.75
PHY-3002 : Step(1968): len = 16955, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.36482e-05
PHY-3002 : Step(1969): len = 17211.9, overlap = 26.5
PHY-3002 : Step(1970): len = 17550.6, overlap = 26.5
PHY-3002 : Step(1971): len = 17781.5, overlap = 25.25
PHY-3002 : Step(1972): len = 17817.4, overlap = 25.25
PHY-3002 : Step(1973): len = 17829.4, overlap = 26.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000187296
PHY-3002 : Step(1974): len = 18036.1, overlap = 26
PHY-3002 : Step(1975): len = 18352.8, overlap = 25.25
PHY-3002 : Step(1976): len = 18585.1, overlap = 23.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000374593
PHY-3002 : Step(1977): len = 19041.1, overlap = 22.75
PHY-3002 : Step(1978): len = 19542.9, overlap = 22.25
PHY-3002 : Step(1979): len = 19595.6, overlap = 21.75
PHY-3002 : Step(1980): len = 19538.5, overlap = 22.75
PHY-3002 : Step(1981): len = 19553.9, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042119s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (222.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000448684
PHY-3002 : Step(1982): len = 20756, overlap = 5.25
PHY-3002 : Step(1983): len = 20424.6, overlap = 8
PHY-3002 : Step(1984): len = 20081.4, overlap = 10.25
PHY-3002 : Step(1985): len = 19829.8, overlap = 14.5
PHY-3002 : Step(1986): len = 19653.9, overlap = 15
PHY-3002 : Step(1987): len = 19596.5, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00084693
PHY-3002 : Step(1988): len = 19823.3, overlap = 14.5
PHY-3002 : Step(1989): len = 20023.7, overlap = 14.25
PHY-3002 : Step(1990): len = 19992.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164322
PHY-3002 : Step(1991): len = 20152.6, overlap = 13.5
PHY-3002 : Step(1992): len = 20380.6, overlap = 12.75
PHY-3002 : Step(1993): len = 20419, overlap = 13.25
PHY-3002 : Step(1994): len = 20435.7, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005619s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (277.7%)

PHY-3001 : Legalized: Len = 20960.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 6, deltaY = 5.
PHY-3001 : Final: Len = 21296.3, Over = 0
RUN-1003 : finish command "place" in  1.825333s wall, 2.698817s user + 0.624004s system = 3.322821s CPU (182.0%)

RUN-1004 : used memory is 354 MB, reserved memory is 317 MB, peak memory is 453 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 175 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 135
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 272 instances
RUN-1001 : 127 mslices, 128 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31216, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 31296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020073s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.7%)

PHY-1001 : End global routing;  0.051696s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (90.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039762s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (78.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 47600, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.867401s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (118.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.010416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47544
PHY-1001 : End DR Iter 2; 0.008624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.472789s wall, 1.622410s user + 0.046800s system = 1.669211s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.670832s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (113.9%)

RUN-1004 : used memory is 360 MB, reserved memory is 324 MB, peak memory is 453 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4912
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13279 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.796795s wall, 9.422460s user + 0.046800s system = 9.469261s CPU (338.6%)

RUN-1004 : used memory is 360 MB, reserved memory is 324 MB, peak memory is 453 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.174190s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.6%)

RUN-1004 : used memory is 451 MB, reserved memory is 413 MB, peak memory is 454 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.729287s wall, 2.792418s user + 0.327602s system = 3.120020s CPU (8.7%)

RUN-1004 : used memory is 452 MB, reserved memory is 414 MB, peak memory is 456 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.459024s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (3.5%)

RUN-1004 : used memory is 384 MB, reserved memory is 347 MB, peak memory is 456 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.701777s wall, 4.648830s user + 0.483603s system = 5.132433s CPU (11.0%)

RUN-1004 : used memory is 373 MB, reserved memory is 337 MB, peak memory is 456 MB
GUI-1001 : Download success!
