$date
	Sat Jan 31 12:25:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_edge_counter $end
$var wire 1 ! pulse $end
$var wire 8 " count [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % signal $end
$scope module DUT $end
$var wire 1 # in_clock $end
$var wire 1 $ in_reset $end
$var wire 1 % in_signal $end
$var wire 1 ! out_pulse $end
$var wire 8 & out_count [7:0] $end
$scope module count $end
$var wire 1 # in_clock $end
$var wire 1 $ in_reset $end
$var wire 1 ! in_enable $end
$var reg 8 ' out_value [7:0] $end
$upscope $end
$scope module detector $end
$var wire 1 # in_clock $end
$var wire 1 % in_signal $end
$var wire 1 ! out_strobe $end
$var reg 1 ( past $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
b0 '
b0 &
1%
1$
1#
b0 "
0!
$end
#5
0#
#10
1#
#11
0%
0$
#15
0#
#20
0(
1#
#25
0#
#30
1#
#31
1!
1%
#35
0#
#40
0!
1(
b1 "
b1 &
b1 '
1#
#41
0%
#45
0#
#50
0(
1#
#55
0#
#60
1#
#65
0#
#70
1#
#71
1!
1%
#75
0#
#80
0!
1(
b10 "
b10 &
b10 '
1#
#85
0#
#90
1#
#95
0#
#100
1#
#105
0#
#110
1#
#115
0#
#120
1#
#121
0%
#125
0#
#130
0(
1#
#131
1!
1$
1%
#135
0#
#140
0!
1(
b0 "
b0 &
b0 '
1#
#145
0#
#150
1#
#155
0#
#160
1#
#161
