// Seed: 4124385364
module module_0 (
    output wire  id_0,
    input  uwire id_1
);
endmodule
macromodule module_1 (
    output tri1 id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    output tri id_9,
    input tri id_10,
    input wand id_11
);
  assign id_5.id_4 = 1;
  module_0(
      id_5, id_4
  );
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply1 void id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply0 id_7
    , id_22,
    output supply0 id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    input tri id_12,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    output tri id_16,
    input supply0 id_17,
    output wor id_18,
    input tri id_19#(.id_23(1)),
    input tri id_20
);
  assign id_5 = 1;
  wire id_24;
  assign id_18 = id_12;
  module_0(
      id_2, id_12
  );
endmodule
