Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'top_module'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sat Oct  8 02:04:50 2022

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e3105b50) REAL time: 32 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e3105b50) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e3105b50) REAL time: 32 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:e3105b50) REAL time: 32 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:e3105b50) REAL time: 32 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:e3105b50) REAL time: 33 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:13eb4e9f) REAL time: 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:13eb4e9f) REAL time: 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:13eb4e9f) REAL time: 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:13eb4e9f) REAL time: 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:13eb4e9f) REAL time: 34 secs 

Phase 12.8  Global Placement
...............................
...........................................................................................................................................................................
.................................................................................................
.........................................................................
..........................................................................................................................................................................................
............................................................................................................................................................................
Phase 12.8  Global Placement (Checksum:e57e1b58) REAL time: 2 mins 50 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:e57e1b58) REAL time: 2 mins 50 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e57e1b58) REAL time: 2 mins 51 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:3ad952d4) REAL time: 4 mins 22 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:3ad952d4) REAL time: 4 mins 23 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:3ad952d4) REAL time: 4 mins 24 secs 

Total REAL time to Placer completion: 4 mins 25 secs 
Total CPU  time to Placer completion: 4 mins 19 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net AC97_audio/reg_data_or0000
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                20,488 out of  28,800   71%
    Number used as Flip Flops:              20,479
    Number used as Latches:                      9
  Number of Slice LUTs:                      9,355 out of  28,800   32%
    Number used as logic:                    9,164 out of  28,800   31%
      Number using O6 output only:           8,686
      Number using O5 output only:             191
      Number using O5 and O6:                  287
    Number used as Memory:                     169 out of   7,680    2%
      Number used as Shift Register:           169
        Number using O6 output only:           169
    Number used as exclusive route-thru:        22
  Number of route-thrus:                       250
    Number using O6 output only:               204
    Number using O5 output only:                38
    Number using O5 and O6:                      8

Slice Logic Distribution:
  Number of occupied Slices:                 6,491 out of   7,200   90%
  Number of LUT Flip Flop pairs used:       22,596
    Number with an unused Flip Flop:         2,108 out of  22,596    9%
    Number with an unused LUT:              13,241 out of  22,596   58%
    Number of fully used LUT-FF pairs:       7,247 out of  22,596   32%
    Number of unique control sets:           1,050
    Number of slice register sites lost
      to control set restrictions:           2,079 out of  28,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4%
    Number of LOCed IOBs:                       20 out of      20  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       6 out of      60   10%
    Number using BlockRAM only:                  6
    Total primitives used:
      Number of 18k BlockRAM used:               7
    Total Memory used (KB):                    126 out of   2,160    5%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of DSP48Es:                            17 out of      48   35%

Average Fanout of Non-Clock Nets:                3.11

Peak Memory Usage:  1265 MB
Total REAL time to MAP completion:  4 mins 36 secs 
Total CPU time to MAP completion:   4 mins 29 secs 

Mapping completed.
See MAP report file "top_module_map.mrp" for details.
