[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler memory processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
external_memory_ranges=
init_param=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:536870912
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=ruby_system
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.ruby_system]
type=RubySystem
children=directory_controllers l1_controllers l2_controllers network power_state sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=board.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=1
number_of_virtual_networks=3
phys_mem=Null
power_model=
power_state=board.cache_hierarchy.ruby_system.power_state
randomization=false
system=board

[board.cache_hierarchy.ruby_system.directory_controllers]
type=MESI_Two_Level_Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:536870912
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory
responseToDir=board.cache_hierarchy.ruby_system.directory_controllers.responseToDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=board.memory.mem_ctrl.port

[board.cache_hierarchy.ruby_system.directory_controllers.directory]
type=RubyDirectoryMemory
addr_ranges=0:536870912
block_size=64
eventq_index=0
ruby_system=board.cache_hierarchy.ruby_system

[board.cache_hierarchy.ruby_system.directory_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[5]

[board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[6]

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[6]

[board.cache_hierarchy.ruby_system.l1_controllers]
type=MESI_Two_Level_L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
llsc_lock_timeout_latency=16
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache
upstream_destinations=
use_llsc_lock=true
version=0

[board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.replacement_policy
resourceStalls=false
size=16384
start_index_bit=64
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.replacement_policy
resourceStalls=false
size=16384
start_index_bit=64
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers.prefetcher]
type=RubyPrefetcher
block_size=64
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.processor.cores.core.icache_port board.processor.cores.core.dcache_port board.processor.cores.core.mmu.itb.walker.port board.processor.cores.core.mmu.dtb.walker.port board.processor.cores.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores.core.interrupts.pio board.processor.cores.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[2]

[board.cache_hierarchy.ruby_system.l2_controllers]
type=MESI_Two_Level_L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[3]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[4]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[3]

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache]
type=RubyCache
children=replacement_policy
assoc=16
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy
resourceStalls=false
size=262144
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[board.cache_hierarchy.ruby_system.l2_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[5]

[board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[4]

[board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[2]

[board.cache_hierarchy.ruby_system.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 int_links0 int_links1 int_links2 int_links3 int_links4 int_links5 power_state routers0 routers1 routers2
buffer_size=0
clk_domain=board.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1 board.cache_hierarchy.ruby_system.network.ext_links2
int_links=board.cache_hierarchy.ruby_system.network.int_links0 board.cache_hierarchy.ruby_system.network.int_links1 board.cache_hierarchy.ruby_system.network.int_links2 board.cache_hierarchy.ruby_system.network.int_links3 board.cache_hierarchy.ruby_system.network.int_links4 board.cache_hierarchy.ruby_system.network.int_links5
netifs=
number_of_virtual_networks=3
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=board.cache_hierarchy.ruby_system.network.power_state
routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1 board.cache_hierarchy.ruby_system.network.routers2
ruby_system=board.cache_hierarchy.ruby_system
topology=Not Specified
in_port=board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.out_port
out_port=board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.in_port

[board.cache_hierarchy.ruby_system.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers
int_node=board.cache_hierarchy.ruby_system.network.routers0
latency=1
link_id=0
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers
int_node=board.cache_hierarchy.ruby_system.network.routers1
latency=1
link_id=1
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers
int_node=board.cache_hierarchy.ruby_system.network.routers2
latency=1
link_id=2
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links0.buffers0 board.cache_hierarchy.ruby_system.network.int_links0.buffers1 board.cache_hierarchy.ruby_system.network.int_links0.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=1
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links1.buffers0 board.cache_hierarchy.ruby_system.network.int_links1.buffers1 board.cache_hierarchy.ruby_system.network.int_links1.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=2
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links2]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links2.buffers0 board.cache_hierarchy.ruby_system.network.int_links2.buffers1 board.cache_hierarchy.ruby_system.network.int_links2.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=3
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links2.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links2.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links2.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links3]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links3.buffers0 board.cache_hierarchy.ruby_system.network.int_links3.buffers1 board.cache_hierarchy.ruby_system.network.int_links3.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers2
eventq_index=0
latency=1
link_id=4
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links3.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links3.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links3.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links4]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links4.buffers0 board.cache_hierarchy.ruby_system.network.int_links4.buffers1 board.cache_hierarchy.ruby_system.network.int_links4.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=5
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links4.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links4.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links4.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links5]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links5.buffers0 board.cache_hierarchy.ruby_system.network.int_links5.buffers1 board.cache_hierarchy.ruby_system.network.int_links5.buffers2
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=6
src_node=board.cache_hierarchy.ruby_system.network.routers2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links5.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links5.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links5.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers0 board.cache_hierarchy.ruby_system.network.routers0.port_buffers1 board.cache_hierarchy.ruby_system.network.routers0.port_buffers2 board.cache_hierarchy.ruby_system.network.routers0.port_buffers3 board.cache_hierarchy.ruby_system.network.routers0.port_buffers4 board.cache_hierarchy.ruby_system.network.routers0.port_buffers5 board.cache_hierarchy.ruby_system.network.routers0.port_buffers6 board.cache_hierarchy.ruby_system.network.routers0.port_buffers7 board.cache_hierarchy.ruby_system.network.routers0.port_buffers8
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
router_id=0
routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers1]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers0 board.cache_hierarchy.ruby_system.network.routers1.port_buffers1 board.cache_hierarchy.ruby_system.network.routers1.port_buffers2 board.cache_hierarchy.ruby_system.network.routers1.port_buffers3 board.cache_hierarchy.ruby_system.network.routers1.port_buffers4 board.cache_hierarchy.ruby_system.network.routers1.port_buffers5 board.cache_hierarchy.ruby_system.network.routers1.port_buffers6 board.cache_hierarchy.ruby_system.network.routers1.port_buffers7 board.cache_hierarchy.ruby_system.network.routers1.port_buffers8
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
router_id=1
routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers2]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers2.port_buffers0 board.cache_hierarchy.ruby_system.network.routers2.port_buffers1 board.cache_hierarchy.ruby_system.network.routers2.port_buffers2 board.cache_hierarchy.ruby_system.network.routers2.port_buffers3 board.cache_hierarchy.ruby_system.network.routers2.port_buffers4 board.cache_hierarchy.ruby_system.network.routers2.port_buffers5 board.cache_hierarchy.ruby_system.network.routers2.port_buffers6 board.cache_hierarchy.ruby_system.network.routers2.port_buffers7 board.cache_hierarchy.ruby_system.network.routers2.port_buffers8
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers2.power_state
router_id=2
routing_unit=board.cache_hierarchy.ruby_system.network.routers2.routing_unit
virt_nets=3

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers2.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.system_port

[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers.memory_out_port

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
collect_stats=true
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=0:536870912
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=cores
eventq_index=0
thermal_domain=Null

[board.processor.cores]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores.core]
type=BaseMinorCPU
children=branchPred decoder executeFuncUnits interrupts isa mmu power_state tracer workload
branchPred=board.processor.cores.core.branchPred
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=board.processor.cores.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=board.processor.cores.core.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=board.processor.cores.core.interrupts
isa=board.processor.cores.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
threadPolicy=RoundRobin
tracer=board.processor.cores.core.tracer
workload=board.processor.cores.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.in_ports[0]

[board.processor.cores.core.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=board.processor.cores.core.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores.core.branchPred.indirectBranchPred
instShiftAmt=0
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=board.processor.cores.core.branchPred.ras
requiresBTBHit=false
speculativeHistUpdate=true
takenOnlyHistory=false

[board.processor.cores.core.branchPred.btb]
type=SimpleBTB
children=btbIndexingPolicy btbReplPolicy power_state
associativity=1
btbIndexingPolicy=board.processor.cores.core.branchPred.btb.btbIndexingPolicy
btbReplPolicy=board.processor.cores.core.branchPred.btb.btbReplPolicy
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=0
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.cores.core.branchPred.btb.power_state
tagBits=16

[board.processor.cores.core.branchPred.btb.btbIndexingPolicy]
type=BTBSetAssociative
assoc=1
eventq_index=0
numThreads=1
num_entries=4096
set_shift=0
tag_bits=64

[board.processor.cores.core.branchPred.btb.btbReplPolicy]
type=LRURP
eventq_index=0

[board.processor.cores.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=0
numThreads=1
speculativePathLength=256

[board.processor.cores.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[board.processor.cores.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores.core.isa

[board.processor.cores.core.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=board.processor.cores.core.executeFuncUnits.funcUnits0 board.processor.cores.core.executeFuncUnits.funcUnits1 board.processor.cores.core.executeFuncUnits.funcUnits2 board.processor.cores.core.executeFuncUnits.funcUnits3 board.processor.cores.core.executeFuncUnits.funcUnits4 board.processor.cores.core.executeFuncUnits.funcUnits5 board.processor.cores.core.executeFuncUnits.funcUnits6 board.processor.cores.core.executeFuncUnits.funcUnits7

[board.processor.cores.core.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=board.processor.cores.core.executeFuncUnits.funcUnits0.timings

[board.processor.cores.core.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits0.opClasses.opClasses

[board.processor.cores.core.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[board.processor.cores.core.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=board.processor.cores.core.executeFuncUnits.funcUnits1.timings

[board.processor.cores.core.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits1.opClasses.opClasses

[board.processor.cores.core.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[board.processor.cores.core.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=board.processor.cores.core.executeFuncUnits.funcUnits2.timings

[board.processor.cores.core.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits2.opClasses.opClasses

[board.processor.cores.core.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[board.processor.cores.core.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[board.processor.cores.core.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits3.opClasses.opClasses

[board.processor.cores.core.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[board.processor.cores.core.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=4
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses
opLat=3
timings=board.processor.cores.core.executeFuncUnits.funcUnits4.timings

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41 opClasses42 opClasses43 opClasses44 opClasses45 opClasses46 opClasses47 opClasses48 opClasses49 opClasses50
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses00 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses01 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses02 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses03 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses04 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses05 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses06 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses07 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses08 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses09 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses10 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses11 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses12 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses13 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses14 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses15 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses16 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses17 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses18 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses19 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses20 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses21 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses22 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses23 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses24 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses25 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses26 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses27 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses28 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses29 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses30 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses31 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses32 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses33 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses34 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses35 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses36 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses37 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses38 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses39 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses40 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses41 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses42 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses43 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses44 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses45 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses46 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses47 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses48 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses49 board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses50

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdMatMultAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMatMultAcc

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses42]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses43]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses44]
type=MinorOpClass
eventq_index=0
opClass=Matrix

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses45]
type=MinorOpClass
eventq_index=0
opClass=MatrixMov

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses46]
type=MinorOpClass
eventq_index=0
opClass=MatrixOP

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses47]
type=MinorOpClass
eventq_index=0
opClass=SimdExt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses48]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatExt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses49]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[board.processor.cores.core.executeFuncUnits.funcUnits4.opClasses.opClasses50]
type=MinorOpClass
eventq_index=0
opClass=SimdConfig

[board.processor.cores.core.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=board.processor.cores.core.executeFuncUnits.funcUnits5.timings

[board.processor.cores.core.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits5.opClasses.opClasses

[board.processor.cores.core.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[board.processor.cores.core.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=board.processor.cores.core.executeFuncUnits.funcUnits6.timings

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses00 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses01 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses02 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses03 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses04 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses05 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses06 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses07 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses08 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses09 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses10 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses11 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses12 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses13 board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses14

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideStore

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskStore

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedStore

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedStore

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterLoad

[board.processor.cores.core.executeFuncUnits.funcUnits6.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterStore

[board.processor.cores.core.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[board.processor.cores.core.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[board.processor.cores.core.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses.opClasses0 board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses.opClasses1

[board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[board.processor.cores.core.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[board.processor.cores.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.interrupt_out_port[0]

[board.processor.cores.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores.core.mmu.dtb
eventq_index=0
itb=board.processor.cores.core.mmu.itb

[board.processor.cores.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores.core.mmu.dtb.walker

[board.processor.cores.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.in_ports[3]

[board.processor.cores.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores.core.mmu.itb.walker

[board.processor.cores.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers.sequencer.in_ports[2]

[board.processor.cores.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores.core.tracer.disassembler
eventq_index=0

[board.processor.cores.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores.core.workload]
type=Process
cmd=/home/raghav/ece_451_project_2/daxp 1000000
cwd=/home/raghav/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/home/raghav/ece_451_project_2/daxp
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=board
uid=100
useArchPT=false
zeroPages=true

[board.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

