#-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
#--
#-- This file contains confidential and proprietary information
#-- of Xilinx, Inc. and is protected under U.S. and
#-- international copyright and other intellectual property
#-- laws.
#--
#-- DISCLAIMER
#-- This disclaimer is not a license and does not grant any
#-- rights to the materials distributed herewith. Except as
#-- otherwise provided in a valid license issued to you by
#-- Xilinx, and to the maximum extent permitted by applicable
#-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#-- (2) Xilinx shall not be liable (whether in contract or tort,
#-- including negligence, or under any other theory of
#-- liability) for any loss or damage of any kind or nature
#-- related to, arising under or in connection with these
#-- materials, including for any direct, or any indirect,
#-- special, incidental, or consequential loss or damage
#-- (including loss of data, profits, goodwill, or any type of
#-- loss or damage suffered as a result of any action brought
#-- by a third party) even if such damage or loss was
#-- reasonably foreseeable or Xilinx had been advised of the
#-- possibility of the same.
#--
#-- CRITICAL APPLICATIONS
#-- Xilinx products are not designed or intended to be fail-
#-- safe, or for use in any application requiring fail-safe
#-- performance, such as life-support or safety devices or
#-- systems, Class III medical devices, nuclear facilities,
#-- applications related to the deployment of airbags, or any
#-- other applications that could lead to death, personal
#-- injury, or severe property or environmental damage
#-- (individually and collectively, "Critical
#-- Applications"). Customer assumes the sole risk and
#-- liability of any use of Xilinx products in Critical
#-- Applications, subject only to applicable laws and
#-- regulations governing limitations on product liability.
#--
#-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#-- PART OF THIS FILE AT ALL TIMES.

###################################################################
##
## Name     : lmb_bram_if_cntlr
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN lmb_bram_if_cntlr

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION SPECIAL = BRAM_CNTLR
OPTION NUM_WRITE_ENABLES = 4
OPTION ADDR_SLICE = 29
OPTION DWIDTH = 32
OPTION AWIDTH = 32
OPTION USAGE_LEVEL = BASE_USER
OPTION SYSLEVEL_DRC_PROC = check_syslevel_settings
OPTION IPLEVEL_DRC_PROC = check_iplevel_settings
OPTION DESC = LMB BRAM Controller
OPTION LONG_DESC = Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus
OPTION IP_GROUP = Memory and Memory Controller:MICROBLAZE
OPTION ARCH_SUPPORT_MAP = (aspartan3=SUPERSEDED, spartan3=SUPERSEDED, spartan3an=SUPERSEDED, spartan3a=SUPERSEDED, spartan3e=SUPERSEDED, spartan3adsp=SUPERSEDED, virtex4lx=SUPERSEDED, virtex4sx=SUPERSEDED, virtex4fx=SUPERSEDED, virtex5lx=SUPERSEDED, virtex5sx=SUPERSEDED, virtex5fx=SUPERSEDED, aspartan3e=SUPERSEDED, aspartan3a=SUPERSEDED, aspartan3adsp=SUPERSEDED, qvirtex4lx=SUPERSEDED, qvirtex4sx=SUPERSEDED, qvirtex4fx=SUPERSEDED, qrvirtex4lx=SUPERSEDED, qrvirtex4sx=SUPERSEDED, qrvirtex4fx=SUPERSEDED, spartan6t=SUPERSEDED, spartan6=SUPERSEDED, spartan6l=SUPERSEDED, qspartan6t=SUPERSEDED, qspartan6=SUPERSEDED, aspartan6t=SUPERSEDED, aspartan6=SUPERSEDED, virtex6lx=SUPERSEDED, virtex6sx=SUPERSEDED, virtex6cx=SUPERSEDED, virtex6llx=SUPERSEDED, virtex6lsx=SUPERSEDED, qspartan6l=SUPERSEDED, qrvirtex5=SUPERSEDED, qvirtex6lx=SUPERSEDED, qvirtex6sx=SUPERSEDED, qvirtex6fx=SUPERSEDED, qvirtex6tx=SUPERSEDED, virtex7=SUPERSEDED, kintex7=SUPERSEDED, artix7=SUPERSEDED, zynq=SUPERSEDED, virtex7l=SUPERSEDED, kintex7l=SUPERSEDED, qvirtex5lx=SUPERSEDED, qvirtex5sx=SUPERSEDED, qvirtex5fx=SUPERSEDED, qvirtex5tx=SUPERSEDED, aartix7=SUPERSEDED, artix7l=SUPERSEDED)
OPTION HDL = MIXED
OPTION RUN_NGCBUILD = FALSE
OPTION STYLE = HDL


## Bus Interfaces
BUS_INTERFACE BUS = SLMB, BUS_STD = LMB, BUS_TYPE = SLAVE
BUS_INTERFACE BUS = BRAM_PORT, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR

## Generics for VHDL or Parameters for Verilog
PARAMETER C_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(0 to 31), BUS = SLMB, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY
PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB
PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask, ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32)
PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32)

## Ports
PORT LMB_Clk = "", DIR = I, SIGIS = CLK, BUS = SLMB
PORT LMB_Rst = LMB_Rst, DIR = I, BUS = SLMB
PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB
PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB
PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB
PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB
PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB
PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB
PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB
PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB
PORT BRAM_Rst_A = BRAM_Rst, DIR = O, BUS = BRAM_PORT
PORT BRAM_Clk_A = BRAM_Clk, DIR = O, BUS = BRAM_PORT
PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT
PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:(C_LMB_DWIDTH/8)-1], BUS = BRAM_PORT
PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT
PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = BRAM_PORT
PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = BRAM_PORT

END
