#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Feb  7 10:28:12 2018
# Process ID: 12630
# Current directory: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus
# Command line: vivado pcie_gen3x8.xpr
# Log file: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/vivado.log
# Journal file: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pcie_gen3x8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 6367.793 ; gain = 279.652 ; free physical = 239 ; free virtual = 26271
update_compile_order -fileset sources_1
not writing pins
ERROR: [Ipptcl 7-29] Invalid param ''.
ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.vendor_id' method. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

ERROR: [Ipptcl 7-29] Invalid param ''.
ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.PF0_DEVICE_ID' method. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

ERROR: [Ipptcl 7-29] Invalid param ''.
ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.PF0_DEVICE_ID' method. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

ERROR: [Ipptcl 7-29] Invalid param ''.
ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.PF0_SUBSYSTEM_ID' method. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

ERROR: [Ipptcl 7-29] Invalid param ''.
ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.PF0_SUBSYSTEM_ID' method. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

set_property -dict [list CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {5.0_GT/s} CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} CONFIG.AXISTEN_IF_RC_STRADDLE {true} CONFIG.type1_membase_memlimit_enable {Disabled} CONFIG.type1_prefetchable_membase_memlimit {Disabled} CONFIG.PF0_DEVICE_ID {1003} CONFIG.PF0_MSIX_CAP_PBA_BIR {BAR_2} CONFIG.PF0_MSIX_CAP_TABLE_BIR {BAR_2} CONFIG.PF0_MSI_CAP_MULTIMSGCAP {4_vectors} CONFIG.PF0_REVISION_ID {01} CONFIG.PF0_SUBSYSTEM_ID {1003} CONFIG.PF1_DEVICE_ID {9011} CONFIG.PF1_MSIX_CAP_PBA_BIR {BAR_2} CONFIG.PF1_MSIX_CAP_TABLE_BIR {BAR_2} CONFIG.PF2_DEVICE_ID {9028} CONFIG.PF2_MSIX_CAP_PBA_BIR {BAR_2} CONFIG.PF2_MSIX_CAP_TABLE_BIR {BAR_2} CONFIG.PF3_DEVICE_ID {9028} CONFIG.PF3_MSIX_CAP_PBA_BIR {BAR_2} CONFIG.PF3_MSIX_CAP_TABLE_BIR {BAR_2} CONFIG.TL_PF_ENABLE_REG {1} CONFIG.PF0_SUBSYSTEM_VENDOR_ID {1bb9} CONFIG.pf2_bar2_enabled {true} CONFIG.pf3_bar2_enabled {true} CONFIG.pf1_bar2_enabled {true} CONFIG.pf1_bar2_type {Memory} CONFIG.pf1_bar2_scale {Megabytes} CONFIG.pf1_bar2_size {256} CONFIG.pf2_bar2_type {Memory} CONFIG.pf2_bar2_scale {Megabytes} CONFIG.pf2_bar2_size {256} CONFIG.pf3_bar2_type {Memory} CONFIG.pf3_bar2_scale {Megabytes} CONFIG.pf3_bar2_size {256} CONFIG.pf0_bar0_enabled {false} CONFIG.pf0_bar0_type {N/A} CONFIG.pf0_bar1_enabled {false} CONFIG.pf0_bar1_type {N/A} CONFIG.pf0_bar2_enabled {true} CONFIG.pf0_bar2_type {Memory} CONFIG.pf0_bar2_scale {Megabytes} CONFIG.pf0_bar2_size {256} CONFIG.vendor_id {1bb9} CONFIG.pf1_vendor_id {1bb9} CONFIG.pf2_vendor_id {1bb9} CONFIG.pf3_vendor_id {1bb9} CONFIG.pf1_bar0_enabled {false} CONFIG.pf1_bar0_type {N/A} CONFIG.pf1_bar1_enabled {false} CONFIG.pf1_bar1_type {N/A} CONFIG.axisten_if_width {256_bit} CONFIG.pf2_bar0_enabled {false} CONFIG.pf2_bar0_type {N/A} CONFIG.pf2_bar1_enabled {false} CONFIG.pf2_bar1_type {N/A} CONFIG.pf3_bar0_enabled {false} CONFIG.pf3_bar0_type {N/A} CONFIG.pf3_bar1_enabled {false} CONFIG.pf3_bar1_type {N/A} CONFIG.mode_selection {Basic} CONFIG.pipe_sim {true} CONFIG.plltype {QPLL1} CONFIG.axisten_freq {125} CONFIG.en_pcie_drp {true} CONFIG.en_parity {true} CONFIG.en_transceiver_status_ports {true} CONFIG.PL_DISABLE_LANE_REVERSAL {TRUE}] [get_ips pcie4_uscale_plus_1]
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
xit::create_sub_core: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 7150.246 ; gain = 705.480 ; free physical = 4092 ; free virtual = 29953
generate_target all [get_files  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie4_uscale_plus_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie4_uscale_plus_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie4_uscale_plus_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pcie4_uscale_plus_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie4_uscale_plus_1'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7223.012 ; gain = 0.000 ; free physical = 3998 ; free virtual = 29680
catch { config_ip_cache -export [get_ips -all pcie4_uscale_plus_1] }
export_ip_user_files -of_objects [get_files /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1.xci]
launch_runs -jobs 4 pcie4_uscale_plus_1_synth_1
[Wed Feb  7 10:57:50 2018] Launched pcie4_uscale_plus_1_synth_1...
Run output will be captured here: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.runs/pcie4_uscale_plus_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1.xci] -directory /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.ip_user_files/sim_scripts -ip_user_files_dir /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.ip_user_files -ipstatic_source_dir /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.cache/compile_simlib/modelsim} {questa=/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.cache/compile_simlib/questa} {ies=/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.cache/compile_simlib/ies} {vcs=/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.cache/compile_simlib/vcs} {riviera=/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
