F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_updown_4bit_loadable/rtl/counter_updown_loadable.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_updown_4bit_loadable/rtl/counter_updown_loadable.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_updown_4bit_loadable

Top level modules:
	counter_updown_4bit_loadable

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_updown_4bit_loadable/tb/tb_counter_updown_loadable.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_updown_4bit_loadable/tb/tb_counter_updown_loadable.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_counter_updown_4bit_loadable

Top level modules:
	tb_counter_updown_4bit_loadable

} {} {}}
