// Seed: 1607663606
module module_0 #(
    parameter id_1 = 32'd35,
    parameter id_5 = 32'd14
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_6;
  ;
  logic [id_5 : id_1  &  1 'd0] id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_5 = id_7;
  assign id_2 = id_7 & 1;
  wire id_8;
  wire [-1 'b0 : id_4] id_9, id_10;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_5,
      id_9,
      id_4
  );
endmodule
