

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 16:32:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         8|          -|          -|     3|    no    |
        | + Loop 1.1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2     |   24|   24|         8|          -|          -|     3|    no    |
        | + Loop 2.1  |    6|    6|         2|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|    117|       0|   1739|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     55|    -|
|Memory           |        9|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    491|    -|
|Register         |        -|      -|    1326|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|    117|    1362|   2285|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     32|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U   |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    |kernel_mux_32_32_1_1_U1  |kernel_mux_32_32_1_1  |        0|      0|   0|  15|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |Total                    |                      |        0|      0|  36|  55|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |C_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |C_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |C_2_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |A_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |A_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |A_2_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |B_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |B_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    |B_2_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     3|   32|     1|           96|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        9|  0|   0|    0|    27|  288|     9|          864|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_574_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_579_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_590_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_595_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_606_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_611_p2           |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_10_fu_770_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_774_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_13_fu_790_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_14_fu_795_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_15_fu_800_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_18_fu_710_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_19_fu_804_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_20_fu_714_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_21_fu_808_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_22_fu_718_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_23_fu_812_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_25_fu_834_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_26_fu_838_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_28_fu_854_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_29_fu_859_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_30_fu_864_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_33_fu_723_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_34_fu_868_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_35_fu_727_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_36_fu_872_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_37_fu_731_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_38_fu_876_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_697_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_40_fu_898_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_41_fu_902_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_43_fu_918_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_44_fu_923_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_740_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_701_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_744_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_705_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_748_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_736_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln321_1_fu_1015_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln321_fu_672_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln700_10_fu_822_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_11_fu_828_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_13_fu_842_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_14_fu_848_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_16_fu_938_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_17_fu_942_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_18_fu_880_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_19_fu_886_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_1_fu_758_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_20_fu_892_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_22_fu_906_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_23_fu_912_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_25_fu_948_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_26_fu_952_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_764_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_778_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_784_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_928_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_932_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_9_fu_816_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_752_p2     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_584_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_600_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_616_p2           |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_964_p2           |     +    |      0|  0|   9|           2|           1|
    |i_fu_628_p2             |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_662_p2           |     +    |      0|  0|   9|           2|           1|
    |j_fu_998_p2             |     +    |      0|  0|   9|           2|           1|
    |sub_ln321_1_fu_986_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln321_fu_650_p2     |     -    |      0|  0|  15|           5|           5|
    |icmp_ln25_fu_622_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln28_fu_656_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln61_fu_958_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln64_fu_992_p2     |   icmp   |      0|  0|   8|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |    117|  0|1739|        2052|        2048|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_0_V_address0    |  27|          5|    2|         10|
    |A_1_V_address0    |  27|          5|    2|         10|
    |A_2_V_address0    |  27|          5|    2|         10|
    |B_0_V_address0    |  27|          5|    2|         10|
    |B_1_V_address0    |  27|          5|    2|         10|
    |B_2_V_address0    |  27|          5|    2|         10|
    |C_0_V_address0    |  44|          9|    2|         18|
    |C_0_V_d0          |  27|          5|   32|        160|
    |C_1_V_address0    |  44|          9|    2|         18|
    |C_1_V_d0          |  27|          5|   32|        160|
    |C_2_V_address0    |  44|          9|    2|         18|
    |C_2_V_d0          |  27|          5|   32|        160|
    |C_int_V_address0  |  15|          3|    4|         12|
    |ap_NS_fsm         |  65|         16|    1|         16|
    |i15_0_reg_551     |   9|          2|    2|          4|
    |i_0_reg_527       |   9|          2|    2|          4|
    |j16_0_reg_563     |   9|          2|    2|          4|
    |j_0_reg_539       |   9|          2|    2|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             | 491|         99|  127|        638|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_0_V_load_1_reg_1171  |  32|   0|   32|          0|
    |A_0_V_load_reg_1121    |  32|   0|   32|          0|
    |A_1_V_load_1_reg_1210  |  32|   0|   32|          0|
    |A_1_V_load_reg_1141    |  32|   0|   32|          0|
    |A_2_V_load_1_reg_1225  |  32|   0|   32|          0|
    |A_2_V_load_reg_1151    |  32|   0|   32|          0|
    |B_0_V_load_reg_1245    |  32|   0|   32|          0|
    |B_1_V_load_1_reg_1277  |  32|   0|   32|          0|
    |B_1_V_load_reg_1176    |  32|   0|   32|          0|
    |B_2_V_load_1_reg_1284  |  32|   0|   32|          0|
    |B_2_V_load_reg_1188    |  32|   0|   32|          0|
    |C_0_V_load_reg_1235    |  32|   0|   32|          0|
    |C_1_V_load_reg_1301    |  32|   0|   32|          0|
    |C_2_V_load_reg_1331    |  32|   0|   32|          0|
    |add_ln321_1_reg_1477   |   5|   0|    5|          0|
    |add_ln700_11_reg_1396  |  32|   0|   32|          0|
    |add_ln700_14_reg_1401  |  32|   0|   32|          0|
    |add_ln700_17_reg_1446  |  32|   0|   32|          0|
    |add_ln700_20_reg_1421  |  32|   0|   32|          0|
    |add_ln700_23_reg_1426  |  32|   0|   32|          0|
    |add_ln700_26_reg_1451  |  32|   0|   32|          0|
    |add_ln700_2_reg_1366   |  32|   0|   32|          0|
    |add_ln700_5_reg_1371   |  32|   0|   32|          0|
    |add_ln700_8_reg_1441   |  32|   0|   32|          0|
    |alpha_V_reg_1047       |  32|   0|   32|          0|
    |ap_CS_fsm              |  15|   0|   15|          0|
    |beta_V_reg_1060        |  32|   0|   32|          0|
    |i15_0_reg_551          |   2|   0|    2|          0|
    |i_0_reg_527            |   2|   0|    2|          0|
    |i_1_reg_1459           |   2|   0|    2|          0|
    |i_reg_1073             |   2|   0|    2|          0|
    |j16_0_reg_563          |   2|   0|    2|          0|
    |j_0_reg_539            |   2|   0|    2|          0|
    |j_1_reg_1101           |   2|   0|    2|          0|
    |j_reg_1472             |   2|   0|    2|          0|
    |mul_ln209_13_reg_1381  |  32|   0|   32|          0|
    |mul_ln209_14_reg_1386  |  32|   0|   32|          0|
    |mul_ln209_18_reg_1311  |  32|   0|   32|          0|
    |mul_ln209_20_reg_1317  |  32|   0|   32|          0|
    |mul_ln209_22_reg_1324  |  32|   0|   32|          0|
    |mul_ln209_28_reg_1406  |  32|   0|   32|          0|
    |mul_ln209_29_reg_1411  |  32|   0|   32|          0|
    |mul_ln209_33_reg_1341  |  32|   0|   32|          0|
    |mul_ln209_35_reg_1347  |  32|   0|   32|          0|
    |mul_ln209_37_reg_1354  |  32|   0|   32|          0|
    |mul_ln209_3_reg_1252   |  32|   0|   32|          0|
    |mul_ln209_43_reg_1431  |  32|   0|   32|          0|
    |mul_ln209_44_reg_1436  |  32|   0|   32|          0|
    |mul_ln209_5_reg_1258   |  32|   0|   32|          0|
    |mul_ln209_7_reg_1265   |  32|   0|   32|          0|
    |sub_ln321_1_reg_1464   |   5|   0|    5|          0|
    |sub_ln321_reg_1078     |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1326|   0| 1326|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    4|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    4|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    4|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

