Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3301abe1ce94ca0958ece6be9b2defa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot room_man_test_func_synth xil_defaultlib.room_man_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'open_time' is not declared under prefix 'rm' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/Ex_2/room/room.srcs/sources_1/new/room_man_test.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
