

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_96_2'
================================================================
* Date:           Tue Apr 12 22:38:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 8 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_i"   --->   Operation 14 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfInNeurons"   --->   Operation 15 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_V_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_V_load"   --->   Operation 16 'read' 'output_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %output_V_load_read, i16 %lhs"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inNeurons_1 = load i16 %inNeurons" [Neuron_1/neural_layer.cpp:96]   --->   Operation 20 'load' 'inNeurons_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln96 = icmp_eq  i16 %inNeurons_1, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:96]   --->   Operation 22 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%inNeurons_2 = add i16 %inNeurons_1, i16 1" [Neuron_1/neural_layer.cpp:96]   --->   Operation 23 'add' 'inNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %._crit_edge884.loopexit.exitStub" [Neuron_1/neural_layer.cpp:96]   --->   Operation 24 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:96]   --->   Operation 25 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln98 = add i14 %mul_i_read, i14 %trunc_ln96" [Neuron_1/neural_layer.cpp:98]   --->   Operation 26 'add' 'add_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i14 %add_ln98" [Neuron_1/neural_layer.cpp:98]   --->   Operation 27 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:98]   --->   Operation 28 'zext' 'zext_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln98_1"   --->   Operation 29 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 30 'load' 'r_V' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln98"   --->   Operation 31 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 32 'load' 'input_r_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %inNeurons_2, i16 %inNeurons" [Neuron_1/neural_layer.cpp:96]   --->   Operation 33 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 34 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 35 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 36 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %input_r_load"   --->   Operation 37 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 38 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 39 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 40 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 41 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_load_1, i8 0"   --->   Operation 42 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 43 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 49 'load' 'lhs_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Neuron_1/neural_layer.cpp:96]   --->   Operation 44 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln717 = store i16 %trunc_ln1, i16 %lhs"   --->   Operation 47 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('inNeurons') [7]  (0 ns)
	'load' operation ('inNeurons', Neuron_1/neural_layer.cpp:96) on local variable 'inNeurons' [20]  (0 ns)
	'add' operation ('add_ln98', Neuron_1/neural_layer.cpp:98) [29]  (1.81 ns)
	'getelementptr' operation ('weights_addr') [32]  (0 ns)
	'load' operation ('r.V') on array 'weights' [33]  (3.25 ns)

 <State 2>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'weights' [33]  (3.25 ns)
	'mul' operation of DSP[40] ('mul_ln1245') [38]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('mul_ln1245') [38]  (1.05 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('lhs_load_1') on local variable 'lhs' [26]  (0 ns)
	'add' operation of DSP[40] ('ret.V') [40]  (2.1 ns)

 <State 5>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[40] ('ret.V') [40]  (2.1 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln1' on local variable 'lhs' [42]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
