
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003528                       # Number of seconds simulated
sim_ticks                                  3528404217                       # Number of ticks simulated
final_tick                               531444660876                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78253                       # Simulator instruction rate (inst/s)
host_op_rate                                    99038                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273373                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882360                       # Number of bytes of host memory used
host_seconds                                 12906.91                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278269068                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        44288                       # Number of bytes read from this memory
system.physmem.bytes_read::total                45952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        37888                       # Number of bytes written to this memory
system.physmem.bytes_written::total             37888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          346                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             296                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  296                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       471601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     12551850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13023451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       471601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             471601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10737999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10737999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10737999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       471601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     12551850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23761450                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8461402                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3119335                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2539243                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209385                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1288078                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1222709                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           317811                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9284                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3442391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17050685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3119335                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1540520                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3577140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1076665                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         501280                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1681809                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         83141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8384585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.505979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.306152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4807445     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           191051      2.28%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           248237      2.96%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           377479      4.50%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           367758      4.39%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           281356      3.36%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           163662      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           248927      2.97%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1698670     20.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8384585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368655                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.015113                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3558219                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        490765                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3444796                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         27269                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         863530                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       527151                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           217                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20385664                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1196                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         863530                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3747418                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          101405                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       114582                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3278523                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279122                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19785781                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            84                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         119606                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         88533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27569463                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92131557                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92131557                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17072329                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10497079                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4205                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2363                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            800909                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1835257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       969830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        18613                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       222930                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18386489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14786190                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28382                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6024022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18291193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8384585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.904059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2918628     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1838128     21.92%     56.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1160950     13.85%     70.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       822688      9.81%     80.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       770523      9.19%     89.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       407079      4.86%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       300777      3.59%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        90547      1.08%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        75265      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8384585                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           72861     68.32%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15374     14.42%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18414     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12299507     83.18%     83.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       208587      1.41%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1457973      9.86%     94.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       818456      5.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14786190                       # Type of FU issued
system.switch_cpus.iq.rate                   1.747487                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              106649                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007213                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38091992                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24414569                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14368124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14892839                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        50849                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       707982                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       247069                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         863530                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           58367                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         10154                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18390469                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       118598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1835257                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       969830                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2309                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       119946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246558                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14499556                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1373226                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       286630                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2171186                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2029398                       # Number of branches executed
system.switch_cpus.iew.exec_stores             797960                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.713612                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14372070                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14368124                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9223991                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          25903075                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.698078                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356096                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12290939                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6099516                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212665                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7521055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.634204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.160713                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2895390     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2160210     28.72%     67.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       801172     10.65%     77.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       457913      6.09%     83.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       377219      5.02%     88.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       171959      2.29%     91.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       195921      2.60%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        79719      1.06%     94.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       381552      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7521055                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12290939                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1850033                       # Number of memory references committed
system.switch_cpus.commit.loads               1127275                       # Number of loads committed
system.switch_cpus.commit.membars                1666                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1762761                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078754                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250825                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        381552                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25529958                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37644926                       # The number of ROB writes
system.switch_cpus.timesIdled                    3073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   76817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12290939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.846140                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846140                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.181837                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.181837                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65251505                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19836849                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18839808                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3332                       # number of misc regfile writes
system.l2.replacements                            359                       # number of replacements
system.l2.tagsinuse                      32767.863930                       # Cycle average of tags in use
system.l2.total_refs                           674120                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33127                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.349564                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13457.696469                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.907851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     174.423104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      7                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19115.836506                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.410696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.005323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.583369                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         5012                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5012                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2845                       # number of Writeback hits
system.l2.Writeback_hits::total                  2845                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          5012                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5012                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         5012                       # number of overall hits
system.l2.overall_hits::total                    5012                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          344                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   357                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          346                       # number of demand (read+write) misses
system.l2.demand_misses::total                    359                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          346                       # number of overall misses
system.l2.overall_misses::total                   359                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       852366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     18115112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18967478                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       119897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        119897                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       852366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     18235009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19087375                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       852366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     18235009                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19087375                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5369                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2845                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2845                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5371                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5371                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.064227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.066493                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.064576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.064576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65566.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52660.209302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53130.190476                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59948.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59948.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65566.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52702.338150                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53168.175487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65566.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52702.338150                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53168.175487                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  296                       # number of writebacks
system.l2.writebacks::total                       296                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              357                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              359                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       774780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     16044210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     16818990                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       107930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       107930                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       774780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     16152140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16926920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       774780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     16152140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16926920                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.064227                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.066493                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.064576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.064576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46640.145349                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47112.016807                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        53965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        53965                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 46682.485549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47150.194986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 46682.485549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47150.194986                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.907819                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001689409                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2019535.098790                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.907819                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020686                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794724                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1681792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1681792                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1681792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1681792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1681792                       # number of overall hits
system.cpu.icache.overall_hits::total         1681792                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1169967                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1169967                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1169967                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1169967                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1169967                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1169967                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1681809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1681809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1681809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1681809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1681809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1681809                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68821.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68821.588235                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68821.588235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68821.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68821.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68821.588235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       901046                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       901046                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       901046                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       901046                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       901046                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       901046                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69311.230769                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69311.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69311.230769                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5358                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157739646                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5614                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               28097.550053                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   226.766159                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      29.233841                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.885805                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.114195                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1044110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044110                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       718946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718946                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1763056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1763056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1763056                       # number of overall hits
system.cpu.dcache.overall_hits::total         1763056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13650                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          374                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14024                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14024                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14024                       # number of overall misses
system.cpu.dcache.overall_misses::total         14024                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    346247222                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    346247222                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     22055164                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22055164                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    368302386                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    368302386                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    368302386                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    368302386                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1057760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1057760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1777080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1777080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1777080                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1777080                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012905                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000520                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007892                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25366.096850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25366.096850                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 58971.026738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58971.026738                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26262.292213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26262.292213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26262.292213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26262.292213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2845                       # number of writebacks
system.cpu.dcache.writebacks::total              2845                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8294                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8666                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5356                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5358                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     60013835                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     60013835                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       121897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       121897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     60135732                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     60135732                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     60135732                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     60135732                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003015                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11204.972928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11204.972928                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 60948.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60948.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11223.540873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11223.540873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11223.540873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11223.540873                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
