{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@138:148@HdlStmAssign", "\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  assign trigger_out = trigger_delay == 32'h0 ? trigger_out_s : trigger_out_delayed;\n  assign trigger_out_delayed = delay_counter == 32'h0 ? 1 : 0;\n\n  generate\n  for (i = 0 ; i < 16; i = i + 1) begin\n    assign data_t[i] = od_pp_n[i] ? io_selection[i] & !data_o[i] : io_selection[i];\n    always @(posedge clk_out) begin\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@137:147", "  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  assign trigger_out = trigger_delay == 32'h0 ? trigger_out_s : trigger_out_delayed;\n  assign trigger_out_delayed = delay_counter == 32'h0 ? 1 : 0;\n\n  generate\n  for (i = 0 ; i < 16; i = i + 1) begin\n    assign data_t[i] = od_pp_n[i] ? io_selection[i] & !data_o[i] : io_selection[i];\n"]], "Diff Content": {"Delete": [], "Add": [[143, " always @(posedge clk_out) begin\n"], [143, "    if (sample_valid_la == 1'b1 && trigger_out_s == 1'b1) begin\n"], [143, "      up_triggered_set <= 1'b1;\n"], [143, "    end else if (up_triggered_reset == 1'b1) begin\n"], [143, "      up_triggered_set <= 1'b0;\n"], [143, "    end\n"], [143, "    up_triggered_reset_d1 <= up_triggered;\n"], [143, "    up_triggered_reset_d2 <= up_triggered_reset_d1;\n"], [143, "    up_triggered_reset    <= up_triggered_reset_d2;\n"], [143, "  end\n"], [143, "  always @(posedge up_clk) begin\n"], [143, "    up_triggered_d1 <= up_triggered_set;\n"], [143, "    up_triggered_d2 <= up_triggered_d1;\n"], [143, "    up_triggered    <= up_triggered_d2;\n"], [143, "  end\n"]]}}