// Seed: 2571230845
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  tri  id_5, id_7 = id_3;
  wire id_8;
  always @(posedge 1);
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12
);
  supply1 id_14, id_15, id_16 = 1;
  module_0(
      id_16, id_15, id_15
  ); id_17(
      1, 1
  );
endmodule
