

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350'
================================================================
* Date:           Tue Apr  4 19:45:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  33.137 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       42|      482|  2.520 us|  28.920 us|   42|  482|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_72_2_VITIS_LOOP_74_3  |       40|      480|         5|          4|          1|  10 ~ 120|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     363|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|        0|     303|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      160|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|      160|     775|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U327  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U328   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   5|  0|  303|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln72_1_fu_247_p2      |         +|   0|  0|  71|          64|           1|
    |add_ln72_2_fu_295_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln72_3_fu_351_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln72_fu_238_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln74_fu_407_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln76_1_fu_396_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln76_fu_386_p2        |         +|   0|  0|  14|           7|           7|
    |empty_175_fu_227_p2       |         -|   0|  0|  15|           8|           8|
    |p_mid157_fu_337_p2        |         -|   0|  0|  15|           8|           8|
    |sub_ln76_fu_380_p2        |         -|   0|  0|  14|           7|           7|
    |cmp19_i43_fu_198_p2       |      icmp|   0|  0|  29|          64|          64|
    |cmp19_i43_mid1_fu_300_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln72_fu_233_p2       |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln74_fu_253_p2       |      icmp|   0|  0|   9|           4|           4|
    |select_ln72_1_fu_267_p3   |    select|   0|  0|  63|           1|          64|
    |select_ln72_2_fu_287_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln72_3_fu_305_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln72_4_fu_343_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln72_fu_259_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 363|         273|         279|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |MtM_address0                 |  20|          4|    8|         32|
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten61_fu_74       |   9|          2|    7|         14|
    |j_fu_70                      |   9|          2|   64|        128|
    |k_7_fu_66                    |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         23|   88|        195|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |MtM_addr_1_reg_521           |   8|   0|    8|          0|
    |MtM_addr_reg_516             |   8|   0|    8|          0|
    |a_reg_511                    |  32|   0|   32|          0|
    |add_ln72_2_reg_487           |   8|   0|    8|          0|
    |add_ln72_3_reg_496           |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln72_reg_483            |   1|   0|    1|          0|
    |indvar_flatten61_fu_74       |   7|   0|    7|          0|
    |j_fu_70                      |  64|   0|   64|          0|
    |k_7_fu_66                    |   4|   0|    4|          0|
    |select_ln72_3_reg_492        |   1|   0|    1|          0|
    |zext_ln70_5_cast_reg_477     |   4|   0|   64|         60|
    |zext_ln70_6_cast_reg_467     |   4|   0|    7|          3|
    |zext_ln70_7_cast_reg_472     |   4|   0|    8|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 160|   0|  227|         67|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_350|  return value|
|zext_ln70_5   |   in|    4|     ap_none|                                      zext_ln70_5|        scalar|
|mul_ln70_1    |   in|    7|     ap_none|                                       mul_ln70_1|        scalar|
|empty         |   in|    8|     ap_none|                                            empty|        scalar|
|zext_ln70_7   |   in|    4|     ap_none|                                      zext_ln70_7|        scalar|
|zext_ln70_6   |   in|    4|     ap_none|                                      zext_ln70_6|        scalar|
|M_address0    |  out|    7|   ap_memory|                                                M|         array|
|M_ce0         |  out|    1|   ap_memory|                                                M|         array|
|M_q0          |   in|   32|   ap_memory|                                                M|         array|
|M_address1    |  out|    7|   ap_memory|                                                M|         array|
|M_ce1         |  out|    1|   ap_memory|                                                M|         array|
|M_q1          |   in|   32|   ap_memory|                                                M|         array|
|MtM_address0  |  out|    8|   ap_memory|                                              MtM|         array|
|MtM_ce0       |  out|    1|   ap_memory|                                              MtM|         array|
|MtM_we0       |  out|    1|   ap_memory|                                              MtM|         array|
|MtM_d0        |  out|   32|   ap_memory|                                              MtM|         array|
|MtM_q0        |   in|   32|   ap_memory|                                              MtM|         array|
+--------------+-----+-----+------------+-------------------------------------------------+--------------+

