/***************************************************************************//**
 *   @file   ade9000.h
 *   @brief  Header file of ADE9000 Driver.
 *   @author REtz (radu.etz@analog.com)
********************************************************************************
 * Copyright 2024(c) Analog Devices, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither the name of Analog Devices, Inc. nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
 * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/
#ifndef __ADE9000_H__
#define __ADE9000_H__

/******************************************************************************/
/***************************** Include Files **********************************/
/******************************************************************************/
#include <stdbool.h>
#include <stdint.h>
#include <string.h>
#include "no_os_util.h"
#include "no_os_spi.h"

/******************************************************************************/
/********************** Macros and Constants Definitions **********************/
/******************************************************************************/

/* SPI commands */
#define ADE9000_SPI_READ		NO_OS_BIT(3)

#define ENABLE                  	0x0001
#define DISABLE                 	0x0000

/* ADE9000 Register Map */
#define ADE9000_REG_AIGAIN		0x0000
#define ADE9000_REG_AIGAIN0		0x0001
#define ADE9000_REG_AIGAIN1		0x0002
#define ADE9000_REG_AIGAIN2		0x0003
#define ADE9000_REG_AIGAIN3		0x0004
#define ADE9000_REG_AIGAIN4		0x0005
#define ADE9000_REG_APHCAL0		0x0006
#define ADE9000_REG_APHCAL1		0x0007
#define ADE9000_REG_APHCAL2		0x0008
#define ADE9000_REG_APHCAL3		0x0009
#define ADE9000_REG_APHCAL4		0x000A
#define ADE9000_REG_AVGAIN		0x000B
#define ADE9000_REG_AIRMSOS		0x000C
#define ADE9000_REG_AVRMSOS		0x000D
#define ADE9000_REG_APGAIN		0x000E
#define ADE9000_REG_AWATTOS		0x000F
#define ADE9000_REG_AVAROS		0x0010
#define ADE9000_REG_AFWATTOS		0x0011
#define ADE9000_REG_AFVAROS		0x0012
#define ADE9000_REG_AIFRMSOS		0x0013
#define ADE9000_REG_AVFRMSOS		0x0014
#define ADE9000_REG_AVRMSONEOS		0x0015
#define ADE9000_REG_AIRMSONEOS		0x0016
#define ADE9000_REG_AVRMS1012OS		0x0017
#define ADE9000_REG_AIRMS1012OS 	0x0018
#define ADE9000_REG_BIGAIN		0x0020
#define ADE9000_REG_BIGAIN0		0x0021
#define ADE9000_REG_BIGAIN1		0x0022
#define ADE9000_REG_BIGAIN2		0x0023
#define ADE9000_REG_BIGAIN3		0x0024
#define ADE9000_REG_BIGAIN4		0x0025
#define ADE9000_REG_BPHCAL0 		0x0026
#define ADE9000_REG_BPHCAL1		0x0027
#define ADE9000_REG_BPHCAL2 		0x0028
#define ADE9000_REG_BPHCAL3		0x0029
#define ADE9000_REG_BPHCAL4		0x002A
#define ADE9000_REG_BVGAIN		0x002B
#define ADE9000_REG_BIRMSOS		0x002C
#define ADE9000_REG_BVRMSOS		0x002D
#define ADE9000_REG_BPGAIN		0x002E
#define ADE9000_REG_BWATTOS		0x002F
#define ADE9000_REG_BVAROS		0x0030
#define ADE9000_REG_BFWATTOS		0x0031
#define ADE9000_REG_BFVAROS		0x0032
#define ADE9000_REG_BIFRMSOS		0x0033
#define ADE9000_REG_BVFRMSOS		0x0034
#define ADE9000_REG_BVRMSONEOS		0x0035
#define ADE9000_REG_BIRMSONEOS		0x0036
#define ADE9000_REG_BVRMS1012OS		0x0037
#define ADE9000_REG_BIRMS1012OS		0x0038
#define ADE9000_REG_CIGAIN		0x0040
#define ADE9000_REG_CIGAIN0		0x0041
#define ADE9000_REG_CIGAIN1		0x0042
#define ADE9000_REG_CIGAIN2		0x0043
#define ADE9000_REG_CIGAIN3		0x0044
#define ADE9000_REG_CIGAIN4		0x0045
#define ADE9000_REG_CPHCAL0		0x0046
#define ADE9000_REG_CPHCAL1		0x0047
#define ADE9000_REG_CPHCAL2		0x0048
#define ADE9000_REG_CPHCAL3		0x0049
#define ADE9000_REG_CPHCAL4		0x004A
#define ADE9000_REG_CVGAIN		0x004B
#define ADE9000_REG_CIRMSOS		0x004C
#define ADE9000_REG_CVRMSOS		0x004D
#define ADE9000_REG_CPGAIN		0x004E
#define ADE9000_REG_CWATTOS		0x004F
#define ADE9000_REG_CVAROS		0x0050
#define ADE9000_REG_CFWATTOS		0x0051
#define ADE9000_REG_CFVAROS		0x0052
#define ADE9000_REG_CIFRMSOS		0x0053
#define ADE9000_REG_CVFRMSOS		0x0054
#define ADE9000_REG_CVRMSONEOS		0x0055
#define ADE9000_REG_CIRMSONEOS		0x0056
#define ADE9000_REG_CVRMS1012OS		0x0057
#define ADE9000_REG_CIRMS1012OS 	0x0058
#define ADE9000_REG_CONFIG0		0x0060
#define ADE9000_REG_MTTHR_L0		0x0061
#define ADE9000_REG_MTTHR_L1 		0x0062
#define ADE9000_REG_MTTHR_L2 		0x0063
#define ADE9000_REG_MTTHR_L3		0x0064
#define ADE9000_REG_MTTHR_L4		0x0065
#define ADE9000_REG_MTTHR_H0		0x0066
#define ADE9000_REG_MTTHR_H1 		0x0067
#define ADE9000_REG_MTTHR_H2 		0x0068
#define ADE9000_REG_MTTHR_H3		0x0069
#define ADE9000_REG_MTTHR_H4		0x006A
#define ADE9000_REG_NIRMSOS		0x006B
#define ADE9000_REG_ISUMRMSOS		0x006C
#define ADE9000_REG_NIGAIN		0x006D
#define ADE9000_REG_NPHCAL		0x006E
#define ADE9000_REG_NIRMSONEOS		0x006F
#define ADE9000_REG_NIRMS1012OS		0x0070
#define ADE9000_REG_VNOM		0x0071
#define ADE9000_REG_DICOEFF     	0x0072
#define ADE9000_REG_ISUMLVL		0x0073
#define ADE9000_REG_AI_PCF		0x020A
#define ADE9000_REG_AV_PCF		0x020B
#define ADE9000_REG_AIRMS		0x020C
#define ADE9000_REG_AVRMS		0x020D
#define ADE9000_REG_AIFRMS		0x020E
#define ADE9000_REG_AVFRMS		0x020F
#define ADE9000_REG_AWATT		0x0210
#define ADE9000_REG_AVAR		0x0211
#define ADE9000_REG_AVA			0x0212
#define ADE9000_REG_AFWATT		0x0213
#define ADE9000_REG_AFVAR		0x0214
#define ADE9000_REG_AFVA		0x0215
#define ADE9000_REG_APF			0x0216
#define ADE9000_REG_AVTHD       	0x0217
#define ADE9000_REG_AITHD       	0x0218
#define ADE9000_REG_AIRMSONE		0x0219
#define ADE9000_REG_AVRMSONE		0x021A
#define ADE9000_REG_AIRMS1012		0x021B
#define ADE9000_REG_AVRMS1012 		0x021C
#define ADE9000_REG_AMTREGION 		0x021D
#define ADE9000_REG_BI_PCF		0x022A
#define ADE9000_REG_BV_PCF		0x022B
#define ADE9000_REG_BIRMS		0x022C
#define ADE9000_REG_BVRMS		0x022D
#define ADE9000_REG_BIFRMS		0x022E
#define ADE9000_REG_BVFRMS		0x022F
#define ADE9000_REG_BWATT		0x0230
#define ADE9000_REG_BVAR		0x0231
#define ADE9000_REG_BVA			0x0232
#define ADE9000_REG_BFWATT		0x0233
#define ADE9000_REG_BFVAR		0x0234
#define ADE9000_REG_BFVA		0x0235
#define ADE9000_REG_BPF			0x0236
#define ADE9000_REG_BVTHD       	0x0237
#define ADE9000_REG_BITHD       	0x0238
#define ADE9000_REG_BIRMSONE		0x0239
#define ADE9000_REG_BVRMSONE		0x023A
#define ADE9000_REG_BIRMS1012		0x023B
#define ADE9000_REG_BVRMS1012		0x023C
#define ADE9000_REG_BMTREGION		0x023D
#define ADE9000_REG_CI_PCF		0x024A
#define ADE9000_REG_CV_PCF		0x024B
#define ADE9000_REG_CIRMS		0x024C
#define ADE9000_REG_CVRMS		0x024D
#define ADE9000_REG_CIFRMS		0x024E
#define ADE9000_REG_CVFRMS		0x024F
#define ADE9000_REG_CWATT		0x0250
#define ADE9000_REG_CVAR		0x0251
#define ADE9000_REG_CVA			0x0252
#define ADE9000_REG_CFWATT		0x0253
#define ADE9000_REG_CFVAR		0x0254
#define ADE9000_REG_CFVA		0x0255
#define ADE9000_REG_CPF			0x0256
#define ADE9000_REG_CVTHD       	0x0257
#define ADE9000_REG_CITHD       	0x0258
#define ADE9000_REG_CIRMSONE		0x0259
#define ADE9000_REG_CVRMSONE		0x025A
#define ADE9000_REG_CIRMS1012		0x025B
#define ADE9000_REG_CVRMS1012		0x025C
#define ADE9000_REG_CMTREGION		0x025D
#define ADE9000_REG_NI_PCF		0x0265
#define ADE9000_REG_NIRMS		0x0266
#define ADE9000_REG_NIRMSONE		0x0267
#define ADE9000_REG_NIRMS1012		0x0268
#define ADE9000_REG_ISUMRMS		0x0269
#define ADE9000_REG_VERSION2		0x026A
#define ADE9000_REG_AWATT_ACC		0x02E5
#define ADE9000_REG_AWATTHR_LO		0x02E6
#define ADE9000_REG_AWATTHR_HI		0x02E7
#define ADE9000_REG_AVAR_ACC		0x02EF
#define ADE9000_REG_AVARHR_LO		0x02F0
#define ADE9000_REG_AVARHR_HI		0x02F1
#define ADE9000_REG_AVA_ACC		0x02F9
#define ADE9000_REG_AVAHR_LO		0x02FA
#define ADE9000_REG_AVAHR_HI		0x02FB
#define ADE9000_REG_AFWATT_ACC		0x0303
#define ADE9000_REG_AFWATTHR_LO 	0x0304
#define ADE9000_REG_AFWATTHR_HI 	0x0305
#define ADE9000_REG_AFVAR_ACC	 	0x030D
#define ADE9000_REG_AFVARHR_LO 		0x030E
#define ADE9000_REG_AFVARHR_HI	 	0x030F
#define ADE9000_REG_AFVA_ACC	 	0x0317
#define ADE9000_REG_AFVAHR_LO	 	0x0318
#define ADE9000_REG_AFVAHR_HI	 	0x0319
#define ADE9000_REG_BWATT_ACC	 	0x0321
#define ADE9000_REG_BWATTHR_LO	 	0x0322
#define ADE9000_REG_BWATTHR_HI	 	0x0323
#define ADE9000_REG_BVAR_ACC	 	0x032B
#define ADE9000_REG_BVARHR_LO	 	0x032C
#define ADE9000_REG_BVARHR_HI	 	0x032D
#define ADE9000_REG_BVA_ACC	 	0x0335
#define ADE9000_REG_BVAHR_LO	 	0x0336
#define ADE9000_REG_BVAHR_HI	 	0x0337
#define ADE9000_REG_BFWATT_ACC	 	0x033F
#define ADE9000_REG_BFWATTHR_LO 	0x0340
#define ADE9000_REG_BFWATTHR_HI		0x0341
#define ADE9000_REG_BFVAR_ACC		0x0349
#define ADE9000_REG_BFVARHR_LO		0x034A
#define ADE9000_REG_BFVARHR_HI		0x034B
#define ADE9000_REG_BFVA_ACC		0x0353
#define ADE9000_REG_BFVAHR_LO		0x0354
#define ADE9000_REG_BFVAHR_HI		0x0355
#define ADE9000_REG_CWATT_ACC		0x035D
#define ADE9000_REG_CWATTHR_LO		0x035E
#define ADE9000_REG_CWATTHR_HI		0x035F
#define ADE9000_REG_CVAR_ACC		0x0367
#define ADE9000_REG_CVARHR_LO		0x0368
#define ADE9000_REG_CVARHR_HI		0x0369
#define ADE9000_REG_CVA_ACC		0x0371
#define ADE9000_REG_CVAHR_LO		0x0372
#define ADE9000_REG_CVAHR_HI		0x0373
#define ADE9000_REG_CFWATT_ACC 		0x037B
#define ADE9000_REG_CFWATTHR_LO		0x037C
#define ADE9000_REG_CFWATTHR_HI		0x037D
#define ADE9000_REG_CFVAR_ACC		0x0385
#define ADE9000_REG_CFVARHR_LO		0x0386
#define ADE9000_REG_CFVARHR_HI		0x0387
#define ADE9000_REG_CFVA_ACC 		0x038F
#define ADE9000_REG_CFVAHR_LO		0x0390
#define ADE9000_REG_CFVAHR_HI		0x0391
#define ADE9000_REG_PWATT_ACC		0x0397
#define ADE9000_REG_NWATT_ACC		0x039B
#define ADE9000_REG_PVAR_ACC		0x039F
#define ADE9000_REG_NVAR_ACC		0x03A3
#define ADE9000_REG_IPEAK		0x0400
#define ADE9000_REG_VPEAK		0x0401
#define ADE9000_REG_STATUS0		0x0402
#define ADE9000_REG_STATUS1		0x0403
#define ADE9000_REG_EVENT_STATUS	0x0404
#define ADE9000_REG_MASK0		0x0405
#define ADE9000_REG_MASK1		0x0406
#define ADE9000_REG_EVENT_MASK		0x0407
#define ADE9000_REG_OILVL 		0x0409
#define ADE9000_REG_OIA			0x040A
#define ADE9000_REG_OIB			0x040B
#define ADE9000_REG_OIC 		0x040C
#define ADE9000_REG_OIN			0x040D
#define ADE9000_REG_USER_PERIOD		0x040E
#define ADE9000_REG_VLEVEL 		0x040F
#define ADE9000_REG_DIP_LVL     	0x410
#define ADE9000_REG_DIPA        	0x411
#define ADE9000_REG_DIPB        	0x412
#define ADE9000_REG_DIPC        	0x413
#define ADE9000_REG_SWELL_LVL   	0x414
#define ADE9000_REG_SWELLA      	0x415
#define ADE9000_REG_SWELLB     		0x416
#define ADE9000_REG_SWELLC      	0x417
#define ADE9000_REG_APERIOD		0x0418
#define ADE9000_REG_BPERIOD		0x0419
#define ADE9000_REG_CPERIOD		0x041A
#define ADE9000_REG_COM_PERIOD		0x041B
#define ADE9000_REG_ACT_NL_LVL		0x041C
#define ADE9000_REG_REACT_NL_LVL	0x041D
#define ADE9000_REG_APP_NL_LVL		0x041E
#define ADE9000_REG_PHNOLOAD		0x041F
#define ADE9000_REG_WTHR		0x0420
#define ADE9000_REG_VARTHR		0x0421
#define ADE9000_REG_VATHR		0x0422
#define ADE9000_REG_LAST_DATA_32	0x0423
#define ADE9000_REG_ADC_REDIRECT	0x0424
#define ADE9000_REG_CF_LCFG		0x0425
#define ADE9000_REG_PART_ID		0x0472
#define ADE9000_REG_TEMP_TRIM		0x0474
#define ADE9000_REG_RUN 		0x0480
#define ADE9000_REG_CONFIG1		0x0481
#define ADE9000_REG_ANGL_VA_VB		0x0482
#define ADE9000_REG_ANGL_VB_VC		0x0483
#define ADE9000_REG_ANGL_VA_VC		0x0484
#define ADE9000_REG_ANGL_VB_IA		0x0485
#define ADE9000_REG_ANGL_VB_IB		0x0486
#define ADE9000_REG_ANGL_VC_IC		0x0487
#define ADE9000_REG_ANGL_IA_IB		0x0488
#define ADE9000_REG_ANGL_IB_IC		0x0489
#define ADE9000_REG_ANGL_IA_IC		0x048A
#define ADE9000_REG_DIP_CYC         	0x048B
#define ADE9000_REG_SWELL_CYC       	0x048C
#define ADE9000_REG_OISTATUS		0x048F
#define ADE9000_REG_CFMODE		0x0490
#define ADE9000_REG_COMPMODE		0x0491
#define ADE9000_REG_ACCMODE		0x0492
#define ADE9000_REG_CONFIG3		0x0493
#define ADE9000_REG_CF1DEN		0x0494
#define ADE9000_REG_CF2DEN		0x0495
#define ADE9000_REG_CF3DEN		0x0496
#define ADE9000_REG_CF4DEN		0x0497
#define ADE9000_REG_ZXTOUT		0x0498
#define ADE9000_REG_ZXTHRSH		0x0499
#define ADE9000_REG_ZX_LP_SEL		0x049A
#define ADE9000_REG_SEQ_CYC		0x049C
#define ADE9000_REG_PHSIGN		0x049D
#define ADE9000_REG_WFB_CFG		0x04A0
#define ADE9000_REG_WFB_PG_IRQEN	0x04A1
#define ADE9000_REG_WFB_TRG_CFG		0x04A2
#define ADE9000_REG_WFB_TRG_STAT	0x04A3
#define ADE9000_REG_CONFIG5		0x04A4
#define ADE9000_REG_CRC_RSLT		0x04A8
#define ADE9000_REG_CRC_SPI		0x04A9
#define ADE9000_REG_LAST_DATA_16	0x04AC
#define ADE9000_REG_LAST_CMD		0x04AE
#define ADE9000_REG_CONFIG2		0x04AF
#define ADE9000_REG_EP_CFG		0x04B0
#define ADE9000_REG_PWR_TIME		0x04B1
#define ADE9000_REG_EGY_TIME		0x04B2
#define ADE9000_REG_CRC_FORCE		0x04B4
#define ADE9000_REG_CRC_OPTEN		0x04B5
#define ADE9000_REG_TEMP_CFG		0x04B6
#define ADE9000_REG_TEMP_RSLT		0x04B7
#define ADE9000_REG_PGA_GAIN		0x04B9
#define ADE9000_REG_CHNL_DIS		0x04BA
#define ADE9000_REG_WR_LOCK 		0x04BF
#define ADE9000_REG_VAR_DIS		0x04E0
#define ADE9000_REG_RESERVED1		0x04F0
#define ADE9000_REG_VERSION 		0x04FE
#define ADE9000_REG_AI_SINC_DAT		0x0500
#define ADE9000_REG_AV_SINC_DAT		0x0501
#define ADE9000_REG_BI_SINC_DAT 	0x0502
#define ADE9000_REG_BV_SINC_DAT 	0x0503
#define ADE9000_REG_CI_SINC_DAT 	0x0504
#define ADE9000_REG_CV_SINC_DAT 	0x0505
#define ADE9000_REG_NI_SINC_DAT 	0x0506
#define ADE9000_REG_AI_LPF_DAT	 	0x0510
#define ADE9000_REG_AV_LPF_DAT	 	0x0511
#define ADE9000_REG_BI_LPF_DAT	 	0x0512
#define ADE9000_REG_BV_LPF_DAT	 	0x0513
#define ADE9000_REG_CI_LPF_DAT	 	0x0514
#define ADE9000_REG_CV_LPF_DAT	 	0x0515
#define ADE9000_REG_NI_LPF_DAT	 	0x0516
#define ADE9000_REG_AV_PCF_1	 	0x0600
#define ADE9000_REG_BV_PCF_1	 	0x0601
#define ADE9000_REG_CV_PCF_1	 	0x0602
#define ADE9000_REG_NI_PCF_1	 	0x0603
#define ADE9000_REG_AI_PCF_1	 	0x0604
#define ADE9000_REG_BI_PCF_1	 	0x0605
#define ADE9000_REG_CI_PCF_1	 	0x0606
#define ADE9000_REG_AIRMS_1	 	0x0607
#define ADE9000_REG_BIRMS_1	 	0x0608
#define ADE9000_REG_CIRMS_1	 	0x0609
#define ADE9000_REG_AVRMS_1	 	0x060A
#define ADE9000_REG_BVRMS_1	 	0x060B
#define ADE9000_REG_CVRMS_1	 	0x060C
#define ADE9000_REG_NIRMS_1	 	0x060D
#define ADE9000_REG_AWATT_1	 	0x060E
#define ADE9000_REG_BWATT_1	 	0x060F
#define ADE9000_REG_CWATT_1	 	0x0610
#define ADE9000_REG_AVA_1	 	0x0611
#define ADE9000_REG_BVA_1	 	0x0612
#define ADE9000_REG_CVA_1	 	0x0613
#define ADE9000_REG_AVAR_1	 	0x0614
#define ADE9000_REG_BVAR_1	 	0x0615
#define ADE9000_REG_CVAR_1	 	0x0616
#define ADE9000_REG_AFVAR_1	 	0x0617
#define ADE9000_REG_BFVAR_1	 	0x0618
#define ADE9000_REG_CFVAR_1	 	0x0619
#define ADE9000_REG_APF_1	 	0x061A
#define ADE9000_REG_BPF_1	 	0x061B
#define ADE9000_REG_CPF_1	 	0x061C
#define ADE9000_REG_AVTHD_1     	0x061D
#define ADE9000_REG_BVTHD_1     	0x061E
#define ADE9000_REG_CVTHD_1     	0x061F
#define ADE9000_REG_AITHD_1     	0x0620
#define ADE9000_REG_BITHD_1     	0x0621
#define ADE9000_REG_CITHD_1     	0x0622
#define ADE9000_REG_AFWATT_1		0x0623
#define ADE9000_REG_BFWATT_1		0x0624
#define ADE9000_REG_CFWATT_1		0x0625
#define ADE9000_REG_AFVA_1	 	0x0626
#define ADE9000_REG_BFVA_1	 	0x0627
#define ADE9000_REG_CFVA_1	 	0x0628
#define ADE9000_REG_AFIRMS_1	 	0x0629
#define ADE9000_REG_BFIRMS_1	 	0x062A
#define ADE9000_REG_CFIRMS_1	 	0x062B
#define ADE9000_REG_AFVRMS_1	 	0x062C
#define ADE9000_REG_BFVRMS_1	 	0x062D
#define ADE9000_REG_CFVRMS_1	 	0x062E
#define ADE9000_REG_AIRMSONE_1	 	0x062F
#define ADE9000_REG_BIRMSONE_1	 	0x0630
#define ADE9000_REG_CIRMSONE_1	 	0x0631
#define ADE9000_REG_AVRMSONE_1	 	0x0622
#define ADE9000_REG_BVRMSONE_1	 	0x0633
#define ADE9000_REG_CVRMSONE_1	 	0x0634
#define ADE9000_REG_NIRSONE_1	 	0x0635
#define ADE9000_REG_AIRMS1012_1	 	0x0636
#define ADE9000_REG_BIRMS1012_1	 	0x0637
#define ADE9000_REG_CIRMS1012_1	 	0x0638
#define ADE9000_REG_AVRMS1012_1	 	0x0639
#define ADE9000_REG_BVRMS1012_1	 	0x063A
#define ADE9000_REG_CVRMS1012_1	 	0x063B
#define ADE9000_REG_NIRMS1012_1	 	0x063C
#define ADE9000_REG_AV_PCF_2	 	0x0680
#define ADE9000_REG_AI_PCF_2	 	0x0681
#define ADE9000_REG_AIRMS_2	 	0x0682
#define ADE9000_REG_AVRMS_2	 	0x0683
#define ADE9000_REG_AWATT_2	 	0x0684
#define ADE9000_REG_AVA_2	 	0x0685
#define ADE9000_REG_AVAR_2 	 	0x0686
#define ADE9000_REG_AFVAR_2 	 	0x0687
#define ADE9000_REG_APF_2 	 	0x0688
#define ADE9000_REG_AVTHD_2     	0x0689
#define ADE9000_REG_AITHD_2     	0x068A
#define ADE9000_REG_AFWATT_2 	 	0x068B
#define ADE9000_REG_AFVA_2 	 	0x068C
#define ADE9000_REG_AFIRMS_2 	 	0x068D
#define ADE9000_REG_AFVRMS_2 	 	0x068E
#define ADE9000_REG_AIRMSONE_2 	 	0x068F
#define ADE9000_REG_AVRMSONE_2 	 	0x0690
#define ADE9000_REG_AIRMS1012_2	 	0x0691
#define ADE9000_REG_AVRMS1012_2	 	0x0692
#define ADE9000_REG_BV_PCF_2	 	0x0693
#define ADE9000_REG_BI_PCF_2	 	0x0694
#define ADE9000_REG_BIRMS_2	 	0x0695
#define ADE9000_REG_BVRMS_2	 	0x0696
#define ADE9000_REG_BWATT_2 	 	0x0697
#define ADE9000_REG_BVA_2 	 	0x0698
#define ADE9000_REG_BVAR_2 	 	0x0699
#define ADE9000_REG_BFVAR_2 	 	0x069A
#define ADE9000_REG_BPF_2 	 	0x069B
#define ADE9000_REG_BVTHD_2     	0x069C
#define ADE9000_REG_BITHD_2     	0x069D
#define ADE9000_REG_BFWATT_2  	 	0x069E
#define ADE9000_REG_BFVA_2  	 	0x069F
#define ADE9000_REG_BFIRMS_2  	 	0x06A0
#define ADE9000_REG_BFVRMS_2		0x06A1
#define ADE9000_REG_BIRMSONE_2 	 	0x06A2
#define ADE9000_REG_BVRMSONE_2	 	0x06A3
#define ADE9000_REG_BIRMS1012_2	 	0x06A4
#define ADE9000_REG_BVRMS1012_2 	0x06A5
#define ADE9000_REG_CV_PCF_2  	 	0x06A6
#define ADE9000_REG_CI_PCF_2  	 	0x06A7
#define ADE9000_REG_CIRMS_2  	 	0x06A8
#define ADE9000_REG_CVRMS_2  	 	0x06A9
#define ADE9000_REG_CWATT_2  	 	0x06AA
#define ADE9000_REG_CVA_2  	 	0x06AB
#define ADE9000_REG_CVAR_2  	 	0x06AC
#define ADE9000_REG_CFVAR_2  	 	0x06AD
#define ADE9000_REG_CPF_2  	 	0x06AE
#define ADE9000_REG_CVTHD_2     	0x06AF
#define ADE9000_REG_CITHD_2     	0x06B0
#define ADE9000_REG_CFWATT_2  	 	0x06B1
#define ADE9000_REG_CFVA_2		0x06B2
#define ADE9000_REG_CFIRMS_2	 	0x06B3
#define ADE9000_REG_CFVRMS_2	 	0x06B4
#define ADE9000_REG_CIRMSONE_2	 	0x06B5
#define ADE9000_REG_CVRMSONE_2	 	0x06B6
#define ADE9000_REG_CIRMS1012_2	 	0x06B7
#define ADE9000_REG_CVRMS1012_2	 	0x06B8
#define ADE9000_REG_NI_PCF_2	 	0x06B9
#define ADE9000_REG_NIRMS_2 	 	0x06BA
#define ADE9000_REG_NIRMSONE_2 	 	0x06BB
#define ADE9000_REG_NIRMS1012_2	 	0x06BC

/* ADE9000_REG_CONFIG0 Bit Definition */
#define ADE9000_DISRPLPF		NO_OS_BIT(13)
#define ADE9000_DISAPLPF		NO_OS_BIT(12)
#define ADE9000_ININTEN			NO_OS_BIT(11)
#define ADE9000_VNOMC_EN		NO_OS_BIT(10)
#define ADE9000_VNOMB_EN		NO_OS_BIT(9)
#define ADE9000_VNOMA_EN 		NO_OS_BIT(8)
#define ADE9000_RMS_SRC_SEL		NO_OS_BIT(7)
#define ADE9000_ZX_SRC_SEL 		NO_OS_BIT(6)
#define ADE9000_INTEN 			NO_OS_BIT(5)
#define ADE9000_MTEN 			NO_OS_BIT(4)
#define ADE9000_HPFDIS 			NO_OS_BIT(3)
#define ADE9000_ISUM_CFG		NO_OS_GENMASK(1, 0)

/* ADE9000_REG_AMTREGION Bit Definition */
#define ADE9000_AREGION			NO_OS_GENMASK(3, 0)

/* ADE9000_REG_BMTREGION Bit Definition */
#define ADE9000_BREGION			NO_OS_GENMASK(3, 0)

/* ADE9000_REG_CMTREGION Bit Definition */
#define ADE9000_CREGION			NO_OS_GENMASK(3, 0)

/* ADE9000_REG_IPEAK Bit Definition */
#define ADE9000_IPPHASE			NO_OS_GENMASK(26, 24)
#define ADE9000_IPEAKVAL		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_VPEAK Bit Definition */
#define ADE9000_VPPHASE			NO_OS_GENMASK(26, 24)
#define ADE9000_VPEAKVAL		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_STATUS0 Bit Definition */
#define ADE9000_STATUS0_TEMP_RDY	NO_OS_BIT(25)
#define ADE9000_STATUS0_MISMTCH		NO_OS_BIT(24)
#define ADE9000_STATUS0_COH_PAGE_RDY	NO_OS_BIT(23)
#define ADE9000_STATUS0_WFB_TRIG	NO_OS_BIT(22)
#define ADE9000_STATUS0_THD_PF_RDY	NO_OS_BIT(21)
#define ADE9000_STATUS0_RMS1012RDY	NO_OS_BIT(20)
#define ADE9000_STATUS0_RMSONERDY	NO_OS_BIT(19)
#define ADE9000_STATUS0_PWRRDY		NO_OS_BIT(18)
#define ADE9000_STATUS0_PAGE_FULL	NO_OS_BIT(17)
#define ADE9000_STATUS0_WFB_TRIG_IRQ	NO_OS_BIT(16)
#define ADE9000_STATUS0_DREADY		NO_OS_BIT(15)
#define ADE9000_STATUS0_CF4 		NO_OS_BIT(14)
#define ADE9000_STATUS0_CF3 		NO_OS_BIT(13)
#define ADE9000_STATUS0_CF2 		NO_OS_BIT(12)
#define ADE9000_STATUS0_CF1 		NO_OS_BIT(11)
#define ADE9000_STATUS0_REVPSUM4 	NO_OS_BIT(10)
#define ADE9000_STATUS0_REVPSUM3 	NO_OS_BIT(9)
#define ADE9000_STATUS0_REVPSUM2 	NO_OS_BIT(8)
#define ADE9000_STATUS0_REVPSUM1 	NO_OS_BIT(7)
#define ADE9000_STATUS0_REVRPC 		NO_OS_BIT(6)
#define ADE9000_STATUS0_REVRPB 		NO_OS_BIT(5)
#define ADE9000_STATUS0_REVRPA 		NO_OS_BIT(4)
#define ADE9000_STATUS0_REVAPC 		NO_OS_BIT(3)
#define ADE9000_STATUS0_REVAPB 		NO_OS_BIT(2)
#define ADE9000_STATUS0_REVAPA 		NO_OS_BIT(1)
#define ADE9000_STATUS0_EGYRDY		NO_OS_BIT(0)

/* ADE9000_REG_STATUS1 Bit Definition */
#define ADE9000_STATUS1_ERROR3		NO_OS_BIT(31)
#define ADE9000_STATUS1_ERROR2		NO_OS_BIT(30)
#define ADE9000_STATUS1_ERROR1		NO_OS_BIT(29)
#define ADE9000_STATUS1_ERROR0		NO_OS_BIT(28)
#define ADE9000_STATUS1_CRC_DONE	NO_OS_BIT(27)
#define ADE9000_STATUS1_CRC_CHG		NO_OS_BIT(26)
#define ADE9000_STATUS1_DIPC		NO_OS_BIT(25)
#define ADE9000_STATUS1_DIPB		NO_OS_BIT(24)
#define ADE9000_STATUS1_DIPA		NO_OS_BIT(23)
#define ADE9000_STATUS1_SWELLC		NO_OS_BIT(22)
#define ADE9000_STATUS1_SWELLB		NO_OS_BIT(21)
#define ADE9000_STATUS1_SWELLA		NO_OS_BIT(20)
#define ADE9000_STATUS1_SEQERR		NO_OS_BIT(18)
#define ADE9000_STATUS1_OI		NO_OS_BIT(17)
#define ADE9000_STATUS1_RSTDONE		NO_OS_BIT(16)
#define ADE9000_STATUS1_ZXIC		NO_OS_BIT(15)
#define ADE9000_STATUS1_ZXIB		NO_OS_BIT(14)
#define ADE9000_STATUS1_ZXIA		NO_OS_BIT(13)
#define ADE9000_STATUS1_ZXCOMB		NO_OS_BIT(12)
#define ADE9000_STATUS1_ZXVC		NO_OS_BIT(11)
#define ADE9000_STATUS1_ZXVB		NO_OS_BIT(10)
#define ADE9000_STATUS1_ZXVA		NO_OS_BIT(9)
#define ADE9000_STATUS1_ZXTOVC		NO_OS_BIT(8)
#define ADE9000_STATUS1_ZXTOVB		NO_OS_BIT(7)
#define ADE9000_STATUS1_ZXTOVA		NO_OS_BIT(6)
#define ADE9000_STATUS1_VAFNOLOAD	NO_OS_BIT(5)
#define ADE9000_STATUS1_RFNOLOAD	NO_OS_BIT(4)
#define ADE9000_STATUS1_AFNOLOAD	NO_OS_BIT(3)
#define ADE9000_STATUS1_VANLOAD		NO_OS_BIT(2)
#define ADE9000_STATUS1_RNLOAD		NO_OS_BIT(1)
#define ADE9000_STATUS1_ANLOAD		NO_OS_BIT(0)

/* ADE9000_REG_EVENT_STATUS Bit Definition */
#define ADE9000_EVENT_DREADY		NO_OS_BIT(16)
#define ADE9000_EVENT_VAFNOLOAD		NO_OS_BIT(15)
#define ADE9000_EVENT_RFNOLOAD 		NO_OS_BIT(14)
#define ADE9000_EVENT_AFNOLOAD		NO_OS_BIT(13)
#define ADE9000_EVENT_VANLOAD		NO_OS_BIT(12)
#define ADE9000_EVENT_RNLOAD		NO_OS_BIT(11)
#define ADE9000_EVENT_ANLOAD		NO_OS_BIT(10)
#define ADE9000_EVENT_REVPSUM4		NO_OS_BIT(9)
#define ADE9000_EVENT_REVPSUM3		NO_OS_BIT(8)
#define ADE9000_EVENT_REVPSUM2		NO_OS_BIT(7)
#define ADE9000_EVENT_REVPSUM1		NO_OS_BIT(6)
#define ADE9000_EVENT_SWELLC        	NO_OS_BIT(5)
#define ADE9000_EVENT_SWELLB       	NO_OS_BIT(4)
#define ADE9000_EVENT_SWELLA        	NO_OS_BIT(3)
#define ADE9000_EVENT_DIPC          	NO_OS_BIT(2)
#define ADE9000_EVENT_DIPB          	NO_OS_BIT(1)
#define ADE9000_EVENT_DIPA          	NO_OS_BIT(0)

/* ADE9000_REG_MASK0 Bit Definition */
#define ADE9000_MASK0_TEMP_RDY		NO_OS_BIT(25)
#define ADE9000_MASK0_MISMTCH		NO_OS_BIT(24)
#define ADE9000_MASK0_COH_WFB_FULL 	NO_OS_BIT(23)
#define ADE9000_MASK0_WFB_TRIG		NO_OS_BIT(22)
#define ADE9000_MASK0_THD_PF_RDY	NO_OS_BIT(21)
#define ADE9000_MASK0_RMS1012RDY	NO_OS_BIT(20)
#define ADE9000_MASK0_RMSONERDY		NO_OS_BIT(19)
#define ADE9000_MASK0_PWRRDY		NO_OS_BIT(18)
#define ADE9000_MASK0_PAGE_FULL		NO_OS_BIT(17)
#define ADE9000_MASK0_WFB_TRIG_IRQ	NO_OS_BIT(16)
#define ADE9000_MASK0_DREADY		NO_OS_BIT(15)
#define ADE9000_MASK0_CF4		NO_OS_BIT(14)
#define ADE9000_MASK0_CF3		NO_OS_BIT(13)
#define ADE9000_MASK0_CF2	 	NO_OS_BIT(12)
#define ADE9000_MASK0_CF1		NO_OS_BIT(11)
#define ADE9000_MASK0_REVPSUM4		NO_OS_BIT(10)
#define ADE9000_MASK0_REVPSUM3		NO_OS_BIT(9)
#define ADE9000_MASK0_REVPSUM2		NO_OS_BIT(8)
#define ADE9000_MASK0_REVPSUM1		NO_OS_BIT(7)
#define ADE9000_MASK0_REVRPC		NO_OS_BIT(6)
#define ADE9000_MASK0_REVRPB		NO_OS_BIT(5)
#define ADE9000_MASK0_REVRPA		NO_OS_BIT(4)
#define ADE9000_MASK0_REVAPC		NO_OS_BIT(3)
#define ADE9000_MASK0_REVAPB		NO_OS_BIT(2)
#define ADE9000_MASK0_REVAPA		NO_OS_BIT(1)
#define ADE9000_MASK0_EGYRDY		NO_OS_BIT(0)

/* ADE9000_REG_MASK1 Bit Definition */
#define ADE9000_MASK1_ERROR3		NO_OS_BIT(31)
#define ADE9000_MASK1_ERROR2		NO_OS_BIT(30)
#define ADE9000_MASK1_ERROR1		NO_OS_BIT(29)
#define ADE9000_MASK1_ERROR0		NO_OS_BIT(28)
#define ADE9000_MASK1_CRC_DONE		NO_OS_BIT(27)
#define ADE9000_MASK1_CRC_CHG		NO_OS_BIT(26)
#define ADE9000_MASK1_DIPC  		NO_OS_BIT(25)
#define ADE9000_MASK1_DIPB  		NO_OS_BIT(24)
#define ADE9000_MASK1_DIPA  		NO_OS_BIT(23)
#define ADE9000_MASK1_SWELLC  		NO_OS_BIT(22)
#define ADE9000_MASK1_SWELLB  		NO_OS_BIT(21)
#define ADE9000_MASK1_SWELLA  		NO_OS_BIT(20)
#define ADE9000_MASK1_SEQERR		NO_OS_BIT(18)
#define ADE9000_MASK1_OI		NO_OS_BIT(17)
#define ADE9000_MASK1_ZXIC		NO_OS_BIT(15)
#define ADE9000_MASK1_ZXIB		NO_OS_BIT(14)
#define ADE9000_MASK1_ZXIA		NO_OS_BIT(13)
#define ADE9000_MASK1_ZXCOMB		NO_OS_BIT(12)
#define ADE9000_MASK1_ZXVC		NO_OS_BIT(11)
#define ADE9000_MASK1_ZXVB 		NO_OS_BIT(10)
#define ADE9000_MASK1_ZXVA		NO_OS_BIT(9)
#define ADE9000_MASK1_ZXTOVC		NO_OS_BIT(8)
#define ADE9000_MASK1_ZXTOVB		NO_OS_BIT(7)
#define ADE9000_MASK1_ZXTOVA		NO_OS_BIT(6)
#define ADE9000_MASK1_VAFNOLOAD		NO_OS_BIT(5)
#define ADE9000_MASK1_RFNOLOAD		NO_OS_BIT(4)
#define ADE9000_MASK1_AFNOLOAD		NO_OS_BIT(3)
#define ADE9000_MASK1_VANLOAD		NO_OS_BIT(2)
#define ADE9000_MASK1_RNLOAD		NO_OS_BIT(1)
#define ADE9000_MASK1_ANLOAD		NO_OS_BIT(0)

/* ADE9000_REG_EVENT_MASK Bit Definition */
#define ADE9000_EVENT_READY_MSK		NO_OS_BIT(16)
#define ADE9000_EVENT_VAFNOLOAD_MSK	NO_OS_BIT(15)
#define ADE9000_EVENT_RFNOLOAD_MSK	NO_OS_BIT(14)
#define ADE9000_EVENT_AFNOLOAD_MSK	NO_OS_BIT(13)
#define ADE9000_EVENT_VANLOAD_MSK	NO_OS_BIT(12)
#define ADE9000_EVENT_RNLOAD_MSK	NO_OS_BIT(11)
#define ADE9000_EVENT_ANLOAD_MSK	NO_OS_BIT(10)
#define ADE9000_EVENT_REVPSUM4_MSK	NO_OS_BIT(9)
#define ADE9000_EVENT_REVPSUM3_MSK	NO_OS_BIT(8)
#define ADE9000_EVENT_REVPSUM2_MSK	NO_OS_BIT(7)
#define ADE9000_EVENT_REVPSUM1_MSK	NO_OS_BIT(6)
#define ADE9000_EVENT_SWELLCEN  	NO_OS_BIT(5)
#define ADE9000_EVENT_SWELLBEN  	NO_OS_BIT(4)
#define ADE9000_EVENT_SWELLAEN  	NO_OS_BIT(3)
#define ADE9000_EVENT_DIPCEN  	    	NO_OS_BIT(2)
#define ADE9000_EVENT_DIPBEN  	    	NO_OS_BIT(1)
#define ADE9000_EVENT_DIPAEN  	    	NO_OS_BIT(0)

/* ADE9000_REG_OILVL Bit Definition */
#define ADE9000_OILVL_VAL		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_OIA Bit Definition */
#define ADE9000_OI_VAL			NO_OS_GENMASK(23, 0)

/* ADE9000_REG_OIB Bit Definition */
#define ADE9000_OIB_VAL			NO_OS_GENMASK(23, 0)

/* ADE9000_REG_OIC Bit Definition */
#define ADE9000_OIC_VAL			NO_OS_GENMASK(23, 0)

/* ADE9000_REG_OIN Bit Definition */
#define ADE9000_OIN_VAL			NO_OS_GENMASK(23, 0)

/* ADE9000_REG_VLEVEL Bit Definition */
#define ADE9000_VLEVEL_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_DIP_LVL Bit Definition */
#define ADE9000_DIPLVL 		    	NO_OS_GENMASK(23, 0)

/* ADE9000_REG_DIPA Bit Definition */
#define ADE9000_DIPA_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_DIPB Bit Definition */
#define ADE9000_DIPB_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_DIPC Bit Definition */
#define ADE9000_DIPC_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_SWELL_LVL Bit Definition */
#define ADE9000_SWELLLVL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_SWELLA Bit Definition */
#define ADE9000_SWELLA_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_SWELLB Bit Definition */
#define ADE9000_SWELLB_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_SWELLC Bit Definition */
#define ADE9000_SWELLC_VAL 		NO_OS_GENMASK(23, 0)

/* ADE9000_REG_PHNOLOAD Bit Definition */
#define ADE9000_CFVANL			NO_OS_BIT(17)
#define ADE9000_CFVARNL			NO_OS_BIT(16)
#define ADE9000_CFWATTNL		NO_OS_BIT(15)
#define ADE9000_CVANL			NO_OS_BIT(14)
#define ADE9000_CVARNL			NO_OS_BIT(13)
#define ADE9000_CWATTNL			NO_OS_BIT(12)
#define ADE9000_BFVANL 			NO_OS_BIT(11)
#define ADE9000_BFVARNL			NO_OS_BIT(10)
#define ADE9000_BFWATTNL		NO_OS_BIT(9)
#define ADE9000_BVANL			NO_OS_BIT(8)
#define ADE9000_BVARNL			NO_OS_BIT(7)
#define ADE9000_BWATTNL			NO_OS_BIT(6)
#define ADE9000_AFVANL			NO_OS_BIT(5)
#define ADE9000_AFVARNL			NO_OS_BIT(4)
#define ADE9000_AFWATTNL 		NO_OS_BIT(3)
#define ADE9000_AVANL			NO_OS_BIT(2)
#define ADE9000_AVARNL			NO_OS_BIT(1)
#define ADE9000_AWATTNL			NO_OS_BIT(0)

/* ADE9000_REG_ADC_REDIRECT Bit Definition */
#define ADE9000_VC_DIN	 		NO_OS_GENMASK(20, 18)
#define ADE9000_VB_DIN	 		NO_OS_GENMASK(17, 15)
#define ADE9000_VA_DIN	 		NO_OS_GENMASK(14, 12)
#define ADE9000_IN_DIN	 		NO_OS_GENMASK(11, 9)
#define ADE9000_IC_DIN	 		NO_OS_GENMASK(8, 6)
#define ADE9000_IB_DIN	 		NO_OS_GENMASK(5, 3)
#define ADE9000_IA_DIN	 		NO_OS_GENMASK(2, 0)

/* ADE9000_REG_CF_LCFG Bit Definition */
#define ADE9000_CF4_LT			NO_OS_BIT(22)
#define ADE9000_CF3_LT			NO_OS_BIT(21)
#define ADE9000_CF2_LT			NO_OS_BIT(20)
#define ADE9000_CF1_LT			NO_OS_BIT(19)
#define ADE9000_CF_LTMR			NO_OS_GENMASK(18, 0)

/* ADE9000_REG_PART_ID Bit Definition */
#define ADE9000_ADE9000_ID		NO_OS_BIT(20)

/* ADE9000_REG_TEMP_TRIM Bit Definition */
#define ADE9000_TEMP_OFFSET 		NO_OS_GENMASK(31, 16)
#define ADE9000_TEMP_GAIN 		NO_OS_GENMASK(15, 0)

/* ADE9000_REG_CONFIG1 Bit Definition */
#define ADE9000_EXT_REF			NO_OS_BIT(15)
#define ADE9000_IRQ0_ON_IRQ1		NO_OS_BIT(12)
#define ADE9000_BURST_EN		NO_OS_BIT(11)
#define ADE9000_DIP_SWELL_IRQ_MODE  	NO_OS_BIT(10)
#define ADE9000_PWR_SETTLE		NO_OS_GENMASK(9, 8)
#define ADE9000_CF_ACC_CLR		NO_OS_BIT(5)
#define ADE9000_CF4_CFG			NO_OS_GENMASK(3, 2)
#define ADE9000_CF3_CFG			NO_OS_BIT(1)
#define ADE9000_SWRST			NO_OS_BIT(0)

/* ADE9000_REG_OISTATUS Bit Definition */
#define ADE9000_OIPHASE			NO_OS_GENMASK(3, 0)

/* ADE9000_REG_CFMODE Bit Definition */
#define ADE9000_CF4DIS			NO_OS_BIT(15)
#define ADE9000_CF3DIS			NO_OS_BIT(14)
#define ADE9000_CF2DIS			NO_OS_BIT(13)
#define ADE9000_CF1DIS			NO_OS_BIT(12)
#define ADE9000_CF4SEL			NO_OS_GENMASK(11, 9)
#define ADE9000_CF3SEL			NO_OS_GENMASK(8, 6)
#define ADE9000_CF2SEL			NO_OS_GENMASK(5, 3)
#define ADE9000_CF1SEL 			NO_OS_GENMASK(2, 0)

/* ADE9000_REG_COMPMODE Bit Definition */
#define ADE9000_TERMSEL4		NO_OS_GENMASK(11, 9)
#define ADE9000_TERMSEL3		NO_OS_GENMASK(8, 6)
#define ADE9000_TERMSEL2		NO_OS_GENMASK(5, 3)
#define ADE9000_TERMSEL1 		NO_OS_GENMASK(2, 0)

/* ADE9000_REG_ACCMODE Bit Definition */
#define ADE9000_SELFREQ			NO_OS_BIT(8)
#define ADE9000_ICONSEL			NO_OS_BIT(7)
#define ADE9000_VCONSEL			NO_OS_GENMASK(6, 4)
#define ADE9000_VARACC	 		NO_OS_GENMASK(3, 2)
#define ADE9000_WATTACC			NO_OS_GENMASK(1, 0)

/* ADE9000_REG_CONFIG3 Bit Definition */
#define ADE9000_OC_EN			NO_OS_GENMASK(15, 12)
#define ADE9000_PEAKSEL	 		NO_OS_GENMASK(4, 2)

/* ADE9000_REG_ZX_LP_SEL Bit Definition */
#define ADE9000_LP_SEL			NO_OS_GENMASK(4, 3)
#define ADE9000_ZX_SEL	 		NO_OS_GENMASK(2, 1)

/* ADE9000_REG_PHSIGN Bit Definition */
#define ADE9000_SUM4SIGN		NO_OS_BIT(9)
#define ADE9000_SUM3SIGN		NO_OS_BIT(8)
#define ADE9000_SUM2SIGN		NO_OS_BIT(7)
#define ADE9000_SUM1SIGN		NO_OS_BIT(6)
#define ADE9000_CVARSIGN		NO_OS_BIT(5)
#define ADE9000_CWSIGN			NO_OS_BIT(4)
#define ADE9000_BVARSIGN 		NO_OS_BIT(3)
#define ADE9000_BWSIGN			NO_OS_BIT(2)
#define ADE9000_AVARSIGN		NO_OS_BIT(1)
#define ADE9000_AWSIGN			NO_OS_BIT(0)

/* ADE9000_REG_WFB_CFG Bit Definition */
#define ADE9000_WF_IN_EN		NO_OS_BIT(12)
#define ADE9000_WF_SRC			NO_OS_GENMASK(9, 8)
#define ADE9000_WF_MODE			NO_OS_BIT(7, 6)
#define ADE9000_WF_CAP_SEL		NO_OS_BIT(5)
#define ADE9000_WF_CAP_EN		NO_OS_BIT(4)
#define ADE9000_BURST_CHAN		NO_OS_GENMASK(3, 0)

/* ADE9000_WFB_TRG_CFG Bit Definition */
#define ADE9000_TRIG_FORCE		NO_OS_BIT(10)
#define ADE9000_ZXCOMB			NO_OS_BIT(9)
#define ADE9000_ZXVC			NO_OS_BIT(8)
#define ADE9000_ZXVB 			NO_OS_BIT(7)
#define ADE9000_ZXVA			NO_OS_BIT(6)
#define ADE9000_ZXIC			NO_OS_BIT(5)
#define ADE9000_ZXIB			NO_OS_BIT(4)
#define ADE9000_ZXIA			NO_OS_BIT(3)
#define ADE9000_OI			NO_OS_BIT(2)
#define ADE9000_SWELL			NO_OS_BIT(1)
#define ADE9000_DIP			NO_OS_BIT(0)

/* ADE9000_WFB_TRG_STAT Bit Definition */
#define ADE9000_WFB_LAST_PAGE		NO_OS_GENMASK(15, 12)
#define ADE9000_WFB_TRIG_ADDR		NO_OS_GENMASK(10, 0)

/* ADE9000_CONFIG2 Bit Definition */
#define ADE9000_UPERIOD_SEL		NO_OS_BIT(12)
#define ADE9000_HPF_CRN			NO_OS_GENMASK(11, 9)

/* ADE9000_EP_CFG Bit Definition */
#define ADE9000_NOLOAD_TMR		NO_OS_GENMASK(15, 13)
#define ADE9000_PWR_SIGN_SEL_1		NO_OS_BIT(7)
#define ADE9000_PWR_SIGN_SEL_0		NO_OS_BIT(6)
#define ADE9000_RD_RST_EN		NO_OS_BIT(5)
#define ADE9000_EGY_LD_ACCUM		NO_OS_BIT(4)
#define ADE9000_EGY_TMR_MODE		NO_OS_BIT(1)
#define ADE9000_EGY_PWR_EN		NO_OS_BIT(0)

/* ADE9000_CRC_FORCE Bit Definition */
#define ADE9000_FORCE_CRC_UPDATE	NO_OS_BIT(0)

/* ADE9000_CRC_OPTEN Bit Definition */
#define ADE9000_CRC_WFB_TRG_CFG_EN	NO_OS_BIT(15)
#define ADE9000_CRC_WFB_PG_IRQEN	NO_OS_BIT(14)
#define ADE9000_CRC_WFB_CFG_EN		NO_OS_BIT(13)
#define ADE9000_CRC_SEQ_CYC_EN		NO_OS_BIT(12)
#define ADE9000_CRC_ZXLPSEL_EN		NO_OS_BIT(11)
#define ADE9000_CRC_ZXTOUT_EN		NO_OS_BIT(10)
#define ADE9000_CRC_APP_NL_LVL_EN	NO_OS_BIT(9)
#define ADE9000_CRC_REACT_NL_LVL_EN	NO_OS_BIT(8)
#define ADE9000_CRC_ACT_NL_LVL_EN	NO_OS_BIT(7)
#define ADE9000_CRC_SWELL_CYC_EN	NO_OS_BIT(6)
#define ADE9000_CRC_SWELL_LVL_EN	NO_OS_BIT(5)
#define ADE9000_CRC_DIP_CYC_EN	    	NO_OS_BIT(4)
#define ADE9000_CRC_DIP_LVL_EN	    	NO_OS_BIT(3)
#define ADE9000_CRC_EVENT_MASK_EN	NO_OS_BIT(2)
#define ADE9000_CRC_MASK1_EN		NO_OS_BIT(1)
#define ADE9000_CRC_MASK0_EN		NO_OS_BIT(0)

/* ADE9000_TEMP_CFG Bit Definition */
#define ADE9000_TEMP_START		NO_OS_BIT(3)
#define ADE9000_TEMP_EN			NO_OS_BIT(2)
#define ADE9000_TEMP_TIME		NO_OS_GENMASK(1, 0)

/* ADE9000_TEMP_RSLT Bit Definition */
#define ADE9000_TEMP_RESULT		NO_OS_GENMASK(11, 0)

/* ADE9000_PGA_GAIN Bit Definition */
#define ADE9000_VC_GAIN			NO_OS_GENMASK(13, 12)
#define ADE9000_VB_GAIN			NO_OS_GENMASK(11, 10)
#define ADE9000_VA_GAIN			NO_OS_GENMASK(9, 8)
#define ADE9000_IN_GAIN			NO_OS_GENMASK(7, 6)
#define ADE9000_IC_GAIN			NO_OS_GENMASK(5, 4)
#define ADE9000_IB_GAIN			NO_OS_GENMASK(3, 2)
#define ADE9000_IA_GAIN			NO_OS_GENMASK(1, 0)

/* ADE9000_CHNL_DIS Bit Definition */
#define ADE9000_VC_DISADC		NO_OS_BIT(6)
#define ADE9000_VB_DISADC		NO_OS_BIT(5)
#define ADE9000_VA_DISADC		NO_OS_BIT(4)
#define ADE9000_IN_DISADC		NO_OS_BIT(3)
#define ADE9000_IC_DISADC		NO_OS_BIT(2)
#define ADE9000_IB_DISADC		NO_OS_BIT(1)
#define ADE9000_IA_DISADC		NO_OS_BIT(0)

/* ADE9000_VAR_DIS Bit Definition */
#define ADE9000_VARDIS			NO_OS_BIT(0)

/* Miscellaneous Definitions */
#define ADE9000_CHIP_ID			0x63

/*Configuration registers*/
/*PGA@0x0000. Gain of all channels=1*/
#define ADE9000_PGA_GAIN 		0x0000
/*Integrator disabled*/
#define ADE9000_CONFIG0 		0x00000000
/*CF3/ZX pin outputs Zero crossing */
#define ADE9000_CONFIG1 		0x0002
/*Default High pass corner frequency of 1.25Hz*/
#define ADE9000_CONFIG2 		0x0C00
/*Peak and overcurrent detection disabled*/
#define ADE9000_CONFIG3 		0x0000
/*50Hz operation, 3P4W Wye configuration, signed accumulation*/
#define ADE9000_ACCMODE 		0x0000
/*Temperature sensor enabled*/
#define ADE9000_TEMP_CFG 		0x000C
/*Line period and zero crossing obtained from combined signals VA,VB and VC*/
#define ADE9000_ZX_LP_SEL 		0x001E
/*Enable EGYRDY interrupt*/
#define ADE9000_MASK0 			0x00000001
/*MASK1 interrupts disabled*/
#define ADE9000_MASK1 			0x00000000
/*Events disabled */
#define ADE9000_EVENT_MASK 		0x00000000
/*Assuming Vnom=1/2 of full scale.*/
/*Refer Technical reference manual for detailed calculations.*/
#define ADE9000_VLEVEL  		0x0022EA28
/* Set DICOEFF= 0xFFFFE000 when integrator is enabled*/
#define ADE9000_DICOEFF 		0x00000000
/*Constant Definitions***/
/*DSP ON*/
#define ADE9000_RUN_ON 			0x0001
/*Energy Accumulation Settings*/
/*Enable energy accumulation, accumulate samples at 8ksps*/
/*latch energy accumulation after EGYRDY*/
/*If accumulation is changed to half line cycle mode, change EGY_TIME*/
#define ADE9000_EP_CFG 			0x0011
/*Accumulate 8000 samples*/
#define ADE9000_EGY_TIME 		0x1F3F
/*Waveform buffer Settings*/
/*Neutral current samples enabled, Resampled data enabled*/
/*Burst all channels*/
#define ADE9000_WFB_CFG 		0x1000
/*size of buffer to read. 512 Max.Each element IA,VA...IN has max 512 points*/
/*[Size of waveform buffer/number of sample sets = 2048/4 = 512]*/
/*(Refer ADE9000 technical reference manual for more details)*/
#define WFB_ELEMENT_ARRAY_SIZE 		512
/*Full scale Codes (FS) referred from Datasheet.*/
/*Respective digital codes are produced when ADC inputs*/
/*are at full scale. Do not Change. */
#define ADE9000_RMS_FS_CODES  		52702092
#define ADE9000_WATT_FS_CODES 		20694066
#define ADE9000_RESAMPLED_FS_CODES  	18196
#define ADE9000_PCF_FS_CODES  		74532013
/* Assuming a transformer ratio of 3000:1 and 10 ohms burden resistance value */
#define ADE9000_BURDEN_RES              10
#define ADE9000_CURRENT_TR_RATIO        3000
#define ADE9000_CURRENT_TR_FCN          (ADE9000_CURRENT_TR_RATIO / ADE9000_BURDEN_RES)
/* Assuming a voltage divider with Rlow 1k and Rup 800k*/
#define ADE9000_UP_RES                	800000
#define ADE9000_DOWN_RES		1000
#define ADE9000_VOLTAGE_TR_FCN		((ADE9000_DOWN_RES + ADE9000_UP_RES) / ADE9000_DOWN_RES)

// 0.707V rms full scale * 1000 for mili units
#define ADE9000_FS_VOLTAGE           	707

/******************************************************************************/
/*************************** Types Declarations *******************************/
/******************************************************************************/

/**
 * @enum ade9000_isum_cfg_e
 * @brief ADE9000 isum calculation configuration.
 */
enum ade9000_isum_cfg_e {
	/* Approximated neutral current rms calculation */
	ADE9000_ISUM_APROX_N,
	/* Determine mismatch between neutral and
	phase currents).*/
	ADE9000_ISUM_DET_MISM_POS,
	/* determine mismatch between neutral and
	phase currents) */
	ADE9000_ISUM_DET_MISM_NEG,
	/* approximated neutral current rms calculation */
	ADE9000_ISUM_APROX_N_RMS
};

/**
 * @enum ade9000_aregion_sel_e
 * @brief ADE9000 These bits indicate which AIGAINx and APHCALx
    is currently being used.
 */
enum ade9000_aregion_sel_e {
	/* 0 */
	ADE9000_AIGAIN_APHCAL_0,
	/* 1 */
	ADE9000_AIGAIN_APHCAL_1,
	/* 2 */
	ADE9000_AIGAIN_APHCAL_2,
	/* 3 */
	ADE9000_AIGAIN_APHCAL_3,
	/* 4 */
	ADE9000_AIGAIN_APHCAL_4,
	/* function disabled */
	ADE9000_AIGAIN_APHCAL_DISABLE = 15
};

/**
 * @enum ade9000_bregion_sel_e
 * @brief ADE9000 These bits indicate which BIGAINx and BPHCALx
    is currently being used.
 */
enum ade9000_bregion_sel_e {
	/* 0 */
	ADE9000_BIGAIN_BPHCAL_0,
	/* 1 */
	ADE9000_BIGAIN_BPHCAL_1,
	/* 2 */
	ADE9000_BIGAIN_BPHCAL_2,
	/* 3 */
	ADE9000_BIGAIN_BPHCAL_3,
	/* 4 */
	ADE9000_BIGAIN_BPHCAL_4,
	/* function disabled */
	ADE9000_BIGAIN_BPHCAL_DISABLE = 15
};

/**
 * @enum ade9000_cregion_sel_e
 * @brief ADE9000 These bits indicate which CIGAINx and CPHCALx
    is currently being used.
 */
enum ade9000_cregion_sel_e {
	/* 0 */
	ADE9000_CIGAIN_CPHCAL_0,
	/* 1 */
	ADE9000_CIGAIN_CPHCAL_1,
	/* 2 */
	ADE9000_CIGAIN_CPHCAL_2,
	/* 3 */
	ADE9000_CIGAIN_CPHCAL_3,
	/* 4 */
	ADE9000_CIGAIN_CPHCAL_4,
	/* function disabled */
	ADE9000_CIGAIN_CPHCAL_DISABLE = 15
};

/**
 * @enum ade9000_cf4_pin_out_cfg_e
 * @brief ADE9000 These bits indicate which function
    to output on CF4 pin
 */
enum ade9000_cf4_pin_out_cfg_e {
	/* Digital to freq converter */
	ADE9000_CF4_D_F_CONV,
	/* Digital to freq converter */
	ADE9000_CF4_D_F_CONV2,
	/* Event */
	ADE9000_CF4_EVENT,
	/* Dready */
	ADE9000_CF4_DREADY,
};

/**
 * @enum ade9000_cf3_pin_out_cfg_e
 * @brief ADE9000 These bits indicate which function
    to output on CF3 pin
 */
enum ade9000_cf3_pin_out_cfg_e {
	/* Digital to freq converter */
	ADE9000_CF3_D_F_CONV,
	/* Zero corssing out selected by ZX_SEL bits */
	ADE9000_CF3_ZX,
};

/**
 * @enum ade9000_cf4_sel_e
 * @brief ADE9000 Type of energy output on the CF4 pin. Configure
    TERMSEL4 in the COMPMODE register to select
    which phases are included
 */
enum ade9000_cf4_sel_e {
	/* Total active power */
	ADE9000_CF4_SEL_ACTIV_P,
	/* Total reactive power */
	ADE9000_CF4_SEL_REACTIV_P,
	/* Total apparent power */
	ADE9000_CF4_SEL_APPARENT_P,
	/* Fundamental active power */
	ADE9000_CF4_SEL_FUN_ACTIVE_P,
	/* Fundamental reactive power */
	ADE9000_CF4_SEL_FUN_REACTIVE_P,
	/* Fundamental apparent power */
	ADE9000_CF4_SEL_FUN_APPARENT_P,
	/* Total active power */
	ADE9000_CF4_SEL_TOTAL_ACTIVE_P,
	/* Total active power2 */
	ADE9000_CF4_SEL_TOTAL_ACTIVE_P_2,
};

/**
 * @enum ade9000_freq_sel_e
 * @brief ADE9000 Freq value
 */
enum ade9000_freq_sel_e {
	/* 50 Hz */
	ADE9000_SELFREQ_50,
	/* 60 Hz */
	ADE9000_SELFREQ_60,
};

/**
 * @enum ade9000_vconsel_e
 * @brief ADE9000 3-wire and 4-wire hardware configuration selection
 */
enum ade9000_vconsel_e {
	/* 4 wire wye */
	ADE9000_4WIRE_WYE,
	/* 3-wire delta. VB' = VA − VC */
	ADE9000_3WIRE_DELTA,
	/* 4-wire wye, nonBlondel compliant. VB' = −VA − VC */
	ADE9000_4WIRE_WYE_VA_VC,
	/* 4-wire delta, nonBlondel compliant. VB' = −VA */
	ADE9000_4WIRE_WYE_VA,
	/* 3-wire delta. VA' = VA − VB; VB' = VA − VC; VC' = VC − VB*/
	ADE9000_3WIRE_DELTA_2
};

/**
 * @enum ade9000_var_acc_mode_e
 * @brief ADE9000 Total and fundamental reactive power accumulation
     mode for energy registers and CFx pulses.
 */
enum ade9000_var_acc_mode_e {
	/* signed acc mode */
	ADE9000_ACC_SIGNED,
	/* absolute value acc mode */
	ADE9000_ACC_ABSOLUTE,
	/* positive acc mode */
	ADE9000_ACC_POSITIVE,
	/* negative acc mode */
	ADE9000_ACC_NEGATIVE
};

/**
 * @enum ade9000_line_period_sel_e
 * @brief Selects line period measurement used for
    VRMS½ cycle, 10 cycle rms/12 cycle rms, and
    resampling.
 */
enum ade9000_line_period_sel_e {
	/* signed acc mode */
	ADE9000_APERIOD,
	/* absolute value acc mode */
	ADE9000_BPERIOD,
	/* positive acc mode */
	ADE9000_CPERIOD,
	/* negative acc mode */
	ADE9000_COM_PERIOD
};

/**
 * @enum ade9000_zx_select_e
 * @brief Selects the zero-crossing signal, which can be
    routed to the CF3/ZX output pin and used for
    line cycle energy accumulation
 */
enum ade9000_zx_select_e {
	/* Phase A voltage zero-crossing signal */
	ADE9000_ZXVA_SEL,
	/* Phase B voltage zero-crossing signal */
	ADE9000_ZXVB_SEL,
	/* Phase C voltage zero-crossing signal */
	ADE9000_ZXVC_SEL,
	/* Zero-crossing on combined signal from VA, VB, and VC */
	ADE9000_ZXCOMB_SEL
};

/**
 * @enum ade9000_wf_src_e
 * @brief Waveform buffer source and DREADY (data
    ready update rate) selection
 */
enum ade9000_wf_src_e {
	/* Sinc4 output at 32 kSPS */
	ADE9000_SRC_SINC4,
	/* Sinc4 + IIR LPF output at 8 kSPS */
	ADE9000_SRC_SINC4_IIR = 2,
	/* Current and voltage channel waveform samples,
	processed by the DSP (xI_PCF, xV_PCF) at 8 kSPS */
	ADE9000_SRC_DSP
};

/**
 * @enum ade9000_wf_mode_e
 * @brief Fixed data rate waveforms filling and trigger
    based modes.
 */
enum ade9000_wf_mode_e {
	/* Stop when waveform buffer is full */
	ADE9000_MODE_STOP_FULL,
	/* Continuous fill—stop only on enabled trigger
	events */
	ADE9000_MODE_TRIG_EN_EVENTS,
	/* Continuous filling—center capture around
	enabled trigger events. */
	ADE9000_MODE_CENTER_CAPTURE,
	/* Continuous fill—save event address of enabled
	trigger events */
	ADE9000_MODE_SAVE_EVENT_ADDR
};

/**
 * @enum ade9000_burst_ch_e
 * @brief Selects which data to read out of the waveform
    buffer through SPI
 */
enum ade9000_burst_ch_e {
	/* All channels */
	ADE9000_BURST_ALL_CH,
	/* IA and VA */
	ADE9000_BURST_IA_VA,
	/* IB and VB */
	ADE9000_BURST_IB_VB,
	/* IC and VC */
	ADE9000_BURST_IC_VC,
	/* IA */
	ADE9000_BURST_IA = 8,
	/* VA */
	ADE9000_BURST_VA,
	/* IB */
	ADE9000_BURST_IB,
	/* VB */
	ADE9000_BURST_VB,
	/* IC */
	ADE9000_BURST_IC,
	/* VC */
	ADE9000_BURST_VC,
	/* IN if WF_IN_EN = 1*/
	ADE9000_BURST_IN,
	/* Burst Disable read single addr */
	ADE9000_BURST_DISABLED
};

/**
 * @enum ade9000_hpf_freq_e
 * @brief High-pass filter corner (f3dB) enabled when the
    HPFDIS bit in the CONFIG0 register is equal to zero
 */
enum ade9000_hpf_freq_e {
	/* 77.39 Hz. */
	ADE9000_HPF_77_39,
	/* 39.275 Hz. */
	ADE9000_HPF_39_275,
	/* 19.79 Hz. */
	ADE9000_HPF_19_79,
	/* 9.935 Hz. */
	ADE9000_HPF_9_935,
	/* 4.98 Hz. */
	ADE9000_HPF_4_98,
	/* 2.495 Hz. */
	ADE9000_HPF_2_495,
	/* 1.25 Hz. */
	ADE9000_HPF_1_25,
	/* 0.625 Hz. */
	ADE9000_HPF_0_625
};

/**
 * @enum ade9000_no_load_tmr_e
 * @brief This register configures how many 8 kSPS
    samples to evaluate the no load condition over
 */
enum ade9000_no_load_tmr_e {
	/* 64 samples */
	ADE9000_NOLOAD_SAMPLES_64,
	/* 128 samples */
	ADE9000_NOLOAD_SAMPLES_128,
	/* 256 samples */
	ADE9000_NOLOAD_SAMPLES_256,
	/* 512 samples */
	ADE9000_NOLOAD_SAMPLES_512,
	/* 1024 samples */
	ADE9000_NOLOAD_SAMPLES_1024,
	/* 2048 samples */
	ADE9000_NOLOAD_SAMPLES_2048,
	/* 4096 samples */
	ADE9000_NOLOAD_SAMPLES_4096,
	/* disable no load threshold */
	ADE9000_NOLOAD_SAMPLES_DISABLE
};

/**
 * @enum ade9000_temp_time_e
 * @brief Select the number of temperature readings to
    average
 */
enum ade9000_temp_time_e {
	/* 1 sample. New temperature measurement every
	1.25 ms. */
	ADE9000_TEMP_TIME_1,
	/*  256 samples. New temperature measurement
	every 320 ms */
	ADE9000_TEMP_TIME_256,
	/* 512 samples. New temperature measurement
	every 640 ms*/
	ADE9000_TEMP_TIME_512,
	/* 1024 samples. New temperature measurement
	every 1.3 sec. */
	ADE9000_TEMP_TIME_1024
};

/**
 * @enum ade9000_pga_gain_e
 * @brief PGA gain
 */
enum ade9000_pga_gain_e {
	/* Gain = 1 */
	ADE9000_PGA_GAIN_1,
	/*  Gain = 2 */
	ADE9000_PGA_GAIN_2,
	/* Gain = 3 */
	ADE9000_PGA_GAIN_3,
	/* Gain = 4 */
	ADE9000_PGA_GAIN_4
};

/**
 * @enum ade9000_phase
 * @brief ADE9000 available phases.
 */
enum ade9000_phase {
	ADE9000_PHASE_A,
	ADE9000_PHASE_B,
	ADE9000_PHASE_C
};

/**
 * @enum ade9000_egy_model
 * @brief ADE9000 available user energy use models.
 */
enum ade9000_egy_model {
	ADE9000_EGY_WITH_RESET,
	ADE9000_EGY_HALF_LINE_CYCLES,
	ADE9000_EGY_NR_SAMPLES
};

/**
 * @struct ade9000_init_param
 * @brief ADE9000 Device initialization parameters.
 */
struct ade9000_init_param {
	/** Device communication descriptor */
	struct no_os_spi_init_param 	*spi_init;
	/** Enable the temperature */
	bool				temp_en;
};

/**
 * @struct ade9000_dev
 * @brief ADE9000 Device structure.
 */
struct ade9000_dev {
	/** Device communication descriptor */
	struct no_os_spi_desc		*spi_desc;
	/** Variable storing the WATT value */
	uint32_t			watt_val;
	/** Variable storing the IRMS value */
	uint32_t			irms_val;
	/** Variable storing the VRMS value */
	uint32_t			vrms_val;
	/** Variable storing the temperature value in degrees */
	int32_t				temp_deg;
};

/******************************************************************************/
/************************ Functions Declarations ******************************/
/******************************************************************************/

/* Read device register. */
int ade9000_read(struct ade9000_dev *dev, uint16_t reg_addr,
		 uint32_t *reg_data);

/* Write device register. */
int ade9000_write(struct ade9000_dev *dev, uint16_t reg_addr,
		  uint32_t reg_data);

/* Update specific register bits. */
int ade9000_update_bits(struct ade9000_dev *dev, uint16_t reg_addr,
			uint32_t mask, uint32_t reg_data);

/* Read temperature */
int ade9000_read_temp(struct ade9000_dev *dev);

/* Read Energy/Power for specific phase */
int ade9000_read_data_ph(struct ade9000_dev *dev, enum ade9000_phase phase);

/* Set User Energy use model */
int ade9000_set_egy_model(struct ade9000_dev *dev, enum ade9000_egy_model model,
			  uint16_t value);

/* Initialize the device. */
int ade9000_init(struct ade9000_dev **device,
		 struct ade9000_init_param init_param);

/* Setup the device */
int ade9000_setup(struct ade9000_dev *dev);

/* Remove the device and release resources. */
int ade9000_remove(struct ade9000_dev *dev);

/* Get interrupt indicator from STATUS0 register. */
int ade9000_get_int_status0(struct ade9000_dev *dev, uint32_t msk,
			    uint8_t *status);

#endif // __ADE9000_H__
