"Interface",,,,,,,,,,,,,,,,,,,
"interface_name","port_direction","port_type","port_name","description","interface_spec_size",,,,,,,,,,"variable convention",,,,"integrated rule"
"ST_BLK",,,,,"G",,,,,,,,,,"c_<verb>_<des>","i_<name>","d_<name>","s_<name>",
,"output","logic","s_output","ready to accept(1)
Refuse(0)","1 bit",,,,,,,,,,,,,,
,"output","logic","s_input","output is occur(1)
output is in-compute or dropped(0). ","1 bit",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"BC_COMMIT",,,,,"G",,,,,,,,,,,,,,
,"input","logic","s_enable","status that rob is committing the instruction(1)
Otherwise (0)","1 bit",,,,,,,,,,,,,,
,"input","logic","s_cur","status that current committing instruction is no fault(1), 
Otherwise (0)","1 bit",,,,,,,,,,,,,,
,"input","logic","s_cur_fcode","fault code tell cause current instruction can’t commit but if enable is not set or current committing instruction isn’t fault this value can be anything. ","I_BL_TRAPC",,,,,,,,,,,,,,
,"input","logic","s_spec","status that tell whether next instruction is speculated for properly address(1). Otherwise is(0). Please not that if current instruction isn’t in committing or got a fault declaration this value can be anything","1 bit",,,,,,,,,,,,,,
,"inv","TF_PC","RECOV","used  for transfer correct program counter when s_spec is mispredict.","G",,,,,,,,,,,,,,
,"inv","TF_PC","CUR","used for transfer current address","G",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"CMD_BLK",,,,,"G",,,,,,,,,,,,,,
,"input","logic","c_pause","pause(stall) all state in the queue and hold the outcome for next cycle","1 bit",,,,,,,,,,,,,,
,"input","logic","c_reset","clear all state and register to initial value at next positive edge.","1 bit",,,,,,,,,,,,,,
,"input","logic","c_clock","clock signal","1 bit",,,,,,,,,,,,,,
,"input","logic","c_enable","order the block to accept the input; 1 is enable, otherwise is 0;","1 bit",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"STRUCTURE_QUEUE",,,,,"UNUSED",,,,,,,,,,,,,,
,"input","logic","c_pop","pop command data at queue’s head.","1 bit",,,,,,,,,,,,,,
,,"logic","d_push_data","data that intend to push to the queue.","1 bit",,,,,,,,,,,,,,
,"output","logic","s_full","The queue is full.","1 bit",,,,,,,,,,,,,,
,,"logic","s_empty","The queue is empty.","1 bit",,,,,,,,,,,,,,
,,"logic","s_bub","There are at least one bubble at the head of the queue.","1 bit",,,,,,,,,,,,,,
,,"logic","d_head","data at the queue’s head","1 bit",,,,,,,,,,,,,,
,,"logic","c_push","insert command data at queue’s tail.","1 bit",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"STRUCTURE_DYNQUEUE",,,,,"UNUSED",,,,,,,,,,,,,,
,"input","logic","c_pop_index","address that user require to bring it out and shift all later queue entry closer by 1 compared to head of queue.",,,,,,,,,,,,,,,
,"output","logic","d_all_data","array of data in the queue.",,,,,,,,,,,,,,,
,,"Structure_Queue",,,,,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"STRUCTURE_ARR",,,,,"UNUSED",,,,,,,,,,,,,,
,"input","logic","c_insert","command that intend to insert to array
Insert (1) 
do not insert anythings(0) 
","1 bit",,,,,,,,,,,,,,
,"input","logic","i_index_input","G",,,,,,,,,,,,,,,
,"input","logic","i_index_output","index that want to retrieve the data.",,,,,,,,,,,,,,,
,"input","logic","d_ins_data","data that we want to insert to array.(position corresponds to i_index_input)",,,,,,,,,,,,,,,
,"output","logic","d_rtr_data","retrieved data that correspond to i_index_output ",,,,,,,,,,,,,,,
,"output","logic","d_all_data","array of all data that laid in the structure",,,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"TF_PC",,,,,"TP1",,,,,,,,,,,,,,
,"input","logic","i_pc","program counter","I_BL_ARC_PC",,,,,,,,,,,,,,
,"input","logic","i_pvl","i_pc’s privilege machine Mode(0)Hypervision (1)User mode (2) ","I_BL_ARC_PVL",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"TF_ARC_INSTR",,,,,"TRI1",,,,,,,,,,,,,,
,"output","logic","d_instr","architecture instruction","D_BL_ARC_INSTR",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"TF_MARC_INSTR",,,,,"TMI1",,,,,,,,,,,,,,
,"output","logic","i_preg_rd","Destination physical register address ","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_preg_r1","r1 physical register address","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_preg_r2","r2 physical register address","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","s_preg_r1","valid index that data for r1 id valid right now.","1 bit",,,,,,,,,,,,,,
,"output","logic","s_preg_r2","valid index that data for r2 id valid right now.","1 bit",,,,,,,,,,,,,,
,"output","logic","d_preg_r1","data of physical reg r1","D_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","d_preg_r2","data of physical reg r2","D_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","d_imm","immediate value that was specified from instruction.","D_BL_MARC_IMM",,,,,,,,,,,,,,
,"output","logic","i_creg_r1","control status register address","I_BL_MARC_CREG",,,,,,,,,,,,,,
,"output","logic","i_pip","index of reservation station","I_BL_MARC_PIP",,,,,,,,,,,,,,
,"output","logic","c_op","Micro-opcode","D_BL_MARC_OP",,,,,,,,,,,,,,
,,"TRANSFER_PC","PC","for transfer program counter and privilege.","TP1",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"BC_PREG",,,,,"G",,,,,,,,,,,,,,
,"input","logic","i_preg_rb1","address/index of physical register that wish to broadcast. [address 0 is implicit rule when did not want to broadcast data ]","I_BL_MARC_REG",,,,,,,,,,,,,,
,"input","logic","i_areg_rb1","address/index of architecture register that preg refer to.","I_BL_ARC_REG",,,,,,,,,,,,,,
,"input","logic","d_preg_rb1","data of physical register that wish to broadcast.","D_BL_MARC_REG",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"BC_CREG",,,,,"G",,,,,,,,,,,,,,
,"input","logic","i_preg_rb1","address/index of control status register that wish to broadcast. [address 0 is implicit rule when did not want to broadcast data ]","I_BL_MARC_CREG",,,,,,,,,,,,,,
,"input","logic","d_preg_rb1","data of control status register that wish to broadcast.","D_BL_MARC_CREG",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"COM_REGMNG_CALL","[implicit rule]owner is register manager",,,,"RDR1",,,,,,,,,,,,,,
,"input","logic","i_areg_rd","destination architecture register[0 is implicit address when don’t want this register ]","I_BL_ARC_REG",,,,,,,,,,,,,,
,"input","logic","i_areg_r1","first architecture register address [0 is implicit address when don’t want this register ]","I_BL_ARC_REG",,,,,,,,,,,,,,
,"input","logic","i_areg_r2","second architecture register address [0 is implicit address when don’t want this register ]","I_BL_ARC_REG",,,,,,,,,,,,,,
,"input","logic","c_req","1 request reorder buffer and physical register","1 bit",,,,,,,,,,,,,,
,"input","logic","i_spec_pc","address of later consecutive instruction that has been speculate.","I_BL_ARC_PC",,,,,,,,,,,,,,
,"input","logic","i_spec_pvl","previlege of later consecutive instruction that has been speculate.","I_BL_ARC_PVL",,,,,,,,,,,,,,
,"input","logic","i_pip","index of reservation station to tell rob","I_BL_MARC_PIP",,,,,,,,,,,,,,
,"input","logic","c_op","Micro-opcode to store to rob","D_BL_MARC_OP",,,,,,,,,,,,,,
,"output","logic","i_preg_rd","destination architecture register[0 is implicit address when don’t want this register ]","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_preg_r1","first architecture register address [0 is implicit address when don’t want this register ]","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_preg_r2","second architecture register address [0 is implicit address when don’t want this register ]","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","s_preg_r1","specify that preg r1 data that give to decoder is valid; 1 is correct","1 bit",,,,,,,,,,,,,,
,"output","logic","s_preg_r2","specify that preg r2 data that give to decoder is valid; 1 is correct. If the requestor did no intend to use r2 so the status use be set to 1","1 bit",,,,,,,,,,,,,,
,"output","logic","s_req_status","status that book for rob is complete and assume that physical address can deliver in one cycle if not register manager should not book for rob(assume that every instruction need to book rob)","1 bit",,,,,,,,,,,,,,
,"output","logic","d_preg_r1","first architecture register address [0 is implicit address when don’t want this register ]","D_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","d_preg_r2","second architecture register address [0 is implicit address when don’t want this register ]","D_BL_MARC_REG",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"COM_ROB_INIT","[implicit rule]owner is register manager",,,,"RRR1",,,,,,,,,,,,,,
,"output","logic","i_spec_pc","address of later consecutive instruction that has been speculate.","I_BL_ARC_PC",,,,,,,,,,,,,,
,"output","logic","i_spec_pvl","previlege of later consecutive instruction that has been speculate.","I_BL_ARC_PVL",,,,,,,,,,,,,,
,"output","logic","i_areg_rd","sent to rob to tell what architecture that they should update when this called instruction has been committed.","I_BL_ARC_REG",,,,,,,,,,,,,,
,"output","logic","i_pip","index of reservation station to tell rob","I_BL_MARC_PIP",,,,,,,,,,,,,,
,"output","logic","c_op","Micro-opcode to store to rob","D_BL_MARC_OP",,,,,,,,,,,,,,
,"output","logic","c_req","output wire to request area from rob which i_pip is used to specify the rob lane.","1 bit",,,,,,,,,,,,,,
,"input","logic","s_book","book status from rob book complete(1) otherwise(0)","1 bit",,,,,,,,,,,,,,
,"input","logic","i_preg_rd","address/index of reorder buffer that correspond with booking if no booking or booking incomplete, the value can be anything.","I_BL_MARC_REG",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"CMD_COMMIT_DIRECTOR",,,,,"G",,,,,,,,,,,,,,
,"output","logic","c_store","Guild committer to store data in physical register to memory","1 bit",,,,,,,,,,,,,,
,"output","logic","c_load","Guild committer to load data from memory to architectural register","2 bit",,,,,,,,,,,,,,
,"output","logic","c_ptoa_reg","guild committer to store data from physical register to architectural register","3 bit",,,,,,,,,,,,,,
,"output","logic","c_ctoa_reg","guild committer to load data from control status register to architectural register","4 bit",,,,,,,,,,,,,,
,"output","logic","c_atoc_reg","guild committer to load data from architectural register to control status register","5 bit",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"CMD_ROB_FILL",,,,,"CMF",,,,,,,,,,,,,,
,"output","logic","i_preg_rd","address/index of physical register that wish to store to reorder buffer. [implicit rule address 0 for don’t want to store to reorder ]","I_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_epip","index of execution pipe in connected rsv which want to store data to[NO IMPLICCIT RULE FOR DUMMY PIPE HERE] rob","I_BL_EX_PIP",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"FILL_ROB_GLOB",,,,,"UNUSED",,,,,,,,,,,,,,
,"output","logic","d_preg_rd","data that execution unit which to fill to rob","D_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","d_creg_r1","data which want to store to control status register","D_BL_MARC_CREG",,,,,,,,,,,,,,
,"output","logic","i_creg_r1","address that want to store or req to rob","D_BL_MARC_CREG",,,,,,,,,,,,,,
,"output","logic","i_trapc","trap cause that these instruction generated.","I_BL_TRAPC",,,,,,,,,,,,,,
,"inv","TF_PC","SPEC_RES","for describe next pc and privilege that next instruction should be [spec result]","TP1",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
"TF_ROB_FILL",,,,,"ERF1",,,,,,,,,,,,,,
,"output","logic","d_preg_rd","hold data which represent the register value","D_BL_MARC_REG",,,,,,,,,,,,,,
,"output","logic","i_creg_rc","address of control status register","I_BL_MARC_CREG",,,,,,,,,,,,,,
,"output","logic","i_arch_nextPc","hold correct next program counter","I_BL_ARC_PC",,,,,,,,,,,,,,
,"output","logic","i_mem_addr","how memory address which will be sent to load store unit","I_BL_MEM_ADDR",,,,,,,,,,,,,,
,"output","logic","s_trapC","hold trap cause for current instruction","I_BL_TRAPC",,,,,,,,,,,,,,
"-end-",,,,,,,,,,,,,,,,,,,
