vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xpm
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/axi_protocol_checker_v2_0_1
vlib questa_lib/msim/axi_vip_v1_1_1
vlib questa_lib/msim/processing_system7_vip_v1_0_3
vlib questa_lib/msim/lib_pkg_v1_0_2
vlib questa_lib/msim/fifo_generator_v13_2_1
vlib questa_lib/msim/lib_fifo_v1_0_10
vlib questa_lib/msim/lib_srl_fifo_v1_0_2
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/axi_datamover_v5_1_17
vlib questa_lib/msim/axi_sg_v4_1_8
vlib questa_lib/msim/axi_dma_v7_1_16
vlib questa_lib/msim/xlconcat_v2_1_1
vlib questa_lib/msim/proc_sys_reset_v5_0_12
vlib questa_lib/msim/generic_baseblocks_v2_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_15
vlib questa_lib/msim/axi_data_fifo_v2_1_14
vlib questa_lib/msim/axi_crossbar_v2_1_16
vlib questa_lib/msim/gigantic_mux
vlib questa_lib/msim/axi_protocol_converter_v2_1_15

vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xpm questa_lib/msim/xpm
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap axi_protocol_checker_v2_0_1 questa_lib/msim/axi_protocol_checker_v2_0_1
vmap axi_vip_v1_1_1 questa_lib/msim/axi_vip_v1_1_1
vmap processing_system7_vip_v1_0_3 questa_lib/msim/processing_system7_vip_v1_0_3
vmap lib_pkg_v1_0_2 questa_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_1 questa_lib/msim/fifo_generator_v13_2_1
vmap lib_fifo_v1_0_10 questa_lib/msim/lib_fifo_v1_0_10
vmap lib_srl_fifo_v1_0_2 questa_lib/msim/lib_srl_fifo_v1_0_2
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap axi_datamover_v5_1_17 questa_lib/msim/axi_datamover_v5_1_17
vmap axi_sg_v4_1_8 questa_lib/msim/axi_sg_v4_1_8
vmap axi_dma_v7_1_16 questa_lib/msim/axi_dma_v7_1_16
vmap xlconcat_v2_1_1 questa_lib/msim/xlconcat_v2_1_1
vmap proc_sys_reset_v5_0_12 questa_lib/msim/proc_sys_reset_v5_0_12
vmap generic_baseblocks_v2_1_0 questa_lib/msim/generic_baseblocks_v2_1_0
vmap axi_register_slice_v2_1_15 questa_lib/msim/axi_register_slice_v2_1_15
vmap axi_data_fifo_v2_1_14 questa_lib/msim/axi_data_fifo_v2_1_14
vmap axi_crossbar_v2_1_16 questa_lib/msim/axi_crossbar_v2_1_16
vmap gigantic_mux questa_lib/msim/gigantic_mux
vmap axi_protocol_converter_v2_1_15 questa_lib/msim/axi_protocol_converter_v2_1_15

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93 \
"/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv" \

vlog -work axi_protocol_checker_v2_0_1 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

vlog -work axi_vip_v1_1_1 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_3 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

vcom -work lib_pkg_v1_0_2 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_1 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_1 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_1 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_10 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_17 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_8 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_16 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/pseudo_random.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write_hw_CONTROL_BUS_s_axi.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write_hw.v" \
"../../../bd/design_1/ip/design_1_mem_write_hw_0_0/sim/design_1_mem_write_hw_0_0.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/0b9b/hdl/verilog/mem_read_hw.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/0b9b/hdl/verilog/mem_read_hw_CONTROL_BUS_s_axi.v" \
"../../../bd/design_1/ip/design_1_mem_read_hw_0_0/sim/design_1_mem_read_hw_0_0.v" \

vlog -work xlconcat_v2_1_1 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \

vcom -work proc_sys_reset_v5_0_12 -64 -93 \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

vlog -work generic_baseblocks_v2_1_0 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_15 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_14 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_16 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \

vlog -work gigantic_mux -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/d322/hdl/gigantic_mux_v1_0_cntr.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \

vlog -work axi_protocol_converter_v2_1_15 -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" "+incdir+../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" "+incdir+/opt/Xilinx_tools/Vivado/2017.4/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s01_data_fifo_0/sim/design_1_s01_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

