From 0830780d09fe37382968bac6d717ade5fd38342a Mon Sep 17 00:00:00 2001
From: Yazan Shhady <yazan.shhady@solid-run.com>
Date: Thu, 29 Feb 2024 19:12:09 +0200
Subject: [PATCH 1/2] arm64: renesas: add rzg2ul-hummingboard-ripple.dts board
 support

---
 .../renesas/rzg2ul-hummingboard-common.dtsi   | 142 ++++++++++++++
 .../renesas/rzg2ul-hummingboard-ripple.dts    |  62 ++++++
 .../dts/renesas/rzg2ul-sr-pinfunction.dtsi    | 178 ++++++++++++++++++
 .../dts/renesas/rzg2ul-sr-som-common.dtsi     | 169 +++++++++++++++++
 .../arm64/boot/dts/renesas/rzg2ul-sr-som.dtsi | 134 +++++++++++++
 5 files changed, 685 insertions(+)
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-common.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-ripple.dts
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2ul-sr-pinfunction.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2ul-sr-som-common.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2ul-sr-som.dtsi

diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-common.dtsi b/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-common.dtsi
new file mode 100644
index 000000000..d8b798e7e
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-common.dtsi
@@ -0,0 +1,142 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ Solidrun HummingBoards
+ *
+ * Copyright (C) 2023 SolidRun Ltd.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+/ {
+
+	reg_sdhi0_vmmc: regulator-sdhi0 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pinctrl RZG2L_GPIO(5, 1) GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+	};
+
+	usb0_vbus_otg: regulator-usb0-vbus-otg {
+		compatible = "regulator-fixed";
+		regulator-name = "USB0_VBUS_OTG";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&pinctrl RZG2L_GPIO(5, 0) GPIO_ACTIVE_HIGH>;
+		gpio-open-drain;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	usb1_vbus: regulator-usb1-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "USB1_VBUS";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&pinctrl RZG2L_GPIO(6, 0) GPIO_ACTIVE_HIGH>;
+		gpio-open-drain;
+		regulator-always-on;
+		enable-active-high;
+	};
+};
+
+&canfd {
+	/delete-property/ pinctrl-0;
+	/delete-property/ pinctrl-names;
+	status = "disabled";
+};
+
+&cru {
+	status = "disabled";
+};
+
+&ehci0 {
+	dr_mode = "host"; 
+	status = "okay";
+};
+
+&ehci1 {
+	status = "okay";
+};
+
+&eth0 {
+	status = "okay";
+};
+
+&hsusb {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&i2c0 {
+	pinctrl-0 = <&i2c0_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <400000>;
+	status = "okay";
+
+	rtc@69 {
+		compatible = "abracon,abx80x";
+		reg = <0x69>;
+		abracon,tc-diode = "schottky";
+		abracon,tc-resistor = <3>;
+	};
+
+	eeprom_carrier: eeprom@57 {
+		compatible = "st,24c02", "atmel,24c02";
+		reg = <0x57>;
+		pagesize = <16>;
+	};
+};
+
+&ohci0 {
+	dr_mode = "host"; 
+	status = "okay";
+};
+
+&ohci1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+	//uart-has-rtscts;
+	status = "okay";
+};
+
+/* uSD */
+&sdhi0 {
+#if (!SW_SD0_DEV_SEL)
+	pinctrl-0 = <&sdhi0_pins>;
+	pinctrl-1 = <&sdhi0_pins_uhs>;
+	pinctrl-names = "default", "state_uhs";
+
+	vmmc-supply = <&reg_sdhi0_vmmc>;
+	vqmmc-supply = <&reg_sdhi0_vccq>;
+	sd-uhs-sdr50;
+	sd-uhs-sdr104;
+	bus-width = <4>;
+	max-frequency = <50000000>; /* 50MiB */
+	status = "okay";
+#endif
+	cd-gpios = <&pinctrl RZG2L_GPIO(47, 0) GPIO_ACTIVE_LOW>;
+};
+
+&spi1 {
+	pinctrl-0 = <&spi1_pins>;
+	pinctrl-names = "default";
+	dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>;
+	dma-names = "tx", "rx";
+	status = "okay";
+};
+
+&usb2_phy0 {
+	status = "okay";
+};
+
+&usb2_phy1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-ripple.dts b/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-ripple.dts
new file mode 100644
index 000000000..18d7c1a5a
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-hummingboard-ripple.dts
@@ -0,0 +1,62 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/G2UL Solidrun SOM
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+/*
+ * DIP-Switch S3 setting on SoM
+ * 1 : High; 0: Low
+ * S3[1] : SW_SD0_DEV_SEL	(1: eMMC; 0: uSD)
+ */
+
+#define SW_SD0_DEV_SEL	1
+
+/dts-v1/;
+#include "rzg2ul-sr-som.dtsi"
+#include "rzg2ul-hummingboard-common.dtsi"
+
+/ {
+  model = "Solidrun RZ/G2UL HummingBoard-Ripple";
+  compatible = "renesas,rzg2ul-sr-som", "renesas,r9a07g043";
+};
+
+&pinctrl {
+	gpio-lte_on {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(0, 3) GPIO_ACTIVE_HIGH>;
+		output-high;
+		line-name = "gpio_lte_on";
+	};
+};
+
+&reg_sdhi0_vmmc {
+	gpio = <&pinctrl RZG2L_GPIO(0, 1) GPIO_ACTIVE_LOW>;
+};
+
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+
+	//uart-has-rtscts;
+	status = "okay";
+};
+
+&sdhi0 {
+	cd-gpios = <&pinctrl RZG2L_GPIO(0, 0) GPIO_ACTIVE_LOW>;
+};
+
+&usb0_vbus_otg {
+	gpio = <&pinctrl RZG2L_GPIO(5, 0) GPIO_ACTIVE_HIGH>;
+	gpio-open-drain;
+};
+
+&usb1_vbus {
+	gpio = <&pinctrl RZG2L_GPIO(5, 2) GPIO_ACTIVE_HIGH>;
+	gpio-open-drain;
+};
+
diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-sr-pinfunction.dtsi b/arch/arm64/boot/dts/renesas/rzg2ul-sr-pinfunction.dtsi
new file mode 100644
index 000000000..88a71d7ca
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-sr-pinfunction.dtsi
@@ -0,0 +1,178 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/V2L Solidrun SOM pincontrol parts
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&pinctrl {
+	pinctrl-names = "default";
+
+	gpio-sd0-dev-sel-hog {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(2, 1) GPIO_ACTIVE_LOW>;
+		output-high;
+		line-name = "gpio_sd0_dev_sel";
+	};
+
+	eth0_g2ul_pins: eth0 {
+		pinmux = <RZG2L_PORT_PINMUX(1, 0, 1)>,
+			<RZG2L_PORT_PINMUX(1, 1, 1)>,
+			<RZG2L_PORT_PINMUX(1, 2, 1)>,
+			<RZG2L_PORT_PINMUX(1, 3, 1)>,
+			<RZG2L_PORT_PINMUX(1, 4, 1)>,
+			<RZG2L_PORT_PINMUX(2, 0, 1)>,
+			<RZG2L_PORT_PINMUX(3, 0, 1)>,
+			<RZG2L_PORT_PINMUX(3, 1, 1)>,
+			<RZG2L_PORT_PINMUX(3, 2, 1)>,
+			<RZG2L_PORT_PINMUX(3, 3, 1)>,
+			<RZG2L_PORT_PINMUX(4, 0, 1)>,
+			<RZG2L_PORT_PINMUX(4, 1, 1)>,
+			<RZG2L_PORT_PINMUX(4, 3, 1)>,
+			<RZG2L_PORT_PINMUX(4, 4, 1)>,
+			<RZG2L_PORT_PINMUX(4, 5, 1)>;
+	};
+
+	i2c0_pins: i2c0 {
+		pins = "RIIC0_SDA", "RIIC0_SCL";
+		input-enable;
+	};
+
+	i2c1_pins: i2c1 {
+		pins = "RIIC1_SDA", "RIIC1_SCL";
+		input-enable;
+	};
+
+	i2c2_pins: i2c2 {
+		pinmux = <RZG2L_PORT_PINMUX(6, 3, 1)>, /* SDA */
+			 <RZG2L_PORT_PINMUX(6, 4, 1)>; /* SCL */
+	};
+
+	qspi0_pins: qspi0 {
+		qspi0-data {
+			pins = "QSPI0_IO0", "QSPI0_IO1", "QSPI0_IO2", "QSPI0_IO3";
+			power-source = <1800>;
+		};
+
+		qspi0-ctrl {
+			pins = "QSPI0_SPCLK", "QSPI0_SSL", "QSPI_RESET#";
+			power-source = <1800>;
+		};
+	};
+
+	scif0_pins: scif0 {
+		pinmux = <RZG2L_PORT_PINMUX(13, 0, 1)>,	/* TxD */
+			 <RZG2L_PORT_PINMUX(13, 1, 1)>;	/* RxD */
+	};
+
+	scif1_pins: scif1 {
+		pinmux = <RZG2L_PORT_PINMUX(14, 0, 1)>, /* TxD */
+			 <RZG2L_PORT_PINMUX(14, 1, 1)>, /* RxD */
+			 <RZG2L_PORT_PINMUX(16, 0, 1)>, /* CTS# */
+			 <RZG2L_PORT_PINMUX(16, 1, 1)>; /* RTS# */
+	};
+
+	scif2_pins: scif2 { /*???*/
+		pinmux = <RZG2L_PORT_PINMUX(48, 0, 1)>, /* TxD */
+			 <RZG2L_PORT_PINMUX(48, 1, 1)>, /* RxD */
+			 <RZG2L_PORT_PINMUX(48, 3, 1)>, /* CTS# */
+			 <RZG2L_PORT_PINMUX(48, 4, 1)>; /* RTS# */
+	};
+
+#if SW_SD0_DEV_SEL
+	sdhi0_emmc_pins: sd0emmc {
+		sd0_emmc_data {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3",
+				   "SD0_DATA4", "SD0_DATA5", "SD0_DATA6", "SD0_DATA7";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_ctrl {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_rst {
+			pins = "SD0_RST#";
+			power-source = <1800>;
+		};
+	};
+#else
+	sdhi0_pins: sd0 {
+		sd0_data {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
+			power-source = <3300>;
+		};
+
+		sd0_ctrl {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <3300>;
+		};
+	};
+
+	sdhi0_pins_uhs: sd0_uhs {
+		sd0_data_uhs {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
+			power-source = <1800>;
+		};
+
+		sd0_ctrl_uhs {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <1800>;
+		};
+	};
+#endif
+
+	sdhi1_pins: sd1 {
+		sd1_data {
+			pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
+			power-source = <3300>;
+		};
+
+		sd1_ctrl {
+			pins = "SD1_CLK", "SD1_CMD";
+			power-source = <3300>;
+		};
+	};
+
+	sdhi1_pins_uhs: sd1_uhs {
+		sd1_data_uhs {
+			pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
+			power-source = <1800>;
+		};
+
+		sd1_ctrl_uhs {
+			pins = "SD1_CLK", "SD1_CMD";
+			power-source = <1800>;
+		};
+	};
+
+	sound_clk_pins: sound_clk {
+		pins = "AUDIO_CLK1", "AUDIO_CLK2";
+		input-enable;
+	};
+
+	spi1_pins: spi1 {
+		pinmux = <RZG2L_PORT_PINMUX(17, 0, 1)>, /* CK */
+			 <RZG2L_PORT_PINMUX(17, 1, 1)>, /* MOSI */
+			 <RZG2L_PORT_PINMUX(17, 2, 1)>, /* MISO */
+			 <RZG2L_PORT_PINMUX(17, 3, 1)>; /* SSL */
+	};
+
+	ssi0_pins: ssi0 {
+		pinmux = <RZG2L_PORT_PINMUX(11, 0, 1)>, /* BCK */
+			 <RZG2L_PORT_PINMUX(11, 1, 1)>, /* RCK */
+			 <RZG2L_PORT_PINMUX(11, 2, 1)>, /* TXD */
+			 <RZG2L_PORT_PINMUX(11, 3, 1)>; /* RXD */
+	};
+
+	ssi1_pins: ssi1 {
+		pinmux = <RZG2L_PORT_PINMUX(46, 0, 1)>, /* BCK */
+			 <RZG2L_PORT_PINMUX(46, 1, 1)>, /* RCK */
+			 <RZG2L_PORT_PINMUX(46, 2, 1)>, /* TXD */
+			 <RZG2L_PORT_PINMUX(46, 3, 1)>; /* RXD */
+	};
+};
diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-sr-som-common.dtsi b/arch/arm64/boot/dts/renesas/rzg2ul-sr-som-common.dtsi
new file mode 100644
index 000000000..92f4db9b4
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-sr-som-common.dtsi
@@ -0,0 +1,169 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source common for the RZ/G2L and RZ/V2L Solidrun SOM
+ *
+ * Copyright (C) 2023 SolidRun Ltd.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include "rzg2ul-sr-pinfunction.dtsi"
+
+/ {
+	aliases {
+		serial0 = &scif0;
+		serial1 = &scif1;
+		serial2 = &scif2;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		mmc0 = &sdhi0;
+		mmc1 = &sdhi1;
+		ethernet0 = &eth0;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	reg_1p8v: regulator0 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-1.8V";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_3p3v: regulator1 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-3.3V";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_1p1v: regulator-vdd-core {
+  		compatible = "regulator-fixed";
+  		regulator-name = "fixed-1.1V";
+  		regulator-min-microvolt = <1100000>;
+  		regulator-max-microvolt = <1100000>;
+  		regulator-boot-on;
+  		regulator-always-on;
+  	};
+
+	reg_sdhi0_vccq: regulator-vccq-sdhi0 {
+		compatible = "regulator-gpio";
+		regulator-name = "SDHI0_VCCQ";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <3300000>;
+		states = <3300000 1>, <1800000 0>;
+		gpios = <&pinctrl RZG2L_GPIO(39, 0) GPIO_ACTIVE_HIGH>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	x1_clk: x1-clock {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+	};
+};
+
+&eth0 {
+	pinctrl-0 = <&eth0_g2ul_pins>;
+	pinctrl-names = "default";
+	phy-handle = <&phy0>;
+	phy-mode = "rgmii";
+	status = "okay";
+	renesas,no-ether-link;
+
+	phy0: ethernet-phy@0 {
+		reg = <0>;		
+	};
+};
+
+&extal_clk {
+	clock-frequency = <24000000>;
+};
+
+&i2c1 {
+	pinctrl-0 = <&i2c1_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&i2c2 {
+	pinctrl-0 = <&i2c2_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <400000>;
+	status = "okay";
+};
+
+&mtu3 {
+	status = "okay";
+};
+
+&ostm1 {
+	status = "okay";
+};
+
+&ostm2 {
+	status = "okay";
+};
+
+&phyrst {
+	status = "okay";
+};
+
+&sbc {
+	pinctrl-0 = <&qspi0_pins>;
+	pinctrl-names = "default";
+	status = "disabled";
+};
+
+&scif0 {
+	pinctrl-0 = <&scif0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&scif2 {
+	pinctrl-0 = <&scif2_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+	status = "disabled";
+};
+
+#if SW_SD0_DEV_SEL
+/* eMMC */
+&sdhi0 {
+	pinctrl-0 = <&sdhi0_emmc_pins>;
+	pinctrl-1 = <&sdhi0_emmc_pins>;
+	pinctrl-names = "default", "state_uhs";
+
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&reg_sdhi0_vccq>;
+	bus-width = <8>;
+	mmc-hs200-1_8v;
+	non-removable;
+	max-frequency = <50000000>;
+	fixed-emmc-driver-type = <1>;
+	status = "okay";
+};
+#endif
+
+/* WiFi - CYW43439 */
+&sdhi1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-0 = <&sdhi1_pins>;
+	pinctrl-1 = <&sdhi1_pins_uhs>;
+	pinctrl-names = "default", "state_uhs";
+	status = "disabled";
+};
+
+&wdt0 {
+	status = "okay";
+	timeout-sec = <60>;
+};
diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-sr-som.dtsi b/arch/arm64/boot/dts/renesas/rzg2ul-sr-som.dtsi
new file mode 100644
index 000000000..4eab6dea2
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-sr-som.dtsi
@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/G2UL Solidrun SOM
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+/dts-v1/;
+/* RZ/G2UL R9A07G043 SoC */
+#include "r9a07g043.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+
+#include "rzg2ul-sr-som-common.dtsi"
+
+/ {
+	aliases {
+		serial0 = &scif0;
+		serial1 = &scif1;
+		serial2 = &scif2;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		mmc0 = &sdhi0;
+		mmc1 = &sdhi1;
+		ethernet0 = &eth0;
+	};
+
+	memory@48000000 {
+		device_type = "memory";
+		/* first 128MB is reserved for secure area. */
+		reg = <0x0 0x48000000 0x0 0x38000000>; /* 1GB */
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		global_cma: linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0x10000000>;
+		};
+	
+		mmp_reserved: linux,mmp {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x00000000 0x68000000 0x0 0x8000000>;
+		};
+	};
+
+	mmngr {
+		compatible = "renesas,mmngr";
+		memory-region = <&mmp_reserved>;
+	};
+
+	mmngrbuf {
+		compatible = "renesas,mmngrbuf";
+	};
+
+	vspm_if {
+		compatible = "renesas,vspm_if";
+	};
+
+};
+
+&i2c0 {
+	pinctrl-0 = <&i2c0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+
+	/* EEPROM CAT24AA01TDI-GT3 1-kb (128 B x 8)  */
+	eeprom: eeprom@50 {
+		compatible = "atmel,24c02";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+};
+
+&i2c2 {
+
+	pmic: raa215300@12 {
+		compatible = "renesas,raa215300";
+		reg = <0x12>;
+		rtc-enable;
+		mpio2-32k-enable;
+	};
+
+	rtc: isl1208@6f {
+		compatible = "isil,isl1208";
+		reg = <0x6f>;
+	};
+
+};
+
+&reg_sdhi0_vccq {
+	states = <3300000 0>, <1800000 1>;
+	gpios = <&pinctrl RZG2L_GPIO(13, 2) GPIO_ACTIVE_LOW>;
+};
+
+&sbc {
+	pinctrl-0 = <&qspi0_pins>;
+	pinctrl-names = "default";
+	status = "disabled";
+};
+
+&scif2 {
+	bluetooth {
+		compatible = "brcm,bcm4330-bt";
+		shutdown-gpios = <&pinctrl RZG2L_GPIO(2, 3) GPIO_ACTIVE_HIGH>;
+	};
+};
+
+/* WiFi - CYW43439 */
+&sdhi1 {
+	status = "okay";
+};
+
+&ehci0 {
+	memory-region = <&global_cma>;
+};
+
+&ohci0 {
+	memory-region = <&global_cma>;
+};
+
+&ehci1 {
+	memory-region = <&global_cma>;
+};
+
+&ohci1 {
+	memory-region = <&global_cma>;
+};
-- 
2.25.1

