Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Network_tb_behav --prj C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/Network_tb.prj xil_defaultlib.Network_tb xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divisor_non_restoring
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Denominator
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightRegBank
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiSum
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerMux
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Elliot_Activation
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DebouncerWithoutLatch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockedOneShot
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Controller
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Read_Driver
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_access
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMMux_py
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NeuralUnit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network_Controller
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MassAnd_py
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegBank
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sim_1/new/Network_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Network_Controller
Compiling module xil_defaultlib.DataRegBank
Compiling module xil_defaultlib.WeightRegBank
Compiling module xil_defaultlib.Denominator
Compiling module xil_defaultlib.Divisor_non_restoring
Compiling module xil_defaultlib.Elliot_Activation
Compiling module xil_defaultlib.MultiSum
Compiling module xil_defaultlib.LayerMux
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.NeuralUnit
Compiling module xil_defaultlib.ClockedOneShot
Compiling module xil_defaultlib.MassAnd_py
Compiling module xil_defaultlib.RAMMux_py
Compiling module xil_defaultlib.RAM_Read_Driver
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.ram_access
Compiling module xil_defaultlib.DelayLoop
Compiling module xil_defaultlib.DebouncerWithoutLatch
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ROM_Controller
Compiling module xil_defaultlib.Network
Compiling module xil_defaultlib.Network_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Network_tb_behav
