// Seed: 3523477758
module module_0 (
    output wire id_0
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd9,
    parameter id_8 = 32'd65
) (
    output supply1 id_0,
    output supply1 id_1,
    output logic id_2,
    input uwire _id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    input uwire _id_8,
    output supply1 id_9
);
  initial id_2 = id_4;
  wire [id_3 : id_8] id_11;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_0 = (1);
endmodule
