'Revision', 'Part', 'Chapter', 'Section', 'Type', 'Reqt_Num', 'Sentence'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.2 Port Aggregation Interoperability', 'REQUIREMENT', '1', 'For example, when a processing element must send a stream of writes followed by an event, the order of the writes among themselves may not matter when writing to RAM.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.2 Port Aggregation Interoperability', 'REQUIREMENT', '2', 'If that same processing element is sending a sequence of data streaming transactions, however, the packets in the transaction flow must be delivered in the correct order, or the logical layer receiver will fail.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '1', 'A set of physical ports that shall be treated as a single port is known as a port aggregation group.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '2', 'A set bit in a port aggregation mask shall include the associated physical port in the port aggregation group, and a clear bit shall have the opposite effect.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '3', 'A packet shall be forwarded to exactly one of the physical ports included in a port aggregation mask.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '4', 'The first virtual port number shall be equal to the count of the physical ports implemented on the device.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '5', 'For example, if a device has sixteen physical ports numbered 0 to 15, the first virtual port shall be port number 16, regardless of which physical ports are available for routing in the current configuration.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '6', 'Port aggregation group zero shall be mapped to the first virtual port, port aggregation group one shall be mapped to the second virtual port, and so on.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '7', 'Virtual port numbers shall be treated as an extension of the number of physical ports on a device.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '8', 'A routing value that selects an Egress Port Number that corresponds to a valid virtual port on the device shall cause packets to be routed according to the port aggregation mask and control values for that virtual port.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '9', 'A packet routed according to a multicast mask shall be forwarded to each physical and virtual port asserted in the multicast mask.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '10', 'When a virtual port is associated with a port aggregation group, the port selection algorithm shall forward the packet out one physical port within the port aggregation group.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3 Port Aggregation Operation', 'REQUIREMENT', '11', 'Packets routed according to multicast masks and/or port aggregation groups shall be forwarded at most once out each physical port.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3.1 Fail-over Port Selection', 'REQUIREMENT', '1', 'If port aggregation is implemented in a device, the device shall support the fail-over port selection algorithm.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3.1 Fail-over Port Selection', 'REQUIREMENT', '2', 'The behavior of the fail-over port selection algorithm shall be as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3.1 Fail-over Port Selection', 'REQUIREMENT', '3', 'The port selected from the enabled physical ports of a port aggregation mask must be capable of transferring packets successfully.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3.1 Fail-over Port Selection', 'REQUIREMENT', '4', 'If no enabled port is capable of transferring packets successfully, the fail-over port selection algorithm shall not select any port.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.3.1 Fail-over Port Selection', 'REQUIREMENT', '5', 'The fail-over port selection algorithm shall select the physical port indicated by the PAG_Default field in the <quote>Section 4.4.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.4 Port Aggregation Transaction Ordering', 'REQUIREMENT', '1', 'Port aggregation implementations shall forward packets in the same transaction flow to the physical egress port(s) selected in the order in which they were received on an ingress port.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.4 Port Aggregation Transaction Ordering', 'REQUIREMENT', '2', 'Port aggregation implementations shall obey the physical layer deadlock avoidance rules defined in RapidIO Part 6: LP-Serial Physical Layer Specification.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 3 Port Aggregation Extensions', '3.4 Port Aggregation Transaction Ordering', 'REQUIREMENT', '3', 'Applications shall not assume any ordering requirements between port aggregated packets, multicast packets, and non-multicast packets.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '1', 'This register shall be implemented if the value Virtual_port_count field of the <quote>Section 4.4.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '2', 'This register shall not  be  implemented if  the Virtual_port_count field of  the  Section 4.4.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '3', 'This register shall communicate the location of the Broadcast Port Aggregation Mask 0 Set Register 0 CSR.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '4', 'The remaining registers in the block shall be implemented as illustrated in Table 4-16, Table 4-17, Table 4-18, and Table 4-19.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '5', 'The set mask/clear mask/control registers sequence shall repeat Virtual_port_count times.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '6', 'The use and meaning of the bit fields of this register shall be as specified in Table 4-15.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '7', 'This register shall be read only.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '8', 'The port aggregation masks shall consist of the number of registers indicated by this value, encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '9', 'This bit field shall be read only.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '10', 'The PAG_mask_ptr value shall be the maintenance offset of the Broadcast Port Aggregation Mask 0 Set Register 0 CSR, divided by 1024.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '11', 'CSR shall be a 1024 byte aligned address.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '12', 'The PAG_mask_ptr value shall indicate an address in Implementation Defined register space.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.4 Broadcast Port Aggregation Mask Info CSR (Block Offset 0x2C)', 'REQUIREMENT', '13', 'Writes to the Broadcast Port Aggregation Mask Y registers pointed to by this register shall cause the corresponding Port n Port Aggregation Mask Y registers for all ports to be modified by the value written.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '1', 'This register shall be implemented if the value Virtual_port_count field of the <quote>Section 4.4.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '2', 'This register shall not be implemented if the Virtual_port_count field of the Section 4.4.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '3', 'This register shall communicate the location of Port n Port Aggregation Mask 0 Set Register 0 CSR.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '4', 'The registers in the block shall be implemented as illustrated in Table 4-16, Table 4-17, Table 4-18, and Table 4-19.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '5', 'The set group/clear group/control registers sequence shall have Virtual_port_count instances.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '6', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '7', 'This register shall be read only.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '8', 'A port aggregation mask shall consist of the number of registers indicated by this value, encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '9', 'This bit field shall be read only.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '10', 'The PAG_mask_ptr value shall be the maintenance offset of the Port n Port Aggregation Mask 0 Set Register 0 CSR, divided by 1024.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '11', 'The maintenance offset of the Port n Port Aggregation Mask 0 Set Register 0 CSR shall be a  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.7 Port n Port Aggregation Mask Info CSR (Block Offset 0x4C + 20 * n)', 'REQUIREMENT', '12', 'The PAG_ptr value shall indicate an address in  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Port Aggregation Mask x Set Register y CSRs shall cause the corresponding Port n Port Aggregation Mask x Set Register y CSRs for all ports to assume the value written.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-26.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '3', 'The port aggregation mask functionality for physical ports (y*32) to (y*32+31) shall be controlled by this register.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to physical ports sequentially as the physical port number increases.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered physical port shall be assigned to Bit 31.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 0 to a bit shall not change the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '8', 'Writing 1 to a bit shall set the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.10 Broadcast Port Aggregation Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*16*2^Mask_size) + (y*4))', 'REQUIREMENT', '9', 'Bits corresponding to physical ports which do not exist in the device shall be reserved.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Port Aggregation Mask x Clear Register y CSRs shall cause the corresponding Port n Port Aggregation Mask x Clear Register y CSRs for all ports to assume the value written.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-27.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '3', 'The port aggregation mask functionality for physical ports (y*32) to (y*32+31) shall be controlled by this register.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to physical ports sequentially as the physical port number increases.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered physical port shall be assigned to Bit 31.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 0 to a bit shall not change the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '8', 'Writing 1 to a bit shall clear the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.11 Broadcast Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '9', 'Bits corresponding to physical ports which do not exist in the device shall be reserved.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.12 Broadcast Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '1', 'Writes to the Broadcast Port Aggregation Mask x Control Register 0 CSR shall cause the corresponding Port n Port Aggregation Mask x Control Register 0 CSRs for all ports to assume the value written.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.12 Broadcast Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-28.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.12 Broadcast Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '3', 'This field shall contain the physical port number selected for the last packet routed according to this PAG.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.12 Broadcast Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '4', 'A value of 0 shall cause packets to be routed according to the port selection algorithm specified in Chapter  3.3.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.13 Broadcast Port Aggregation Mask x Control Register y CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '1', 'Y shall not be equal to 0.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.13 Broadcast Port Aggregation Mask x Control Register y CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '2', 'Writes to the Broadcast Port Aggregation Mask x Control Register y CSRs shall cause the corresponding Port n Port Aggregation Mask x Control Register y CSRs for all ports to assume the value written.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.13 Broadcast Port Aggregation Mask x Control Register y CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-29.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the port aggregation group behavior for all ports whose Port n Port Aggregation Mask Info CSR PAG_mask_ptr field value is the same.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '3', 'The port aggregation mask functionality for physical ports (y*32) to (y*32+31) shall be controlled by this register.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to physical ports sequentially as the physical port number increases.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered physical port shall be assigned to Bit 31.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 0 to a bit shall not change the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '8', 'Writing 1 to a bit shall set the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.16 Port n Port Aggregation Mask x Set Register y CSR (Offset = (PAG_Mask_Ptr * 0x400) + (x*16*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '9', 'Bits corresponding to physical ports which do not exist in the device shall be reserved.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the port aggregation group behavior for all ports whose Port n Port Aggregation Mask Info CSR PAG_mask_ptr field value is the same.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '3', 'The port aggregation mask functionality for physical ports (y*32) to (y*32+31) shall be controlled by this register.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to physical ports sequentially as the physical port number increases.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered physical port shall be assigned to Bit 31.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows:  .'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 0 to a bit shall not change the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '8', 'Writing 1 to a bit shall clear the bit value.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.17 Port n Port Aggregation Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (4*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '9', 'Bits corresponding to physical ports which do not exist in the device shall be reserved.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.18 Port n Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-34.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.18 Port n Port Aggregation Mask x Control Register 0 CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size))', 'REQUIREMENT', '2', 'A value of 0 shall cause packets to be routed according to the port selection algorithm specified in Chapter  3.3.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.19 Port n Port Aggregation Mask x Control Register y CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '1', 'Y shall not be equal to 0.'
'4.1', 'RapidIO Interconnect Specification Part 11: Multicast and Port Aggregation Group Extensions Specification', 'Chapter 4 Multicast and Port Aggregation Extensions Registers', '4.4.19 Port n Port Aggregation Mask x Control Register y CSR (Offset = (PAG_Ptr * 0x400) + (x * 16*2PAG_mask_size) + (8*2PAG_mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 4-35.'
