<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Tue Feb 17 02:21:40 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.503 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4063389, 4063389, 40.634 ms, 40.634 ms, 4063390, 4063390, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50">top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, 65538, 65538, 0.655 ms, 0.655 ms, 65537, 65537, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_row_loop_col_loop_fu_58">top_kernel_Pipeline_row_loop_col_loop, 131075, 131075, 1.311 ms, 1.311 ms, 131074, 131074, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67">top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, 65538, 65538, 0.655 ms, 0.655 ms, 65537, 65537, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- time_loop">3932310, 3932310, 131077, -, -, 30, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">90, 6, 610, 1549, 0</column>
<column name="Memory">88, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 126, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">41, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50">top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, 0, 0, 55, 193, 0</column>
<column name="grp_top_kernel_Pipeline_row_loop_col_loop_fu_58">top_kernel_Pipeline_row_loop_col_loop, 90, 6, 500, 1163, 0</column>
<column name="grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67">top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, 0, 0, 55, 193, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mem_A_U">top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W, 88, 0, 0, 0, 65536, 24, 1, 1572864</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_2_fu_89_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln95_fu_83_p2">icmp, 0, 0, 12, 5, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="mem_A_address0">20, 4, 16, 64</column>
<column name="mem_A_ce0">20, 4, 1, 4</column>
<column name="mem_A_ce1">9, 2, 1, 2</column>
<column name="mem_A_d0">14, 3, 24, 72</column>
<column name="mem_A_we0">14, 3, 1, 3</column>
<column name="mem_A_we1">9, 2, 1, 2</column>
<column name="t_fu_46">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg">1, 0, 1, 0</column>
<column name="t_fu_46">5, 0, 5, 0</column>
<column name="trunc_ln95_reg_115">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="A_in_address0">out, 16, ap_memory, A_in, array</column>
<column name="A_in_ce0">out, 1, ap_memory, A_in, array</column>
<column name="A_in_q0">in, 24, ap_memory, A_in, array</column>
<column name="A_out_address0">out, 16, ap_memory, A_out, array</column>
<column name="A_out_ce0">out, 1, ap_memory, A_out, array</column>
<column name="A_out_we0">out, 1, ap_memory, A_out, array</column>
<column name="A_out_d0">out, 24, ap_memory, A_out, array</column>
</table>
</item>
</section>
</profile>
