<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>
defines: 
time_elapsed: 0.840s
ram usage: 36128 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7vk78q5j/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_test of type 32 @ 4
Object:  of type 40 @ 13
Object: result of type 41 @ 13
Object: $__BAD_SYMBOL__ of type 56 @ 13
-Info: 	! Bad symbol encountered @ <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:13</a>
Object: k of type 20 @ 9
VPI ERROR: Bad usage of vpi_iterate
Object: i of type 28 @ 0
Object: i of type 612 @ 9
Object: j of type 28 @ 0
Object: j of type 612 @ 9
Object:  of type 3 @ 10
Object:  of type 39 @ 10
Object: i of type 608 @ 10
Object: j of type 608 @ 10
Object: k of type 608 @ 10
Object: builtin of type 600 @ 0
Object: work_test of type 32 @ 4
Object: a of type 36 @ 6
-Info: 	! Unhandled net type: 0
Object: b of type 36 @ 7
%Error: Expecting expression to be constant, but can&#39;t convert a TIME to constant.
              : ... In instance work_test
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>