{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/dataRegister"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort"]]},"metadata":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"dataRegister"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"text":"PortType","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa"}],"role":"symbol","externalID":"s:7CoreAVR11PartialPortP12dataRegister0D4TypeQzvpZ","title":"dataRegister","modules":[{"name":"CoreAVR"}],"required":true,"roleHeading":"Type Property","symbolKind":"property"},"sections":[],"kind":"symbol","schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"declarations":[{"tokens":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"dataRegister"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"PortType","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/PortType","preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}],"languages":["swift"],"platforms":["macOS"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/partialport\/dataregister"]}],"references":{"doc://CoreAVR/documentation/CoreAVR/PartialPort/dataRegister":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"dataRegister","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa","kind":"typeIdentifier","text":"PortType"}],"type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/dataRegister","role":"symbol","kind":"symbol","title":"dataRegister","required":true,"url":"\/documentation\/coreavr\/partialport\/dataregister","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/PartialPort":{"navigatorTitle":[{"text":"PartialPort","kind":"identifier"}],"abstract":[],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort","role":"symbol","title":"PartialPort","type":"topic","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PartialPort"}],"url":"\/documentation\/coreavr\/partialport"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/PartialPort/PortType":{"url":"\/documentation\/coreavr\/partialport\/porttype","fragments":[{"text":"associatedtype","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PortType"},{"text":" : ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sz","text":"BinaryInteger"}],"required":true,"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/PortType","type":"topic","title":"PortType","abstract":[],"role":"symbol","kind":"symbol"}}}