("nand2:/\tnand2 std_cells cmos_sch" (("open" (nil hierarchy "/{std_cells nand2 cmos_sch }:a"))) (((-1.4875 -1.9125) (2.8625 1.48125)) "a" "Schematics" 18))("inv1:/\tinv1 std_cells schematic" (("open" (nil hierarchy "/{std_cells inv1 schematic }:r"))) (((-2.5 -1.66875) (1.4375 1.73125)) "r" "Schematics XL" 16))("inv1:/\tinv1 std_cells layout" (("open" (nil hierarchy "/{std_cells inv1 layout }:a"))) (((-2.99 -0.621) (3.997 6.601)) "a" "Virtuoso XL" 15))("inv1:/\tinv1 std_cells systemVerilog" (("open" (nil hierarchy "/{std_cells inv1 systemVerilog }:a"))) nil)("inv0:/\tinv0 std_cells cmos_sch" (("open" (nil hierarchy "/{std_cells inv0 cmos_sch }:a"))) (((-2.0375 -0.34375) (0.5375 1.6625)) "a" "Schematics" 2))