Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Jun 26 18:22:16 2021
| Host         : pop-os running 64-bit Pop!_OS 21.04
| Command      : report_timing_summary -max_paths 10 -file gamecat_timing_summary_routed.rpt -pb gamecat_timing_summary_routed.pb -rpx gamecat_timing_summary_routed.rpx -warn_on_violation
| Design       : gamecat
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  2           
TIMING-20  Warning   Non-clocked latch             36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (190)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (36)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (190)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ad_console[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ale_h (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ale_l (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: read (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: write (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: address_full_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: override_reg/L7/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: read_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


