Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 30 12:27:36 2025
| Host         : Osher running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           19 |
| Yes          | No                    | No                     |             478 |           93 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                                   Enable Signal                                                                  |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                     |                                                                                                                                  |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                          |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                         | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/axil_pir_0/U0/p_0_in                                                                                                      |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                  |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                  |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                  |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                  |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                         |                                                                                                                                  |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                            |                                                                                                                                  |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]          |                                                                                                                                  |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           |                                                                                                                                  |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                  |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                  |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                    |                                                                                                                                  |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                       |                                                                                                                                  |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                     |                                                                                                                                  |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/axil_pir_0/U0/axi_rresp                                                                                                                   |                                                                                                                                  |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/axil_pir_0/U0/slave_reg_0                                                                                                                 |                                                                                                                                  |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                  |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                        |                                                                                                                                  |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                        |                                                                                                                                  |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                  |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                          |                                                                                                                                  |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                  |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                  |                                                                                                                                  |               20 |             84 |         4.20 |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


