*.log
*.jou
/fpga/arty
/fpga/hippomenes
/rust_examples/target/*
/hdl/verilator/riscv_asm/target/*
!/fpga/arty/arty.srcs/sources_1/ip/*
!/fpga/arty/arty.srcs/constrs_1/new/*
!/fpga/arty/arty.tcl
!/fpga/arty/arty.xpr
!/fpga/hippomenes/hippomenes.srcs/sources_1/ip/*
!/fpga/hippomenes/hippomenes.srcs/constrs_1/new/*
!/fpga/hippomenes/hippomenes.xpr
!/fpga/hippomenes.tcl