
5. Printing statistics.

=== custom_fifo_dp ===

   Number of wires:                 19
   Number of wire bits:             74
   Number of public wires:          14
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $adff                           1
     $adffe                          2
     $and                           12
     $eq                             1
     $mux                            1
     $not                            2
     $reduce_or                      1
     mem_byte                       10

=== fifo_sport ===

   Number of wires:                 11
   Number of wire bits:             79
   Number of public wires:          11
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $reduce_or                      2
     custom_fifo_dp                  4

=== mem_byte ===

   Number of wires:                  7
   Number of wire bits:             28
   Number of public wires:           7
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $adffe                          1
     $mux                            1

=== sport_top ===

   Number of wires:                 94
   Number of wire bits:            652
   Number of public wires:          68
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            4
     $adff                          13
     $adffe                          2
     $eq                             5
     $mux                           20
     $not                            2
     $pmux                           1
     $reduce_bool                    1
     fifo_sport                      1
     wb_interface_sport              1

=== wb_interface_sport ===

   Number of wires:                 75
   Number of wire bits:            363
   Number of public wires:          47
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $adff                           3
     $adffe                          2
     $and                           15
     $eq                             2
     $logic_and                      2
     $logic_not                      1
     $mux                            2
     $not                            6
     $reduce_or                      1
     $xor                            1

=== design hierarchy ===

   sport_top                         1
     fifo_sport                      1
       custom_fifo_dp                4
         mem_byte                   10
     wb_interface_sport              1

   Number of wires:                536
   Number of wire bits:           2510
   Number of public wires:         462
   Number of public wire bits:    2090
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            4
     $adff                          20
     $adffe                         52
     $and                           63
     $eq                            11
     $logic_and                      2
     $logic_not                      1
     $mux                           66
     $not                           16
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      7
     $xor                            1

