{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "switch_cxu_core": {
      "attributes": {
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:3.1-283.10"
      },
      "parameter_default_values": {
        "CXU_CXU_ID_W": 2,
        "CXU_DATA_W": 32,
        "CXU_FUNC_ID_W": 3,
        "CXU_INSN_W": 0,
        "CXU_LI_VERSION": 65536,
        "CXU_N_CXUS": 4,
        "CXU_N_STATES": 1,
        "CXU_STATE_ID_W": 0,
        "N_INIS": 1,
        "N_REQS": 16,
        "N_TGTS": 4
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_req_valids": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "i_req_readys": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "i_req_cxus": {
          "direction": "input",
          "bits": [ 7, 8 ]
        },
        "i_req_states": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "i_req_funcs": {
          "direction": "input",
          "bits": [ 10, 11, 12 ]
        },
        "i_req_insns": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "i_req_data0s": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "i_req_data1s": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "i_resp_valids": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "i_resp_readys": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "i_resp_statuss": {
          "direction": "output",
          "bits": [ 80, 81, 82 ]
        },
        "i_resp_datas": {
          "direction": "output",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
        },
        "t_req_valids": {
          "direction": "output",
          "bits": [ 115, 116, 117, 118 ]
        },
        "t_req_readys": {
          "direction": "input",
          "bits": [ 119, 120, 121, 122 ]
        },
        "t_req_cxus": {
          "direction": "output",
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130 ]
        },
        "t_req_states": {
          "direction": "output",
          "bits": [ 131, 132, 133, 134 ]
        },
        "t_req_funcs": {
          "direction": "output",
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "t_req_insns": {
          "direction": "output",
          "bits": [ 147, 148, 149, 150 ]
        },
        "t_req_data0s": {
          "direction": "output",
          "bits": [ 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278 ]
        },
        "t_req_data1s": {
          "direction": "output",
          "bits": [ 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ]
        },
        "t_resp_valids": {
          "direction": "input",
          "bits": [ 407, 408, 409, 410 ]
        },
        "t_resp_readys": {
          "direction": "output",
          "bits": [ 411, 412, 413, 414 ]
        },
        "t_resp_statuss": {
          "direction": "input",
          "bits": [ 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426 ]
        },
        "t_resp_datas": {
          "direction": "input",
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554 ]
        }
      },
      "cells": {
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4871": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4916": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4961": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5006": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5043": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5047": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5051": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5055": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5059": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5065": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5069": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5073": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5077": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5081": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5087": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5091": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5095": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5099": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5103": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5109": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5113": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5117": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5121": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5125": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5143": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5147": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4774": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.296-127.572"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1" ],
            "Y": [ 2223, 2224, 2225, 2226 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4870": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258 ],
            "Y": [ 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4915": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290 ],
            "Y": [ 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4960": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
            "Y": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$5005": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
            "Y": [ 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5042": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ],
            "Y": [ 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5064": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418 ],
            "Y": [ 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5086": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450 ],
            "Y": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5108": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482 ],
            "Y": [ 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5046": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
            "Y": [ 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5068": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546 ],
            "Y": [ 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5090": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578 ],
            "Y": [ 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5112": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610 ],
            "Y": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5050": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642 ],
            "Y": [ 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5072": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674 ],
            "Y": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5094": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706 ],
            "Y": [ 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5116": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738 ],
            "Y": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5054": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770 ],
            "Y": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5076": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ],
            "Y": [ 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5098": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834 ],
            "Y": [ 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5120": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ],
            "Y": [ 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5058": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898 ],
            "Y": [ 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5080": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ],
            "Y": [ 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5102": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962 ],
            "Y": [ 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5124": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ],
            "Y": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277$5142": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277.396-277.862"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ],
            "Y": [ 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122 ]
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278$5146": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278.312-278.728"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ],
            "Y": [ 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4865": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090 ],
            "Y": [ 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4875": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 3123, 3124 ],
            "Y": [ 3125, 3126 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4910": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3127 ],
            "B": [ 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ],
            "Y": [ 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4920": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3192, 3193 ],
            "B": [ 3194, 3195 ],
            "Y": [ 3196, 3197 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4955": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3198 ],
            "B": [ 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230 ],
            "Y": [ 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4965": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3263, 3264 ],
            "B": [ 3265, 3266 ],
            "Y": [ 3267, 3268 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5000": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3269 ],
            "B": [ 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301 ],
            "Y": [ 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5010": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3334, 3335 ],
            "B": [ 3336, 3337 ],
            "Y": [ 3338, 3339 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5136": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371 ],
            "Y": [ 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:110$4764": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:110.15-110.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 3404 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:111$4765": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:111.16-111.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 79 ],
            "Y": [ 3405 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:112$4766": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:112.15-112.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ 119, 120, 121, 122 ],
            "Y": [ 3406, 3407, 3408, 3409 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:113$4767": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:113.16-113.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 407, 408, 409, 410 ],
            "B": [ 411, 412, 413, 414 ],
            "Y": [ 3410, 3411, 3412, 3413 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4839": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "0" ],
            "Y": [ 3414 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4884": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0" ],
            "Y": [ 3415 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4929": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 3416 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4974": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 3417 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4834": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "0", "0", "0", "0" ],
            "Y": [ 3418 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4836": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "0", "0" ],
            "Y": [ 3421 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4879": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "0", "0", "0", "0" ],
            "Y": [ 3422 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4881": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "1", "0" ],
            "Y": [ 3423 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4924": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "0", "0", "0", "0" ],
            "Y": [ 3424 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4926": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "0", "1" ],
            "Y": [ 3425 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4969": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "0", "0", "0", "0" ],
            "Y": [ 3426 ]
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4971": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "1", "1" ],
            "Y": [ 3427 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4844": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3428 ],
            "Y": [ 3429 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4851": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3428 ],
            "Y": [ 3430 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4889": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3431 ],
            "Y": [ 3432 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4896": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3431 ],
            "Y": [ 3433 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4934": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3434 ],
            "Y": [ 3435 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4941": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3434 ],
            "Y": [ 3436 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4979": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3437 ],
            "Y": [ 3438 ]
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4986": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3437 ],
            "Y": [ 3439 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4846": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3440 ],
            "B": [ 3441 ],
            "Y": [ 3442 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4847": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3443 ],
            "B": [ 3442 ],
            "Y": [ 3444 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4853": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3445 ],
            "B": [ 3441 ],
            "Y": [ 3446 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4854": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3447 ],
            "B": [ 3446 ],
            "Y": [ 3448 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4891": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3449 ],
            "B": [ 3450 ],
            "Y": [ 3451 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4892": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3452 ],
            "B": [ 3451 ],
            "Y": [ 3453 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4898": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3454 ],
            "B": [ 3450 ],
            "Y": [ 3455 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4899": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3456 ],
            "B": [ 3455 ],
            "Y": [ 3457 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4936": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3458 ],
            "B": [ 3459 ],
            "Y": [ 3460 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4937": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3461 ],
            "B": [ 3460 ],
            "Y": [ 3462 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4943": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3463 ],
            "B": [ 3459 ],
            "Y": [ 3464 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4944": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3465 ],
            "B": [ 3464 ],
            "Y": [ 3466 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4981": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3467 ],
            "B": [ 3468 ],
            "Y": [ 3469 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4982": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3470 ],
            "B": [ 3469 ],
            "Y": [ 3471 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4988": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3472 ],
            "B": [ 3468 ],
            "Y": [ 3473 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4989": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3474 ],
            "B": [ 3473 ],
            "Y": [ 3475 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4840": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3414 ],
            "Y": [ 3476 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4841": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3476 ],
            "B": [ 3477 ],
            "Y": [ 3478 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4885": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3415 ],
            "Y": [ 3479 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4886": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3479 ],
            "B": [ 3480 ],
            "Y": [ 3481 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4930": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3416 ],
            "Y": [ 3482 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4931": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3482 ],
            "B": [ 3483 ],
            "Y": [ 3484 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4975": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3417 ],
            "Y": [ 3485 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4976": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3485 ],
            "B": [ 3486 ],
            "Y": [ 3487 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4858": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3488 ],
            "B": [ 3489 ],
            "Y": [ 3490 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4859": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3490 ],
            "B": [ "1" ],
            "Y": [ 3491 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4903": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3492 ],
            "B": [ 3493 ],
            "Y": [ 3494 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4904": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3494 ],
            "B": [ "1" ],
            "Y": [ 3495 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4948": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3496 ],
            "B": [ 3497 ],
            "Y": [ 3498 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4949": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3498 ],
            "B": [ "1" ],
            "Y": [ 3499 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4993": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3500 ],
            "B": [ 3501 ],
            "Y": [ 3502 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4994": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3502 ],
            "B": [ "1" ],
            "Y": [ 3503 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260$5129": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.10-260.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3504 ],
            "B": [ "1" ],
            "Y": [ 3505 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260$5131": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.9-260.304"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3505 ],
            "B": [ 3506 ],
            "Y": [ 3507 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4837": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3508 ],
            "B": [ 3421 ],
            "Y": [ 3509 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4882": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3510 ],
            "B": [ 3423 ],
            "Y": [ 3511 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4927": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3512 ],
            "B": [ 3425 ],
            "Y": [ 3513 ]
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4972": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3514 ],
            "B": [ 3427 ],
            "Y": [ 3515 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4843": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "Y": [ 3443 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4850": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3516 ],
            "Y": [ 3447 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4888": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "Y": [ 3452 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4895": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3517 ],
            "Y": [ 3456 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4933": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "Y": [ 3461 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4940": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3518 ],
            "Y": [ 3465 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4978": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "Y": [ 3470 ]
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4985": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3519 ],
            "Y": [ 3474 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4845": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3429 ],
            "B": [ "0" ],
            "Y": [ 3440 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4852": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3430 ],
            "B": [ "1" ],
            "Y": [ 3445 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4890": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3432 ],
            "B": [ "0" ],
            "Y": [ 3449 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4897": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3433 ],
            "B": [ "1" ],
            "Y": [ 3454 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4935": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3435 ],
            "B": [ "0" ],
            "Y": [ 3458 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4942": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3436 ],
            "B": [ "1" ],
            "Y": [ 3463 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4980": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3438 ],
            "B": [ "0" ],
            "Y": [ 3467 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4987": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3439 ],
            "B": [ "1" ],
            "Y": [ 3472 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4838": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3418 ],
            "B": [ 3509 ],
            "Y": [ 3477 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4883": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3422 ],
            "B": [ 3511 ],
            "Y": [ 3480 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4928": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3424 ],
            "B": [ 3513 ],
            "Y": [ 3483 ]
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4973": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3426 ],
            "B": [ 3515 ],
            "Y": [ 3486 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4869": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3520 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4914": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3521 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4959": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3522 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$5004": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3523 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5041": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3524 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5063": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3525 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5085": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3526 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5107": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3527 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5045": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3524 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5067": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3525 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5089": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3526 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5111": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3527 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5049": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3524 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5071": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3525 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5093": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3526 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5115": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3527 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5053": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3524 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5075": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3525 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5097": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3526 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5119": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3527 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5057": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3524 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5079": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3525 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5101": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3526 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5123": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3527 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277$5141": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277.486-277.861"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ]
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278$5145": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278.382-278.727"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126$4773": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126.10-126.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3404 ],
            "B": [ 3405 ],
            "Y": [ 3528 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4857": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3441 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 3488 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4902": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3450 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 3492 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4947": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3459 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 3496 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4992": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3468 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 3500 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4835": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3508 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4880": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3510 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4925": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3512 ]
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4970": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3514 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4862": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3520, "0" ],
            "Y": [ 3529, 3530 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4866": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3520, "0" ],
            "Y": [ 3531, 3532 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4872": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, "0" ],
            "Y": [ 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4876": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, "0" ],
            "Y": [ 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4907": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3521, "0" ],
            "Y": [ 3599, 3600 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4911": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3521, "0" ],
            "Y": [ 3601, 3602 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4917": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, "0" ],
            "Y": [ 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4921": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, "0" ],
            "Y": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4952": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3522, "0" ],
            "Y": [ 3669, 3670 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4956": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3522, "0" ],
            "Y": [ 3671, 3672 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4962": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, "0" ],
            "Y": [ 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4966": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, "0" ],
            "Y": [ 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4997": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3523, "0" ],
            "Y": [ 3739, 3740 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5001": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3523, "0" ],
            "Y": [ 3741, 3742 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5007": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, "0" ],
            "Y": [ 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5011": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 33,
            "Y_WIDTH": 33
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, "0" ],
            "Y": [ 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5133": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 3,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420, "0" ],
            "Y": [ 3809, 3810, 3811 ]
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5137": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 3,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420, "0" ],
            "Y": [ 3812, 3813, 3814 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4864": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ],
            "Y": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4874": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3847, 3848 ],
            "Y": [ 3123, 3124 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4909": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880 ],
            "Y": [ 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4919": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3881, 3882 ],
            "Y": [ 3194, 3195 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4954": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914 ],
            "Y": [ 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4964": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3915, 3916 ],
            "Y": [ 3265, 3266 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4999": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948 ],
            "Y": [ 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5009": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3949, 3950 ],
            "Y": [ 3336, 3337 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5135": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982 ],
            "Y": [ 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114$4768": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114.19-114.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "Y": [ 3983 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115$4770": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115.18-115.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "Y": [ 3984, 3985, 3986, 3987 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4868": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
            "B": [ 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019 ],
            "Y": [ 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4878": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3125, 3126 ],
            "B": [ 4052, 4053 ],
            "Y": [ 4054, 4055 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4913": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191 ],
            "B": [ 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087 ],
            "Y": [ 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4923": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3196, 3197 ],
            "B": [ 4120, 4121 ],
            "Y": [ 4122, 4123 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4958": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262 ],
            "B": [ 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, 4155 ],
            "Y": [ 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4968": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3267, 3268 ],
            "B": [ 4188, 4189 ],
            "Y": [ 4190, 4191 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5003": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333 ],
            "B": [ 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223 ],
            "Y": [ 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5013": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3338, 3339 ],
            "B": [ 4256, 4257 ],
            "Y": [ 4258, 4259 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5139": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403 ],
            "B": [ 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291 ],
            "Y": [ 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114$4769": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114.19-114.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3983 ],
            "B": [ 79 ],
            "Y": [ 3504 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115$4771": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115.18-115.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3984, 3985, 3986, 3987 ],
            "B": [ 119, 120, 121, 122 ],
            "Y": [ 3489, 3493, 3497, 3501 ]
          }
        },
        "$procdff$5799": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4324 ],
            "Q": [ 78 ]
          }
        },
        "$procdff$5800": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4325, 4326, 4327 ],
            "Q": [ 80, 81, 82 ]
          }
        },
        "$procdff$5801": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359 ],
            "Q": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$procdff$5802": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391 ],
            "Q": [ 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423 ]
          }
        },
        "$procdff$5803": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4424, 4425, 4426, 4427 ],
            "Q": [ 115, 116, 117, 118 ]
          }
        },
        "$procdff$5804": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 8
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435 ],
            "Q": [ 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$procdff$5805": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4436, 4437, 4438, 4439 ],
            "Q": [ 131, 132, 133, 134 ]
          }
        },
        "$procdff$5806": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 12
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451 ],
            "Q": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
          }
        },
        "$procdff$5807": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4452, 4453, 4454, 4455 ],
            "Q": [ 147, 148, 149, 150 ]
          }
        },
        "$procdff$5808": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 128
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
            "Q": [ 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278 ]
          }
        },
        "$procdff$5809": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 128
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711 ],
            "Q": [ 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ]
          }
        },
        "$procdff$5810": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4712, 4713, 4714, 4715 ],
            "Q": [ 3428, 3431, 3434, 3437 ]
          }
        },
        "$procdff$5811": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
            "Q": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779 ]
          }
        },
        "$procdff$5812": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4780 ]
          }
        },
        "$procdff$5813": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4781 ]
          }
        },
        "$procdff$5814": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4782 ]
          }
        },
        "$procdff$5815": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4783 ]
          }
        },
        "$procdff$5816": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4784 ]
          }
        },
        "$procdff$5817": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4785 ]
          }
        },
        "$procdff$5818": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4786 ]
          }
        },
        "$procdff$5819": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "x" ],
            "Q": [ 4787 ]
          }
        },
        "$procdff$5820": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4788, 4789, 4790, 4791 ],
            "Q": [ 2219, 2220, 2221, 2222 ]
          }
        },
        "$procdff$5821": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4792, 4793 ],
            "Q": [ 3419, 3420 ]
          }
        },
        "$procdff$5822": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825 ],
            "Q": [ 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857 ]
          }
        },
        "$procmux$5151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.12-272.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.8-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889 ]
          }
        },
        "$procmux$5154": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.7-267.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.3-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921 ]
          }
        },
        "$procmux$5157": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.7-267.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.3-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921 ],
            "B": [ 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423 ],
            "S": [ 3 ],
            "Y": [ 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391 ]
          }
        },
        "$procmux$5161": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.9-275.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.5-281.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953 ],
            "S": [ 4954 ],
            "Y": [ 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986 ]
          }
        },
        "$procmux$5163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.12-272.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.8-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986 ],
            "S": [ 4 ],
            "Y": [ 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018 ]
          }
        },
        "$procmux$5166": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.7-267.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.3-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359 ]
          }
        },
        "$procmux$5170": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.9-275.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.5-281.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80, 81, 82 ],
            "B": [ 5019, 5020, 5021 ],
            "S": [ 4954 ],
            "Y": [ 5022, 5023, 5024 ]
          }
        },
        "$procmux$5172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.12-272.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.8-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80, 81, 82 ],
            "B": [ 5022, 5023, 5024 ],
            "S": [ 4 ],
            "Y": [ 5025, 5026, 5027 ]
          }
        },
        "$procmux$5175": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.7-267.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.3-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5025, 5026, 5027 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4325, 4326, 4327 ]
          }
        },
        "$procmux$5178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:280.14-280.30|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:280.10-281.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ "0" ],
            "S": [ 79 ],
            "Y": [ 5028 ]
          }
        },
        "$procmux$5181": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.9-275.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:275.5-281.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5028 ],
            "B": [ "1" ],
            "S": [ 4954 ],
            "Y": [ 5029 ]
          }
        },
        "$procmux$5183": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.12-272.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:272.8-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 5029 ],
            "S": [ 4 ],
            "Y": [ 5030 ]
          }
        },
        "$procmux$5186": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.7-267.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:267.3-282.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5030 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4324 ]
          }
        },
        "$procmux$5189": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.9-260.304|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.5-263.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 4292, 4293, 4294, 4295 ],
            "S": [ 3507 ],
            "Y": [ 411, 412, 413, 414 ]
          }
        },
        "$procmux$5192": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.9-260.304|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.5-263.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 3419, 3420 ],
            "S": [ 3507 ],
            "Y": [ 5031, 5032 ]
          }
        },
        "$procmux$5195": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.9-260.304|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.5-263.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3507 ],
            "Y": [ 4954 ]
          }
        },
        "$procmux$5199": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4786 ],
            "B": [ 3527 ],
            "S": [ 5033 ],
            "Y": [ 5034 ]
          }
        },
        "$procmux$5201": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5034 ],
            "S": [ 4 ],
            "Y": [ 5035 ]
          }
        },
        "$procmux$5204": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5035 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5036 ]
          }
        },
        "$procmux$5208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4787 ],
            "B": [ 3527 ],
            "S": [ 5033 ],
            "Y": [ 5037 ]
          }
        },
        "$procmux$5210": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5037 ],
            "S": [ 4 ],
            "Y": [ 5038 ]
          }
        },
        "$procmux$5213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5038 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5039 ]
          }
        },
        "$procmux$5217": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ],
            "B": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071 ],
            "S": [ 5033 ],
            "Y": [ 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103 ]
          }
        },
        "$procmux$5219": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ],
            "B": [ 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103 ],
            "S": [ 4 ],
            "Y": [ 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135 ]
          }
        },
        "$procmux$5222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711 ]
          }
        },
        "$procmux$5226": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ],
            "B": [ 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167 ],
            "S": [ 5168 ],
            "Y": [ 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200 ]
          }
        },
        "$procmux$5228": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ],
            "B": [ 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200 ],
            "S": [ 4 ],
            "Y": [ 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232 ]
          }
        },
        "$procmux$5231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679 ]
          }
        },
        "$procmux$5235": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246 ],
            "B": [ 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264 ],
            "S": [ 5168 ],
            "Y": [ 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296 ]
          }
        },
        "$procmux$5237": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246 ],
            "B": [ 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296 ],
            "S": [ 4 ],
            "Y": [ 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328 ]
          }
        },
        "$procmux$5240": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551 ]
          }
        },
        "$procmux$5244": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 5329 ],
            "S": [ 5168 ],
            "Y": [ 5330 ]
          }
        },
        "$procmux$5246": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 5330 ],
            "S": [ 4 ],
            "Y": [ 5331 ]
          }
        },
        "$procmux$5249": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5331 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4454 ]
          }
        },
        "$procmux$5253": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141, 142, 143 ],
            "B": [ 5332, 5333, 5334 ],
            "S": [ 5168 ],
            "Y": [ 5335, 5336, 5337 ]
          }
        },
        "$procmux$5255": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141, 142, 143 ],
            "B": [ 5335, 5336, 5337 ],
            "S": [ 4 ],
            "Y": [ 5338, 5339, 5340 ]
          }
        },
        "$procmux$5258": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5338, 5339, 5340 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4446, 4447, 4448 ]
          }
        },
        "$procmux$5262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 5341 ],
            "S": [ 5168 ],
            "Y": [ 5342 ]
          }
        },
        "$procmux$5264": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 5342 ],
            "S": [ 4 ],
            "Y": [ 5343 ]
          }
        },
        "$procmux$5267": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5343 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4438 ]
          }
        },
        "$procmux$5271": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "B": [ "0", "0" ],
            "S": [ 5168 ],
            "Y": [ 5344, 5345 ]
          }
        },
        "$procmux$5273": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "B": [ 5344, 5345 ],
            "S": [ 4 ],
            "Y": [ 5346, 5347 ]
          }
        },
        "$procmux$5276": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5346, 5347 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4432, 4433 ]
          }
        },
        "$procmux$5279": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.14-251.29|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.10-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ "0" ],
            "S": [ 121 ],
            "Y": [ 5348 ]
          }
        },
        "$procmux$5282": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5348 ],
            "B": [ "1" ],
            "S": [ 5168 ],
            "Y": [ 5349 ]
          }
        },
        "$procmux$5284": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 5349 ],
            "S": [ 4 ],
            "Y": [ 5350 ]
          }
        },
        "$procmux$5287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5350 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4426 ]
          }
        },
        "$procmux$5291": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3434 ],
            "B": [ 3526 ],
            "S": [ 5168 ],
            "Y": [ 5351 ]
          }
        },
        "$procmux$5293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3434 ],
            "B": [ 5351 ],
            "S": [ 4 ],
            "Y": [ 5352 ]
          }
        },
        "$procmux$5296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5352 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4714 ]
          }
        },
        "$procmux$5300": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4785 ],
            "B": [ 3526 ],
            "S": [ 5168 ],
            "Y": [ 5353 ]
          }
        },
        "$procmux$5302": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5353 ],
            "S": [ 4 ],
            "Y": [ 5354 ]
          }
        },
        "$procmux$5305": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5354 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5355 ]
          }
        },
        "$procmux$5309": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278 ],
            "B": [ 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ],
            "S": [ 5033 ],
            "Y": [ 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419 ]
          }
        },
        "$procmux$5311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278 ],
            "B": [ 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419 ],
            "S": [ 4 ],
            "Y": [ 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ]
          }
        },
        "$procmux$5314": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ]
          }
        },
        "$procmux$5318": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            "B": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483 ],
            "S": [ 5484 ],
            "Y": [ 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516 ]
          }
        },
        "$procmux$5320": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            "B": [ 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516 ],
            "S": [ 4 ],
            "Y": [ 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548 ]
          }
        },
        "$procmux$5323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647 ]
          }
        },
        "$procmux$5327": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214 ],
            "B": [ 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580 ],
            "S": [ 5484 ],
            "Y": [ 5581, 5582, 5583, 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ]
          }
        },
        "$procmux$5329": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214 ],
            "B": [ 5581, 5582, 5583, 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ],
            "S": [ 4 ],
            "Y": [ 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ]
          }
        },
        "$procmux$5332": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519 ]
          }
        },
        "$procmux$5336": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 5645 ],
            "S": [ 5484 ],
            "Y": [ 5646 ]
          }
        },
        "$procmux$5338": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 5646 ],
            "S": [ 4 ],
            "Y": [ 5647 ]
          }
        },
        "$procmux$5341": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5647 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4453 ]
          }
        },
        "$procmux$5345": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138, 139, 140 ],
            "B": [ 5648, 5649, 5650 ],
            "S": [ 5484 ],
            "Y": [ 5651, 5652, 5653 ]
          }
        },
        "$procmux$5347": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138, 139, 140 ],
            "B": [ 5651, 5652, 5653 ],
            "S": [ 4 ],
            "Y": [ 5654, 5655, 5656 ]
          }
        },
        "$procmux$5350": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5654, 5655, 5656 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4443, 4444, 4445 ]
          }
        },
        "$procmux$5354": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 5657 ],
            "S": [ 5484 ],
            "Y": [ 5658 ]
          }
        },
        "$procmux$5356": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 5658 ],
            "S": [ 4 ],
            "Y": [ 5659 ]
          }
        },
        "$procmux$5359": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5659 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4437 ]
          }
        },
        "$procmux$5363": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125, 126 ],
            "B": [ "0", "0" ],
            "S": [ 5484 ],
            "Y": [ 5660, 5661 ]
          }
        },
        "$procmux$5365": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125, 126 ],
            "B": [ 5660, 5661 ],
            "S": [ 4 ],
            "Y": [ 5662, 5663 ]
          }
        },
        "$procmux$5368": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5662, 5663 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4430, 4431 ]
          }
        },
        "$procmux$5371": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.14-251.29|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.10-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ "0" ],
            "S": [ 120 ],
            "Y": [ 5664 ]
          }
        },
        "$procmux$5374": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5664 ],
            "B": [ "1" ],
            "S": [ 5484 ],
            "Y": [ 5665 ]
          }
        },
        "$procmux$5376": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 5665 ],
            "S": [ 4 ],
            "Y": [ 5666 ]
          }
        },
        "$procmux$5379": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5666 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4425 ]
          }
        },
        "$procmux$5383": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3431 ],
            "B": [ 3525 ],
            "S": [ 5484 ],
            "Y": [ 5667 ]
          }
        },
        "$procmux$5385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3431 ],
            "B": [ 5667 ],
            "S": [ 4 ],
            "Y": [ 5668 ]
          }
        },
        "$procmux$5388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5668 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4713 ]
          }
        },
        "$procmux$5392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4783 ],
            "B": [ 3525 ],
            "S": [ 5484 ],
            "Y": [ 5669 ]
          }
        },
        "$procmux$5394": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5669 ],
            "S": [ 4 ],
            "Y": [ 5670 ]
          }
        },
        "$procmux$5397": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5670 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5671 ]
          }
        },
        "$procmux$5401": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 5672 ],
            "S": [ 5033 ],
            "Y": [ 5673 ]
          }
        },
        "$procmux$5403": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 5673 ],
            "S": [ 4 ],
            "Y": [ 5674 ]
          }
        },
        "$procmux$5406": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5674 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4455 ]
          }
        },
        "$procmux$5410": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310 ],
            "B": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706 ],
            "S": [ 5707 ],
            "Y": [ 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739 ]
          }
        },
        "$procmux$5412": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310 ],
            "B": [ 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739 ],
            "S": [ 4 ],
            "Y": [ 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771 ]
          }
        },
        "$procmux$5415": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615 ]
          }
        },
        "$procmux$5419": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182 ],
            "B": [ 5772, 5773, 5774, 5775, 5776, 5777, 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803 ],
            "S": [ 5707 ],
            "Y": [ 5804, 5805, 5806, 5807, 5808, 5809, 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826, 5827, 5828, 5829, 5830, 5831, 5832, 5833, 5834, 5835 ]
          }
        },
        "$procmux$5421": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182 ],
            "B": [ 5804, 5805, 5806, 5807, 5808, 5809, 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826, 5827, 5828, 5829, 5830, 5831, 5832, 5833, 5834, 5835 ],
            "S": [ 4 ],
            "Y": [ 5836, 5837, 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867 ]
          }
        },
        "$procmux$5424": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5836, 5837, 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487 ]
          }
        },
        "$procmux$5428": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 5868 ],
            "S": [ 5707 ],
            "Y": [ 5869 ]
          }
        },
        "$procmux$5430": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 5869 ],
            "S": [ 4 ],
            "Y": [ 5870 ]
          }
        },
        "$procmux$5433": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5870 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4452 ]
          }
        },
        "$procmux$5437": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135, 136, 137 ],
            "B": [ 5871, 5872, 5873 ],
            "S": [ 5707 ],
            "Y": [ 5874, 5875, 5876 ]
          }
        },
        "$procmux$5439": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135, 136, 137 ],
            "B": [ 5874, 5875, 5876 ],
            "S": [ 4 ],
            "Y": [ 5877, 5878, 5879 ]
          }
        },
        "$procmux$5442": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5877, 5878, 5879 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4440, 4441, 4442 ]
          }
        },
        "$procmux$5446": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 5880 ],
            "S": [ 5707 ],
            "Y": [ 5881 ]
          }
        },
        "$procmux$5448": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 5881 ],
            "S": [ 4 ],
            "Y": [ 5882 ]
          }
        },
        "$procmux$5451": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5882 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4436 ]
          }
        },
        "$procmux$5455": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123, 124 ],
            "B": [ "0", "0" ],
            "S": [ 5707 ],
            "Y": [ 5883, 5884 ]
          }
        },
        "$procmux$5457": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123, 124 ],
            "B": [ 5883, 5884 ],
            "S": [ 4 ],
            "Y": [ 5885, 5886 ]
          }
        },
        "$procmux$5460": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5885, 5886 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4428, 4429 ]
          }
        },
        "$procmux$5463": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.14-251.29|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.10-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ "0" ],
            "S": [ 119 ],
            "Y": [ 5887 ]
          }
        },
        "$procmux$5466": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5887 ],
            "B": [ "1" ],
            "S": [ 5707 ],
            "Y": [ 5888 ]
          }
        },
        "$procmux$5468": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 5888 ],
            "S": [ 4 ],
            "Y": [ 5889 ]
          }
        },
        "$procmux$5471": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5889 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4424 ]
          }
        },
        "$procmux$5475": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3428 ],
            "B": [ 3524 ],
            "S": [ 5707 ],
            "Y": [ 5890 ]
          }
        },
        "$procmux$5477": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3428 ],
            "B": [ 5890 ],
            "S": [ 4 ],
            "Y": [ 5891 ]
          }
        },
        "$procmux$5480": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5891 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4712 ]
          }
        },
        "$procmux$5484": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4781 ],
            "B": [ 3524 ],
            "S": [ 5707 ],
            "Y": [ 5892 ]
          }
        },
        "$procmux$5486": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5892 ],
            "S": [ 4 ],
            "Y": [ 5893 ]
          }
        },
        "$procmux$5489": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5893 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5894 ]
          }
        },
        "$procmux$5492": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 5895, 5896, 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ]
          }
        },
        "$procmux$5495": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5895, 5896, 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ]
          }
        },
        "$procmux$5498": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4787 ],
            "B": [ 5039 ],
            "S": [ 4 ],
            "Y": [ 5959 ]
          }
        },
        "$procmux$5501": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5959 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5960 ]
          }
        },
        "$procmux$5504": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4786 ],
            "B": [ 5036 ],
            "S": [ 4 ],
            "Y": [ 5961 ]
          }
        },
        "$procmux$5507": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5961 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5962 ]
          }
        },
        "$procmux$5510": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4785 ],
            "B": [ 5355 ],
            "S": [ 4 ],
            "Y": [ 5963 ]
          }
        },
        "$procmux$5513": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5963 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5964 ]
          }
        },
        "$procmux$5516": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4784 ],
            "B": [ 5965 ],
            "S": [ 4 ],
            "Y": [ 5966 ]
          }
        },
        "$procmux$5519": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5966 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5967 ]
          }
        },
        "$procmux$5522": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4783 ],
            "B": [ 5671 ],
            "S": [ 4 ],
            "Y": [ 5968 ]
          }
        },
        "$procmux$5525": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5968 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5969 ]
          }
        },
        "$procmux$5528": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4782 ],
            "B": [ 5970 ],
            "S": [ 4 ],
            "Y": [ 5971 ]
          }
        },
        "$procmux$5531": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5971 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5972 ]
          }
        },
        "$procmux$5534": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4781 ],
            "B": [ 5894 ],
            "S": [ 4 ],
            "Y": [ 5973 ]
          }
        },
        "$procmux$5537": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5973 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5974 ]
          }
        },
        "$procmux$5540": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4780 ],
            "B": [ 5975 ],
            "S": [ 4 ],
            "Y": [ 5976 ]
          }
        },
        "$procmux$5543": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5976 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5977 ]
          }
        },
        "$procmux$5546": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5960 ],
            "B": [ 4787 ],
            "S": [ 3 ],
            "Y": [ 5978 ]
          }
        },
        "$procmux$5549": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5962 ],
            "B": [ 4786 ],
            "S": [ 3 ],
            "Y": [ 5979 ]
          }
        },
        "$procmux$5552": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5964 ],
            "B": [ 4785 ],
            "S": [ 3 ],
            "Y": [ 5980 ]
          }
        },
        "$procmux$5555": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5967 ],
            "B": [ 4784 ],
            "S": [ 3 ],
            "Y": [ 5981 ]
          }
        },
        "$procmux$5558": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5969 ],
            "B": [ 4783 ],
            "S": [ 3 ],
            "Y": [ 5982 ]
          }
        },
        "$procmux$5561": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5972 ],
            "B": [ 4782 ],
            "S": [ 3 ],
            "Y": [ 5983 ]
          }
        },
        "$procmux$5564": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5974 ],
            "B": [ 4781 ],
            "S": [ 3 ],
            "Y": [ 5984 ]
          }
        },
        "$procmux$5567": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5977 ],
            "B": [ 4780 ],
            "S": [ 3 ],
            "Y": [ 5985 ]
          }
        },
        "$procmux$5570": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
            "B": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779 ],
            "S": [ 3 ],
            "Y": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ]
          }
        },
        "$procmux$5574": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4780 ],
            "B": [ 3524 ],
            "S": [ 5707 ],
            "Y": [ 5986 ]
          }
        },
        "$procmux$5576": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5986 ],
            "S": [ 4 ],
            "Y": [ 5987 ]
          }
        },
        "$procmux$5579": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5987 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5975 ]
          }
        },
        "$procmux$5583": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144, 145, 146 ],
            "B": [ 5988, 5989, 5990 ],
            "S": [ 5033 ],
            "Y": [ 5991, 5992, 5993 ]
          }
        },
        "$procmux$5585": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144, 145, 146 ],
            "B": [ 5991, 5992, 5993 ],
            "S": [ 4 ],
            "Y": [ 5994, 5995, 5996 ]
          }
        },
        "$procmux$5588": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 3
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5994, 5995, 5996 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4449, 4450, 4451 ]
          }
        },
        "$procmux$5592": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134 ],
            "B": [ 5997 ],
            "S": [ 5033 ],
            "Y": [ 5998 ]
          }
        },
        "$procmux$5594": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134 ],
            "B": [ 5998 ],
            "S": [ 4 ],
            "Y": [ 5999 ]
          }
        },
        "$procmux$5597": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5999 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4439 ]
          }
        },
        "$procmux$5601": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129, 130 ],
            "B": [ "0", "0" ],
            "S": [ 5033 ],
            "Y": [ 6000, 6001 ]
          }
        },
        "$procmux$5603": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129, 130 ],
            "B": [ 6000, 6001 ],
            "S": [ 4 ],
            "Y": [ 6002, 6003 ]
          }
        },
        "$procmux$5606": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6002, 6003 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4434, 4435 ]
          }
        },
        "$procmux$5609": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.14-251.29|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:251.10-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 118 ],
            "B": [ "0" ],
            "S": [ 122 ],
            "Y": [ 6004 ]
          }
        },
        "$procmux$5612": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6004 ],
            "B": [ "1" ],
            "S": [ 5033 ],
            "Y": [ 6005 ]
          }
        },
        "$procmux$5614": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 118 ],
            "B": [ 6005 ],
            "S": [ 4 ],
            "Y": [ 6006 ]
          }
        },
        "$procmux$5617": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6006 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4427 ]
          }
        },
        "$procmux$5621": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3437 ],
            "B": [ 3527 ],
            "S": [ 5033 ],
            "Y": [ 6007 ]
          }
        },
        "$procmux$5623": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3437 ],
            "B": [ 6007 ],
            "S": [ 4 ],
            "Y": [ 6008 ]
          }
        },
        "$procmux$5626": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6008 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 4715 ]
          }
        },
        "$procmux$5630": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4784 ],
            "B": [ 3526 ],
            "S": [ 5168 ],
            "Y": [ 6009 ]
          }
        },
        "$procmux$5632": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 6009 ],
            "S": [ 4 ],
            "Y": [ 6010 ]
          }
        },
        "$procmux$5635": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6010 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5965 ]
          }
        },
        "$procmux$5639": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.9-241.19|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:241.5-252.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4782 ],
            "B": [ 3525 ],
            "S": [ 5484 ],
            "Y": [ 6011 ]
          }
        },
        "$procmux$5641": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.12-238.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:238.8-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 6011 ],
            "S": [ 4 ],
            "Y": [ 6012 ]
          }
        },
        "$procmux$5644": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.7-228.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:228.3-253.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6012 ],
            "B": [ "x" ],
            "S": [ 3 ],
            "Y": [ 5970 ]
          }
        },
        "$procmux$5647": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3334, 3335 ],
            "B": [ 4258, 4259 ],
            "S": [ 3503 ],
            "Y": [ 6013, 6014 ]
          }
        },
        "$procmux$5650": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810 ],
            "S": [ 3503 ],
            "Y": [ 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046 ]
          }
        },
        "$procmux$5653": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3523 ],
            "S": [ 3503 ],
            "Y": [ 3527 ]
          }
        },
        "$procmux$5656": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3269 ],
            "B": [ 4224 ],
            "S": [ 3503 ],
            "Y": [ 6 ]
          }
        },
        "$procmux$5659": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3523 ],
            "S": [ 3503 ],
            "Y": [ 6047 ]
          }
        },
        "$procmux$5662": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3503 ],
            "Y": [ 5033 ]
          }
        },
        "$procmux$5665": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "S": [ 3475 ],
            "Y": [ 3523 ]
          }
        },
        "$procmux$5668": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3519 ],
            "B": [ "1" ],
            "S": [ 3475 ],
            "Y": [ 6048 ]
          }
        },
        "$procmux$5673": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3471 ],
            "Y": [ 3519 ]
          }
        },
        "$procmux$5676": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.8-215.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3487 ],
            "Y": [ 3468 ]
          }
        },
        "$procmux$5679": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3263, 3264 ],
            "B": [ 4190, 4191 ],
            "S": [ 3499 ],
            "Y": [ 3334, 3335 ]
          }
        },
        "$procmux$5682": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
            "S": [ 3499 ],
            "Y": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ]
          }
        },
        "$procmux$5685": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3522 ],
            "S": [ 3499 ],
            "Y": [ 3526 ]
          }
        },
        "$procmux$5688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3198 ],
            "B": [ 4156 ],
            "S": [ 3499 ],
            "Y": [ 3269 ]
          }
        },
        "$procmux$5691": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3522 ],
            "S": [ 3499 ],
            "Y": [ 6081 ]
          }
        },
        "$procmux$5694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3499 ],
            "Y": [ 5168 ]
          }
        },
        "$procmux$5697": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "S": [ 3466 ],
            "Y": [ 3522 ]
          }
        },
        "$procmux$5700": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3518 ],
            "B": [ "1" ],
            "S": [ 3466 ],
            "Y": [ 6082 ]
          }
        },
        "$procmux$5705": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3462 ],
            "Y": [ 3518 ]
          }
        },
        "$procmux$5708": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.8-215.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3484 ],
            "Y": [ 3459 ]
          }
        },
        "$procmux$5711": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3192, 3193 ],
            "B": [ 4122, 4123 ],
            "S": [ 3495 ],
            "Y": [ 3263, 3264 ]
          }
        },
        "$procmux$5714": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
            "S": [ 3495 ],
            "Y": [ 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114 ]
          }
        },
        "$procmux$5717": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3521 ],
            "S": [ 3495 ],
            "Y": [ 3525 ]
          }
        },
        "$procmux$5720": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3127 ],
            "B": [ 4088 ],
            "S": [ 3495 ],
            "Y": [ 3198 ]
          }
        },
        "$procmux$5723": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3521 ],
            "S": [ 3495 ],
            "Y": [ 6115 ]
          }
        },
        "$procmux$5726": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3495 ],
            "Y": [ 5484 ]
          }
        },
        "$procmux$5729": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "S": [ 3457 ],
            "Y": [ 3521 ]
          }
        },
        "$procmux$5732": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3517 ],
            "B": [ "1" ],
            "S": [ 3457 ],
            "Y": [ 6116 ]
          }
        },
        "$procmux$5737": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3453 ],
            "Y": [ 3517 ]
          }
        },
        "$procmux$5740": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.8-215.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3481 ],
            "Y": [ 3450 ]
          }
        },
        "$procmux$5743": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 4054, 4055 ],
            "S": [ 3491 ],
            "Y": [ 3192, 3193 ]
          }
        },
        "$procmux$5746": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618 ],
            "S": [ 3491 ],
            "Y": [ 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144, 6145, 6146, 6147, 6148 ]
          }
        },
        "$procmux$5749": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3520 ],
            "S": [ 3491 ],
            "Y": [ 3524 ]
          }
        },
        "$procmux$5752": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4020 ],
            "S": [ 3491 ],
            "Y": [ 3127 ]
          }
        },
        "$procmux$5755": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3520 ],
            "S": [ 3491 ],
            "Y": [ 6149 ]
          }
        },
        "$procmux$5758": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.6-223.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3491 ],
            "Y": [ 5707 ]
          }
        },
        "$procmux$5761": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "S": [ 3448 ],
            "Y": [ 3520 ]
          }
        },
        "$procmux$5764": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3516 ],
            "B": [ "1" ],
            "S": [ 3448 ],
            "Y": [ 6150 ]
          }
        },
        "$procmux$5769": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.8-189.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3444 ],
            "Y": [ 3516 ]
          }
        },
        "$procmux$5772": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.8-215.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3478 ],
            "Y": [ 3441 ]
          }
        },
        "$procmux$5775": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.12-122.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.8-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180, 6181, 6182 ]
          }
        },
        "$procmux$5778": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.7-118.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.3-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180, 6181, 6182 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213, 6214 ]
          }
        },
        "$procmux$5781": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.7-118.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.3-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213, 6214 ],
            "B": [ 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857 ],
            "S": [ 3 ],
            "Y": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825 ]
          }
        },
        "$procmux$5784": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:128.10-128.22|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:128.6-129.502"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ 6013, 6014 ],
            "S": [ 3404 ],
            "Y": [ 6215, 6216 ]
          }
        },
        "$procmux$5786": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.12-122.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.8-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3419, 3420 ],
            "B": [ 6215, 6216 ],
            "S": [ 4 ],
            "Y": [ 6217, 6218 ]
          }
        },
        "$procmux$5789": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.7-118.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.3-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6217, 6218 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4792, 4793 ]
          }
        },
        "$procmux$5792": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126.10-126.39|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126.6-127.853"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ 6219, 6220, 6221, 6222 ],
            "S": [ 3528 ],
            "Y": [ 6223, 6224, 6225, 6226 ]
          }
        },
        "$procmux$5794": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.12-122.18|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:122.8-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ 6223, 6224, 6225, 6226 ],
            "S": [ 4 ],
            "Y": [ 6227, 6228, 6229, 6230 ]
          }
        },
        "$procmux$5797": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.7-118.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:118.3-131.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6227, 6228, 6229, 6230 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 4788, 4789, 4790, 4791 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4863": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3529, 3530 ],
            "Y": [ 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4867": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3531, 3532 ],
            "Y": [ 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4873": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565 ],
            "Y": [ 3847, 3848 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4877": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598 ],
            "Y": [ 4052, 4053 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4908": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3599, 3600 ],
            "Y": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4912": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3601, 3602 ],
            "Y": [ 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4918": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635 ],
            "Y": [ 3881, 3882 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4922": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668 ],
            "Y": [ 4120, 4121 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4953": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3669, 3670 ],
            "Y": [ 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4957": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3671, 3672 ],
            "Y": [ 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, 4155 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4963": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705 ],
            "Y": [ 3915, 3916 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4967": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738 ],
            "Y": [ 4188, 4189 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4998": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3739, 3740 ],
            "Y": [ 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5002": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 2,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3741, 3742 ],
            "Y": [ 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5008": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775 ],
            "Y": [ 3949, 3950 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5012": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 1,
            "B_WIDTH": 33,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ],
            "Y": [ 4256, 4257 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5134": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 3,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3809, 3810, 3811 ],
            "Y": [ 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982 ]
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5138": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 3,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3812, 3813, 3814 ],
            "Y": [ 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5044": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ],
            "Y": [ 5880 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5048": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12 ],
            "B": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ],
            "Y": [ 5871, 5872, 5873 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5052": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002 ],
            "Y": [ 5868 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5056": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066 ],
            "Y": [ 5772, 5773, 5774, 5775, 5776, 5777, 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5060": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "B": [ 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130 ],
            "Y": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5066": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194 ],
            "Y": [ 5657 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5070": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12 ],
            "B": [ 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258 ],
            "Y": [ 5648, 5649, 5650 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5074": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322 ],
            "Y": [ 5645 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5078": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386 ],
            "Y": [ 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5082": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "B": [ 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450 ],
            "Y": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5088": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514 ],
            "Y": [ 5341 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5092": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12 ],
            "B": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
            "Y": [ 5332, 5333, 5334 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5096": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642 ],
            "Y": [ 5329 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5100": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706 ],
            "Y": [ 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5104": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "B": [ 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770 ],
            "Y": [ 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5110": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834 ],
            "Y": [ 5997 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5114": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12 ],
            "B": [ 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
            "Y": [ 5988, 5989, 5990 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5118": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962 ],
            "Y": [ 5672 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5122": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
            "Y": [ 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5126": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "B": [ 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090 ],
            "Y": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5130": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 407, 408, 409, 410 ],
            "B": [ 3419, 3420 ],
            "Y": [ 3506 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5144": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 12,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 3
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426 ],
            "B": [ 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154 ],
            "Y": [ 5019, 5020, 5021 ]
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5148": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 128,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554 ],
            "B": [ 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ],
            "Y": [ 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953 ]
          }
        },
        "$sub$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4775": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.575-127.851"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2219, 2220, 2221, 2222 ],
            "B": [ "1" ],
            "Y": [ 6231, 6232, 6233, 6234 ]
          }
        },
        "$ternary$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4776": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.281-127.851"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6231, 6232, 6233, 6234 ],
            "B": [ 2223, 2224, 2225, 2226 ],
            "S": [ 3404 ],
            "Y": [ 6219, 6220, 6221, 6222 ]
          }
        }
      },
      "netnames": {
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1179[0:0]$4804": {
          "hide_name": 1,
          "bits": [ 6115 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1585[0:0]$4818": {
          "hide_name": 1,
          "bits": [ 6081 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1991[0:0]$4832": {
          "hide_name": 1,
          "bits": [ 6047 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$773[0:0]$4790": {
          "hide_name": 1,
          "bits": [ 6149 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1245[31:0]$4805": {
          "hide_name": 1,
          "bits": [ 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1651[31:0]$4819": {
          "hide_name": 1,
          "bits": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$2057[31:0]$4833": {
          "hide_name": 1,
          "bits": [ 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$839[31:0]$4791": {
          "hide_name": 1,
          "bits": [ 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144, 6145, 6146, 6147, 6148 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:262$4554[1:0]$5128": {
          "hide_name": 1,
          "bits": [ 5031, 5032 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$0\\i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$1289.$result[0:0]$4809": {
          "hide_name": 1,
          "bits": [ 3483 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$1695.$result[0:0]$4823": {
          "hide_name": 1,
          "bits": [ 3486 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$477.$result[0:0]$4781": {
          "hide_name": 1,
          "bits": [ 3477 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$883.$result[0:0]$4795": {
          "hide_name": 1,
          "bits": [ 3480 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_matchs[0:0]": {
          "hide_name": 1,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:165.4-165.42"
          }
        },
        "$0\\i_n_reqs[3:0]": {
          "hide_name": 1,
          "bits": [ 4788, 4789, 4790, 4791 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.$result[0:0]$4796": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.found[0:0]$4800": {
          "hide_name": 1,
          "bits": [ 6116 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.ini[0:0]$4799": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.last[0:0]$4798": {
          "hide_name": 1,
          "bits": [ 3431 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i[31:0]$4802": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i[31:0]$4803": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.pass[31:0]$4801": {
          "hide_name": 1,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.vector[0:0]$4797": {
          "hide_name": 1,
          "bits": [ 3450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.$result[0:0]$4810": {
          "hide_name": 1,
          "bits": [ 3522 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.found[0:0]$4814": {
          "hide_name": 1,
          "bits": [ 6082 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.ini[0:0]$4813": {
          "hide_name": 1,
          "bits": [ 3522 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.last[0:0]$4812": {
          "hide_name": 1,
          "bits": [ 3434 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i[31:0]$4816": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i[31:0]$4817": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.pass[31:0]$4815": {
          "hide_name": 1,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.vector[0:0]$4811": {
          "hide_name": 1,
          "bits": [ 3459 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.$result[0:0]$4824": {
          "hide_name": 1,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.found[0:0]$4828": {
          "hide_name": 1,
          "bits": [ 6048 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.ini[0:0]$4827": {
          "hide_name": 1,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.last[0:0]$4826": {
          "hide_name": 1,
          "bits": [ 3437 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i[31:0]$4830": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i[31:0]$4831": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.pass[31:0]$4829": {
          "hide_name": 1,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.vector[0:0]$4825": {
          "hide_name": 1,
          "bits": [ 3468 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.$result[0:0]$4782": {
          "hide_name": 1,
          "bits": [ 3520 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.found[0:0]$4786": {
          "hide_name": 1,
          "bits": [ 6150 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.ini[0:0]$4785": {
          "hide_name": 1,
          "bits": [ 3520 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.last[0:0]$4784": {
          "hide_name": 1,
          "bits": [ 3428 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i[31:0]$4788": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i[31:0]$4789": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.pass[31:0]$4787": {
          "hide_name": 1,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.vector[0:0]$4783": {
          "hide_name": 1,
          "bits": [ 3441 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_req_hss[0:0]": {
          "hide_name": 1,
          "bits": [ 3404 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\i_req_readys[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_resp_avails[0:0]": {
          "hide_name": 1,
          "bits": [ 3504 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\i_resp_datas[31:0]": {
          "hide_name": 1,
          "bits": [ 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$0\\i_resp_hss[0:0]": {
          "hide_name": 1,
          "bits": [ 3405 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\i_resp_statuss[2:0]": {
          "hide_name": 1,
          "bits": [ 4325, 4326, 4327 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$0\\i_resp_valids[0:0]": {
          "hide_name": 1,
          "bits": [ 4324 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$0\\i_tgts[1:0]": {
          "hide_name": 1,
          "bits": [ 4792, 4793 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          }
        },
        "$0\\i_tgts_nxt[1:0]": {
          "hide_name": 1,
          "bits": [ 6013, 6014 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\i_xfers[0:0]": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$0\\sv2v_autoblock_1.i[31:0]": {
          "hide_name": 1,
          "bits": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          }
        },
        "$0\\sv2v_autoblock_10.i[31:0]": {
          "hide_name": 1,
          "bits": [ 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.i_req_mask[0:0]$4778": {
          "hide_name": 1,
          "bits": [ 3441 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.ini[0:0]$4779": {
          "hide_name": 1,
          "bits": [ 3520 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.sv2v_autoblock_7.i[31:0]$4780": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.i_req_mask[0:0]$4792": {
          "hide_name": 1,
          "bits": [ 3450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.ini[0:0]$4793": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.sv2v_autoblock_7.i[31:0]$4794": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.i_req_mask[0:0]$4806": {
          "hide_name": 1,
          "bits": [ 3459 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.ini[0:0]$4807": {
          "hide_name": 1,
          "bits": [ 3522 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.sv2v_autoblock_7.i[31:0]$4808": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.i_req_mask[0:0]$4820": {
          "hide_name": 1,
          "bits": [ 3468 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.ini[0:0]$4821": {
          "hide_name": 1,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.sv2v_autoblock_7.i[31:0]$4822": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_5.t[31:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\sv2v_autoblock_8.t[31:0]": {
          "hide_name": 1,
          "bits": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_autoblock_9.i[31:0]": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.$result[0:0]$5015": {
          "hide_name": 1,
          "bits": [ 5985 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.inp[0:0]$5016": {
          "hide_name": 1,
          "bits": [ 5984 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.$result[0:0]$5017": {
          "hide_name": 1,
          "bits": [ 5983 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.inp[0:0]$5018": {
          "hide_name": 1,
          "bits": [ 5982 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.$result[0:0]$5019": {
          "hide_name": 1,
          "bits": [ 5981 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.inp[0:0]$5020": {
          "hide_name": 1,
          "bits": [ 5980 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.$result[0:0]$5021": {
          "hide_name": 1,
          "bits": [ 5979 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.inp[0:0]$5022": {
          "hide_name": 1,
          "bits": [ 5978 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_inis[3:0]": {
          "hide_name": 1,
          "bits": [ 4712, 4713, 4714, 4715 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_inis_nxt[3:0]": {
          "hide_name": 1,
          "bits": [ 3524, 3525, 3526, 3527 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$0\\t_req_avails[3:0]": {
          "hide_name": 1,
          "bits": [ 3489, 3493, 3497, 3501 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\t_req_cxus[7:0]": {
          "hide_name": 1,
          "bits": [ 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_data0s[127:0]": {
          "hide_name": 1,
          "bits": [ 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_data1s[127:0]": {
          "hide_name": 1,
          "bits": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_funcs[11:0]": {
          "hide_name": 1,
          "bits": [ 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_hss[3:0]": {
          "hide_name": 1,
          "bits": [ 3406, 3407, 3408, 3409 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\t_req_insns[3:0]": {
          "hide_name": 1,
          "bits": [ 4452, 4453, 4454, 4455 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_states[3:0]": {
          "hide_name": 1,
          "bits": [ 4436, 4437, 4438, 4439 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_req_valids[3:0]": {
          "hide_name": 1,
          "bits": [ 4424, 4425, 4426, 4427 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$0\\t_resp_hss[3:0]": {
          "hide_name": 1,
          "bits": [ 3410, 3411, 3412, 3413 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:109.2-116.5"
          }
        },
        "$0\\t_resp_readys[3:0]": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$0\\t_xfers[3:0]": {
          "hide_name": 1,
          "bits": [ 5707, 5484, 5168, 5033 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1179[0:0]$4905": {
          "hide_name": 1,
          "bits": [ 6115 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1585[0:0]$4950": {
          "hide_name": 1,
          "bits": [ 6081 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1991[0:0]$4995": {
          "hide_name": 1,
          "bits": [ 6047 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$773[0:0]$4860": {
          "hide_name": 1,
          "bits": [ 6149 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1245[31:0]$4906": {
          "hide_name": 1,
          "bits": [ 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1651[31:0]$4951": {
          "hide_name": 1,
          "bits": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$2057[31:0]$4996": {
          "hide_name": 1,
          "bits": [ 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$839[31:0]$4861": {
          "hide_name": 1,
          "bits": [ 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144, 6145, 6146, 6147, 6148 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:262$4554[1:0]$5132": {
          "hide_name": 1,
          "bits": [ 5031, 5032 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.found[0:0]$4894": {
          "hide_name": 1,
          "bits": [ 3517 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.ini[0:0]$4893": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.found[0:0]$4939": {
          "hide_name": 1,
          "bits": [ 3518 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.ini[0:0]$4938": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.found[0:0]$4984": {
          "hide_name": 1,
          "bits": [ 3519 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.ini[0:0]$4983": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.found[0:0]$4849": {
          "hide_name": 1,
          "bits": [ 3516 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.ini[0:0]$4848": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_req_readys[0:0]": {
          "hide_name": 1,
          "bits": [ 3127 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_tgts_nxt[1:0]": {
          "hide_name": 1,
          "bits": [ 3192, 3193 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\i_xfers[0:0]": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$1\\sv2v_autoblock_1.i[31:0]": {
          "hide_name": 1,
          "bits": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          }
        },
        "$1\\sv2v_autoblock_10.i[31:0]": {
          "hide_name": 1,
          "bits": [ 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$1\\sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.i_req_mask[0:0]$4842": {
          "hide_name": 1,
          "bits": [ 3441 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.i_req_mask[0:0]$4887": {
          "hide_name": 1,
          "bits": [ 3450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.i_req_mask[0:0]$4932": {
          "hide_name": 1,
          "bits": [ 3459 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.i_req_mask[0:0]$4977": {
          "hide_name": 1,
          "bits": [ 3468 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\sv2v_autoblock_8.t[31:0]": {
          "hide_name": 1,
          "bits": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.$result[0:0]$5023": {
          "hide_name": 1,
          "bits": [ 5985 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.inp[0:0]$5024": {
          "hide_name": 1,
          "bits": [ 5984 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.$result[0:0]$5025": {
          "hide_name": 1,
          "bits": [ 5983 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.inp[0:0]$5026": {
          "hide_name": 1,
          "bits": [ 5982 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.$result[0:0]$5027": {
          "hide_name": 1,
          "bits": [ 5981 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.inp[0:0]$5028": {
          "hide_name": 1,
          "bits": [ 5980 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.$result[0:0]$5029": {
          "hide_name": 1,
          "bits": [ 5979 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.inp[0:0]$5030": {
          "hide_name": 1,
          "bits": [ 5978 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$1\\t_inis_nxt[0:0]": {
          "hide_name": 1,
          "bits": [ 3524 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$1\\t_resp_readys[3:0]": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:254.2-265.5"
          }
        },
        "$1\\t_xfers[0:0]": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.found[0:0]$4901": {
          "hide_name": 1,
          "bits": [ 6116 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.ini[0:0]$4900": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.found[0:0]$4946": {
          "hide_name": 1,
          "bits": [ 6082 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.ini[0:0]$4945": {
          "hide_name": 1,
          "bits": [ 3522 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.found[0:0]$4991": {
          "hide_name": 1,
          "bits": [ 6048 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.ini[0:0]$4990": {
          "hide_name": 1,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.found[0:0]$4856": {
          "hide_name": 1,
          "bits": [ 6150 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.ini[0:0]$4855": {
          "hide_name": 1,
          "bits": [ 3520 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_req_readys[0:0]": {
          "hide_name": 1,
          "bits": [ 3198 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\i_tgts_nxt[1:0]": {
          "hide_name": 1,
          "bits": [ 3263, 3264 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\sv2v_autoblock_1.i[31:0]": {
          "hide_name": 1,
          "bits": [ 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213, 6214 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:117.2-131.6"
          }
        },
        "$2\\sv2v_autoblock_10.i[31:0]": {
          "hide_name": 1,
          "bits": [ 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:266.2-282.6"
          }
        },
        "$2\\sv2v_autoblock_8.t[31:0]": {
          "hide_name": 1,
          "bits": [ 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.$result[0:0]$5031": {
          "hide_name": 1,
          "bits": [ 5977 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.inp[0:0]$5032": {
          "hide_name": 1,
          "bits": [ 5974 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.$result[0:0]$5033": {
          "hide_name": 1,
          "bits": [ 5972 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.inp[0:0]$5034": {
          "hide_name": 1,
          "bits": [ 5969 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.$result[0:0]$5035": {
          "hide_name": 1,
          "bits": [ 5967 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.inp[0:0]$5036": {
          "hide_name": 1,
          "bits": [ 5964 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.$result[0:0]$5037": {
          "hide_name": 1,
          "bits": [ 5962 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.inp[0:0]$5038": {
          "hide_name": 1,
          "bits": [ 5960 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$2\\t_inis_nxt[1:1]": {
          "hide_name": 1,
          "bits": [ 3525 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$2\\t_xfers[1:1]": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$3\\i_req_readys[0:0]": {
          "hide_name": 1,
          "bits": [ 3269 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$3\\i_tgts_nxt[1:0]": {
          "hide_name": 1,
          "bits": [ 3334, 3335 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.$result[0:0]$5039": {
          "hide_name": 1,
          "bits": [ 5975 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.inp[0:0]$5040": {
          "hide_name": 1,
          "bits": [ 5894 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.$result[0:0]$5061": {
          "hide_name": 1,
          "bits": [ 5970 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.inp[0:0]$5062": {
          "hide_name": 1,
          "bits": [ 5671 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.$result[0:0]$5083": {
          "hide_name": 1,
          "bits": [ 5965 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.inp[0:0]$5084": {
          "hide_name": 1,
          "bits": [ 5355 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.$result[0:0]$5105": {
          "hide_name": 1,
          "bits": [ 5036 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.inp[0:0]$5106": {
          "hide_name": 1,
          "bits": [ 5039 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:227.2-253.6"
          }
        },
        "$3\\t_inis_nxt[2:2]": {
          "hide_name": 1,
          "bits": [ 3526 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$3\\t_xfers[2:2]": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$4\\i_req_readys[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$4\\i_tgts_nxt[1:0]": {
          "hide_name": 1,
          "bits": [ 6013, 6014 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$4\\t_inis_nxt[3:3]": {
          "hide_name": 1,
          "bits": [ 3527 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$4\\t_xfers[3:3]": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:199.2-226.5"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4871_Y": {
          "hide_name": 1,
          "bits": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4916_Y": {
          "hide_name": 1,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4961_Y": {
          "hide_name": 1,
          "bits": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5006_Y": {
          "hide_name": 1,
          "bits": [ 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5043_Y": {
          "hide_name": 1,
          "bits": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5047_Y": {
          "hide_name": 1,
          "bits": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5051_Y": {
          "hide_name": 1,
          "bits": [ 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5055_Y": {
          "hide_name": 1,
          "bits": [ 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5059_Y": {
          "hide_name": 1,
          "bits": [ 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5065_Y": {
          "hide_name": 1,
          "bits": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5069_Y": {
          "hide_name": 1,
          "bits": [ 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5073_Y": {
          "hide_name": 1,
          "bits": [ 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5077_Y": {
          "hide_name": 1,
          "bits": [ 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5081_Y": {
          "hide_name": 1,
          "bits": [ 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5087_Y": {
          "hide_name": 1,
          "bits": [ 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5091_Y": {
          "hide_name": 1,
          "bits": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5095_Y": {
          "hide_name": 1,
          "bits": [ 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5099_Y": {
          "hide_name": 1,
          "bits": [ 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5103_Y": {
          "hide_name": 1,
          "bits": [ 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5109_Y": {
          "hide_name": 1,
          "bits": [ 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5113_Y": {
          "hide_name": 1,
          "bits": [ 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5117_Y": {
          "hide_name": 1,
          "bits": [ 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5121_Y": {
          "hide_name": 1,
          "bits": [ 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5125_Y": {
          "hide_name": 1,
          "bits": [ 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5143_Y": {
          "hide_name": 1,
          "bits": [ 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5147_Y": {
          "hide_name": 1,
          "bits": [ 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4774_Y": {
          "hide_name": 1,
          "bits": [ 2223, 2224, 2225, 2226 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.296-127.572"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4870_Y": {
          "hide_name": 1,
          "bits": [ 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4915_Y": {
          "hide_name": 1,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4960_Y": {
          "hide_name": 1,
          "bits": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$5005_Y": {
          "hide_name": 1,
          "bits": [ 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.18-222.169"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5042_Y": {
          "hide_name": 1,
          "bits": [ 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5064_Y": {
          "hide_name": 1,
          "bits": [ 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5086_Y": {
          "hide_name": 1,
          "bits": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5108_Y": {
          "hide_name": 1,
          "bits": [ 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.344-245.784"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5046_Y": {
          "hide_name": 1,
          "bits": [ 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5068_Y": {
          "hide_name": 1,
          "bits": [ 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5090_Y": {
          "hide_name": 1,
          "bits": [ 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5112_Y": {
          "hide_name": 1,
          "bits": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.334-246.769"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5050_Y": {
          "hide_name": 1,
          "bits": [ 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5072_Y": {
          "hide_name": 1,
          "bits": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5094_Y": {
          "hide_name": 1,
          "bits": [ 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5116_Y": {
          "hide_name": 1,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.310-247.730"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5054_Y": {
          "hide_name": 1,
          "bits": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5076_Y": {
          "hide_name": 1,
          "bits": [ 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5098_Y": {
          "hide_name": 1,
          "bits": [ 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5120_Y": {
          "hide_name": 1,
          "bits": [ 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.312-248.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5058_Y": {
          "hide_name": 1,
          "bits": [ 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5080_Y": {
          "hide_name": 1,
          "bits": [ 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5102_Y": {
          "hide_name": 1,
          "bits": [ 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5124_Y": {
          "hide_name": 1,
          "bits": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.312-249.732"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277$5142_Y": {
          "hide_name": 1,
          "bits": [ 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277.396-277.862"
          }
        },
        "$add$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278$5146_Y": {
          "hide_name": 1,
          "bits": [ 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278.312-278.728"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4865_Y": {
          "hide_name": 1,
          "bits": [ 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4875_Y": {
          "hide_name": 1,
          "bits": [ 3125, 3126 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4910_Y": {
          "hide_name": 1,
          "bits": [ 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4920_Y": {
          "hide_name": 1,
          "bits": [ 3196, 3197 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4955_Y": {
          "hide_name": 1,
          "bits": [ 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4965_Y": {
          "hide_name": 1,
          "bits": [ 3267, 3268 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5000_Y": {
          "hide_name": 1,
          "bits": [ 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5010_Y": {
          "hide_name": 1,
          "bits": [ 3338, 3339 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5136_Y": {
          "hide_name": 1,
          "bits": [ 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:110$4764_Y": {
          "hide_name": 1,
          "bits": [ 3404 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:110.15-110.42"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:111$4765_Y": {
          "hide_name": 1,
          "bits": [ 3405 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:111.16-111.45"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:112$4766_Y": {
          "hide_name": 1,
          "bits": [ 3406, 3407, 3408, 3409 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:112.15-112.42"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:113$4767_Y": {
          "hide_name": 1,
          "bits": [ 3410, 3411, 3412, 3413 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:113.16-113.45"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1179": {
          "hide_name": 1,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1585": {
          "hide_name": 1,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$1991": {
          "hide_name": 1,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:220$773": {
          "hide_name": 1,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1245": {
          "hide_name": 1,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$1651": {
          "hide_name": 1,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$2057": {
          "hide_name": 1,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$839": {
          "hide_name": 1,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$bitselwrite$pos$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:262$4554": {
          "hide_name": 1,
          "bits": [ "x", "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4839_Y": {
          "hide_name": 1,
          "bits": [ 3414 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4884_Y": {
          "hide_name": 1,
          "bits": [ 3415 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4929_Y": {
          "hide_name": 1,
          "bits": [ 3416 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4974_Y": {
          "hide_name": 1,
          "bits": [ 3417 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.33-214.358"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4834_Y": {
          "hide_name": 1,
          "bits": [ 3418 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4836_Y": {
          "hide_name": 1,
          "bits": [ 3421 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4879_Y": {
          "hide_name": 1,
          "bits": [ 3422 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4881_Y": {
          "hide_name": 1,
          "bits": [ 3423 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4924_Y": {
          "hide_name": 1,
          "bits": [ 3424 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4926_Y": {
          "hide_name": 1,
          "bits": [ 3425 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4969_Y": {
          "hide_name": 1,
          "bits": [ 3426 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.17-97.308"
          }
        },
        "$eq$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4971_Y": {
          "hide_name": 1,
          "bits": [ 3427 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.621-97.886"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4844_Y": {
          "hide_name": 1,
          "bits": [ 3429 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4851_Y": {
          "hide_name": 1,
          "bits": [ 3430 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4889_Y": {
          "hide_name": 1,
          "bits": [ 3432 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4896_Y": {
          "hide_name": 1,
          "bits": [ 3433 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4934_Y": {
          "hide_name": 1,
          "bits": [ 3435 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4941_Y": {
          "hide_name": 1,
          "bits": [ 3436 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4979_Y": {
          "hide_name": 1,
          "bits": [ 3438 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$gt$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4986_Y": {
          "hide_name": 1,
          "bits": [ 3439 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.25-186.33"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4846_Y": {
          "hide_name": 1,
          "bits": [ 3442 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4847_Y": {
          "hide_name": 1,
          "bits": [ 3444 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4853_Y": {
          "hide_name": 1,
          "bits": [ 3446 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4854_Y": {
          "hide_name": 1,
          "bits": [ 3448 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4891_Y": {
          "hide_name": 1,
          "bits": [ 3451 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4892_Y": {
          "hide_name": 1,
          "bits": [ 3453 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4898_Y": {
          "hide_name": 1,
          "bits": [ 3455 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4899_Y": {
          "hide_name": 1,
          "bits": [ 3457 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4936_Y": {
          "hide_name": 1,
          "bits": [ 3460 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4937_Y": {
          "hide_name": 1,
          "bits": [ 3462 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4943_Y": {
          "hide_name": 1,
          "bits": [ 3464 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4944_Y": {
          "hide_name": 1,
          "bits": [ 3466 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4981_Y": {
          "hide_name": 1,
          "bits": [ 3469 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4982_Y": {
          "hide_name": 1,
          "bits": [ 3471 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4988_Y": {
          "hide_name": 1,
          "bits": [ 3473 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.23-186.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4989_Y": {
          "hide_name": 1,
          "bits": [ 3475 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.64"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4840_Y": {
          "hide_name": 1,
          "bits": [ 3476 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4841_Y": {
          "hide_name": 1,
          "bits": [ 3478 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4885_Y": {
          "hide_name": 1,
          "bits": [ 3479 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4886_Y": {
          "hide_name": 1,
          "bits": [ 3481 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4930_Y": {
          "hide_name": 1,
          "bits": [ 3482 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4931_Y": {
          "hide_name": 1,
          "bits": [ 3484 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4975_Y": {
          "hide_name": 1,
          "bits": [ 3485 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.13-214.359"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$4976_Y": {
          "hide_name": 1,
          "bits": [ 3487 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214.12-214.380"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4858_Y": {
          "hide_name": 1,
          "bits": [ 3490 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4859_Y": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4903_Y": {
          "hide_name": 1,
          "bits": [ 3494 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4904_Y": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4948_Y": {
          "hide_name": 1,
          "bits": [ 3498 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4949_Y": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4993_Y": {
          "hide_name": 1,
          "bits": [ 3502 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.11-218.47"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4994_Y": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.10-218.63"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260$5129_Y": {
          "hide_name": 1,
          "bits": [ 3505 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.10-260.41"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260$5131_Y": {
          "hide_name": 1,
          "bits": [ 3507 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:260.9-260.304"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4837_Y": {
          "hide_name": 1,
          "bits": [ 3509 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4882_Y": {
          "hide_name": 1,
          "bits": [ 3511 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4927_Y": {
          "hide_name": 1,
          "bits": [ 3513 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          }
        },
        "$logic_and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4972_Y": {
          "hide_name": 1,
          "bits": [ 3515 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.314-97.887"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4843_Y": {
          "hide_name": 1,
          "bits": [ 3443 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4850_Y": {
          "hide_name": 1,
          "bits": [ 3447 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4888_Y": {
          "hide_name": 1,
          "bits": [ 3452 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4895_Y": {
          "hide_name": 1,
          "bits": [ 3456 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4933_Y": {
          "hide_name": 1,
          "bits": [ 3461 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4940_Y": {
          "hide_name": 1,
          "bits": [ 3465 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4978_Y": {
          "hide_name": 1,
          "bits": [ 3470 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4985_Y": {
          "hide_name": 1,
          "bits": [ 3474 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.12-186.18"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4845_Y": {
          "hide_name": 1,
          "bits": [ 3440 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4852_Y": {
          "hide_name": 1,
          "bits": [ 3445 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4890_Y": {
          "hide_name": 1,
          "bits": [ 3449 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4897_Y": {
          "hide_name": 1,
          "bits": [ 3454 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4935_Y": {
          "hide_name": 1,
          "bits": [ 3458 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4942_Y": {
          "hide_name": 1,
          "bits": [ 3463 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4980_Y": {
          "hide_name": 1,
          "bits": [ 3467 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186$4987_Y": {
          "hide_name": 1,
          "bits": [ 3472 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:186.24-186.49"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4838_Y": {
          "hide_name": 1,
          "bits": [ 3477 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4883_Y": {
          "hide_name": 1,
          "bits": [ 3480 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4928_Y": {
          "hide_name": 1,
          "bits": [ 3483 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          }
        },
        "$logic_or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4973_Y": {
          "hide_name": 1,
          "bits": [ 3486 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.16-97.888"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4869_Y": {
          "hide_name": 1,
          "bits": [ 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4914_Y": {
          "hide_name": 1,
          "bits": [ 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$4959_Y": {
          "hide_name": 1,
          "bits": [ 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222$5004_Y": {
          "hide_name": 1,
          "bits": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:222.78-222.168"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5041_Y": {
          "hide_name": 1,
          "bits": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5063_Y": {
          "hide_name": 1,
          "bits": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5085_Y": {
          "hide_name": 1,
          "bits": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245$5107_Y": {
          "hide_name": 1,
          "bits": [ 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:245.422-245.783"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5045_Y": {
          "hide_name": 1,
          "bits": [ 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5067_Y": {
          "hide_name": 1,
          "bits": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5089_Y": {
          "hide_name": 1,
          "bits": [ 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246$5111_Y": {
          "hide_name": 1,
          "bits": [ 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:246.410-246.768"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5049_Y": {
          "hide_name": 1,
          "bits": [ 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5071_Y": {
          "hide_name": 1,
          "bits": [ 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5093_Y": {
          "hide_name": 1,
          "bits": [ 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247$5115_Y": {
          "hide_name": 1,
          "bits": [ 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:247.380-247.729"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5053_Y": {
          "hide_name": 1,
          "bits": [ 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5075_Y": {
          "hide_name": 1,
          "bits": [ 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5097_Y": {
          "hide_name": 1,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248$5119_Y": {
          "hide_name": 1,
          "bits": [ 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:248.382-248.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5057_Y": {
          "hide_name": 1,
          "bits": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5079_Y": {
          "hide_name": 1,
          "bits": [ 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5101_Y": {
          "hide_name": 1,
          "bits": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249$5123_Y": {
          "hide_name": 1,
          "bits": [ 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:249.382-249.731"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277$5141_Y": {
          "hide_name": 1,
          "bits": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:277.486-277.861"
          }
        },
        "$mul$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278$5145_Y": {
          "hide_name": 1,
          "bits": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:278.382-278.727"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126$4773_Y": {
          "hide_name": 1,
          "bits": [ 3528 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:126.10-126.39"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4857_Y": {
          "hide_name": 1,
          "bits": [ 3488 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4902_Y": {
          "hide_name": 1,
          "bits": [ 3492 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4947_Y": {
          "hide_name": 1,
          "bits": [ 3496 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218$4992_Y": {
          "hide_name": 1,
          "bits": [ 3500 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:218.12-218.27"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4835_Y": {
          "hide_name": 1,
          "bits": [ 3508 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4880_Y": {
          "hide_name": 1,
          "bits": [ 3510 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4925_Y": {
          "hide_name": 1,
          "bits": [ 3512 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          }
        },
        "$ne$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97$4970_Y": {
          "hide_name": 1,
          "bits": [ 3514 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:97.315-97.615"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4862_Y": {
          "hide_name": 1,
          "bits": [ 3529, 3530 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4866_Y": {
          "hide_name": 1,
          "bits": [ 3531, 3532 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4872_Y": {
          "hide_name": 1,
          "bits": [ 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4876_Y": {
          "hide_name": 1,
          "bits": [ 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4907_Y": {
          "hide_name": 1,
          "bits": [ 3599, 3600 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4911_Y": {
          "hide_name": 1,
          "bits": [ 3601, 3602 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4917_Y": {
          "hide_name": 1,
          "bits": [ 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4921_Y": {
          "hide_name": 1,
          "bits": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4952_Y": {
          "hide_name": 1,
          "bits": [ 3669, 3670 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4956_Y": {
          "hide_name": 1,
          "bits": [ 3671, 3672 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4962_Y": {
          "hide_name": 1,
          "bits": [ 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4966_Y": {
          "hide_name": 1,
          "bits": [ 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4997_Y": {
          "hide_name": 1,
          "bits": [ 3739, 3740 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5001_Y": {
          "hide_name": 1,
          "bits": [ 3741, 3742 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5007_Y": {
          "hide_name": 1,
          "bits": [ 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5011_Y": {
          "hide_name": 1,
          "bits": [ 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5133_Y": {
          "hide_name": 1,
          "bits": [ 3809, 3810, 3811 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$neg$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5137_Y": {
          "hide_name": 1,
          "bits": [ 3812, 3813, 3814 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4864_Y": {
          "hide_name": 1,
          "bits": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4874_Y": {
          "hide_name": 1,
          "bits": [ 3123, 3124 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4909_Y": {
          "hide_name": 1,
          "bits": [ 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4919_Y": {
          "hide_name": 1,
          "bits": [ 3194, 3195 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4954_Y": {
          "hide_name": 1,
          "bits": [ 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4964_Y": {
          "hide_name": 1,
          "bits": [ 3265, 3266 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4999_Y": {
          "hide_name": 1,
          "bits": [ 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5009_Y": {
          "hide_name": 1,
          "bits": [ 3336, 3337 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5135_Y": {
          "hide_name": 1,
          "bits": [ 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114$4768_Y": {
          "hide_name": 1,
          "bits": [ 3983 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114.19-114.33"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115$4770_Y": {
          "hide_name": 1,
          "bits": [ 3984, 3985, 3986, 3987 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115.18-115.31"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4868_Y": {
          "hide_name": 1,
          "bits": [ 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4878_Y": {
          "hide_name": 1,
          "bits": [ 4054, 4055 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4913_Y": {
          "hide_name": 1,
          "bits": [ 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4923_Y": {
          "hide_name": 1,
          "bits": [ 4122, 4123 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4958_Y": {
          "hide_name": 1,
          "bits": [ 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4968_Y": {
          "hide_name": 1,
          "bits": [ 4190, 4191 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5003_Y": {
          "hide_name": 1,
          "bits": [ 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5013_Y": {
          "hide_name": 1,
          "bits": [ 4258, 4259 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5139_Y": {
          "hide_name": 1,
          "bits": [ 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114$4769_Y": {
          "hide_name": 1,
          "bits": [ 3504 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:114.19-114.49"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115$4771_Y": {
          "hide_name": 1,
          "bits": [ 3489, 3493, 3497, 3501 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:115.18-115.46"
          }
        },
        "$procmux$5151_Y": {
          "hide_name": 1,
          "bits": [ 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889 ],
          "attributes": {
          }
        },
        "$procmux$5152_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5154_Y": {
          "hide_name": 1,
          "bits": [ 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921 ],
          "attributes": {
          }
        },
        "$procmux$5155_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5157_Y": {
          "hide_name": 1,
          "bits": [ 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391 ],
          "attributes": {
          }
        },
        "$procmux$5158_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5161_Y": {
          "hide_name": 1,
          "bits": [ 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986 ],
          "attributes": {
          }
        },
        "$procmux$5162_CMP": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
          }
        },
        "$procmux$5163_Y": {
          "hide_name": 1,
          "bits": [ 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018 ],
          "attributes": {
          }
        },
        "$procmux$5164_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5166_Y": {
          "hide_name": 1,
          "bits": [ 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359 ],
          "attributes": {
          }
        },
        "$procmux$5167_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5170_Y": {
          "hide_name": 1,
          "bits": [ 5022, 5023, 5024 ],
          "attributes": {
          }
        },
        "$procmux$5171_CMP": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
          }
        },
        "$procmux$5172_Y": {
          "hide_name": 1,
          "bits": [ 5025, 5026, 5027 ],
          "attributes": {
          }
        },
        "$procmux$5173_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5175_Y": {
          "hide_name": 1,
          "bits": [ 4325, 4326, 4327 ],
          "attributes": {
          }
        },
        "$procmux$5176_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5178_Y": {
          "hide_name": 1,
          "bits": [ 5028 ],
          "attributes": {
          }
        },
        "$procmux$5179_CMP": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$procmux$5181_Y": {
          "hide_name": 1,
          "bits": [ 5029 ],
          "attributes": {
          }
        },
        "$procmux$5182_CMP": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
          }
        },
        "$procmux$5183_Y": {
          "hide_name": 1,
          "bits": [ 5030 ],
          "attributes": {
          }
        },
        "$procmux$5184_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5186_Y": {
          "hide_name": 1,
          "bits": [ 4324 ],
          "attributes": {
          }
        },
        "$procmux$5187_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5189_Y": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414 ],
          "attributes": {
          }
        },
        "$procmux$5190_CMP": {
          "hide_name": 1,
          "bits": [ 3507 ],
          "attributes": {
          }
        },
        "$procmux$5192_Y": {
          "hide_name": 1,
          "bits": [ 5031, 5032 ],
          "attributes": {
          }
        },
        "$procmux$5193_CMP": {
          "hide_name": 1,
          "bits": [ 3507 ],
          "attributes": {
          }
        },
        "$procmux$5195_Y": {
          "hide_name": 1,
          "bits": [ 4954 ],
          "attributes": {
          }
        },
        "$procmux$5196_CMP": {
          "hide_name": 1,
          "bits": [ 3507 ],
          "attributes": {
          }
        },
        "$procmux$5199_Y": {
          "hide_name": 1,
          "bits": [ 5034 ],
          "attributes": {
          }
        },
        "$procmux$5200_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5201_Y": {
          "hide_name": 1,
          "bits": [ 5035 ],
          "attributes": {
          }
        },
        "$procmux$5202_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5204_Y": {
          "hide_name": 1,
          "bits": [ 5036 ],
          "attributes": {
          }
        },
        "$procmux$5205_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5208_Y": {
          "hide_name": 1,
          "bits": [ 5037 ],
          "attributes": {
          }
        },
        "$procmux$5209_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5210_Y": {
          "hide_name": 1,
          "bits": [ 5038 ],
          "attributes": {
          }
        },
        "$procmux$5211_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5213_Y": {
          "hide_name": 1,
          "bits": [ 5039 ],
          "attributes": {
          }
        },
        "$procmux$5214_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5217_Y": {
          "hide_name": 1,
          "bits": [ 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103 ],
          "attributes": {
          }
        },
        "$procmux$5218_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5219_Y": {
          "hide_name": 1,
          "bits": [ 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135 ],
          "attributes": {
          }
        },
        "$procmux$5220_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5222_Y": {
          "hide_name": 1,
          "bits": [ 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711 ],
          "attributes": {
          }
        },
        "$procmux$5223_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5226_Y": {
          "hide_name": 1,
          "bits": [ 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200 ],
          "attributes": {
          }
        },
        "$procmux$5227_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5228_Y": {
          "hide_name": 1,
          "bits": [ 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232 ],
          "attributes": {
          }
        },
        "$procmux$5229_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5231_Y": {
          "hide_name": 1,
          "bits": [ 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679 ],
          "attributes": {
          }
        },
        "$procmux$5232_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5235_Y": {
          "hide_name": 1,
          "bits": [ 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296 ],
          "attributes": {
          }
        },
        "$procmux$5236_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5237_Y": {
          "hide_name": 1,
          "bits": [ 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328 ],
          "attributes": {
          }
        },
        "$procmux$5238_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5240_Y": {
          "hide_name": 1,
          "bits": [ 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551 ],
          "attributes": {
          }
        },
        "$procmux$5241_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5244_Y": {
          "hide_name": 1,
          "bits": [ 5330 ],
          "attributes": {
          }
        },
        "$procmux$5245_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5246_Y": {
          "hide_name": 1,
          "bits": [ 5331 ],
          "attributes": {
          }
        },
        "$procmux$5247_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5249_Y": {
          "hide_name": 1,
          "bits": [ 4454 ],
          "attributes": {
          }
        },
        "$procmux$5250_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5253_Y": {
          "hide_name": 1,
          "bits": [ 5335, 5336, 5337 ],
          "attributes": {
          }
        },
        "$procmux$5254_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5255_Y": {
          "hide_name": 1,
          "bits": [ 5338, 5339, 5340 ],
          "attributes": {
          }
        },
        "$procmux$5256_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5258_Y": {
          "hide_name": 1,
          "bits": [ 4446, 4447, 4448 ],
          "attributes": {
          }
        },
        "$procmux$5259_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5262_Y": {
          "hide_name": 1,
          "bits": [ 5342 ],
          "attributes": {
          }
        },
        "$procmux$5263_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5264_Y": {
          "hide_name": 1,
          "bits": [ 5343 ],
          "attributes": {
          }
        },
        "$procmux$5265_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5267_Y": {
          "hide_name": 1,
          "bits": [ 4438 ],
          "attributes": {
          }
        },
        "$procmux$5268_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5271_Y": {
          "hide_name": 1,
          "bits": [ 5344, 5345 ],
          "attributes": {
          }
        },
        "$procmux$5272_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5273_Y": {
          "hide_name": 1,
          "bits": [ 5346, 5347 ],
          "attributes": {
          }
        },
        "$procmux$5274_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5276_Y": {
          "hide_name": 1,
          "bits": [ 4432, 4433 ],
          "attributes": {
          }
        },
        "$procmux$5277_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5279_Y": {
          "hide_name": 1,
          "bits": [ 5348 ],
          "attributes": {
          }
        },
        "$procmux$5280_CMP": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "$procmux$5282_Y": {
          "hide_name": 1,
          "bits": [ 5349 ],
          "attributes": {
          }
        },
        "$procmux$5283_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5284_Y": {
          "hide_name": 1,
          "bits": [ 5350 ],
          "attributes": {
          }
        },
        "$procmux$5285_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5287_Y": {
          "hide_name": 1,
          "bits": [ 4426 ],
          "attributes": {
          }
        },
        "$procmux$5288_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5291_Y": {
          "hide_name": 1,
          "bits": [ 5351 ],
          "attributes": {
          }
        },
        "$procmux$5292_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5293_Y": {
          "hide_name": 1,
          "bits": [ 5352 ],
          "attributes": {
          }
        },
        "$procmux$5294_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5296_Y": {
          "hide_name": 1,
          "bits": [ 4714 ],
          "attributes": {
          }
        },
        "$procmux$5297_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5300_Y": {
          "hide_name": 1,
          "bits": [ 5353 ],
          "attributes": {
          }
        },
        "$procmux$5301_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5302_Y": {
          "hide_name": 1,
          "bits": [ 5354 ],
          "attributes": {
          }
        },
        "$procmux$5303_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5305_Y": {
          "hide_name": 1,
          "bits": [ 5355 ],
          "attributes": {
          }
        },
        "$procmux$5306_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5309_Y": {
          "hide_name": 1,
          "bits": [ 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419 ],
          "attributes": {
          }
        },
        "$procmux$5310_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5311_Y": {
          "hide_name": 1,
          "bits": [ 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
          "attributes": {
          }
        },
        "$procmux$5312_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5314_Y": {
          "hide_name": 1,
          "bits": [ 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
          "attributes": {
          }
        },
        "$procmux$5315_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5318_Y": {
          "hide_name": 1,
          "bits": [ 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516 ],
          "attributes": {
          }
        },
        "$procmux$5319_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5320_Y": {
          "hide_name": 1,
          "bits": [ 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548 ],
          "attributes": {
          }
        },
        "$procmux$5321_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5323_Y": {
          "hide_name": 1,
          "bits": [ 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647 ],
          "attributes": {
          }
        },
        "$procmux$5324_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5327_Y": {
          "hide_name": 1,
          "bits": [ 5581, 5582, 5583, 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ],
          "attributes": {
          }
        },
        "$procmux$5328_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5329_Y": {
          "hide_name": 1,
          "bits": [ 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ],
          "attributes": {
          }
        },
        "$procmux$5330_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5332_Y": {
          "hide_name": 1,
          "bits": [ 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519 ],
          "attributes": {
          }
        },
        "$procmux$5333_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5336_Y": {
          "hide_name": 1,
          "bits": [ 5646 ],
          "attributes": {
          }
        },
        "$procmux$5337_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5338_Y": {
          "hide_name": 1,
          "bits": [ 5647 ],
          "attributes": {
          }
        },
        "$procmux$5339_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5341_Y": {
          "hide_name": 1,
          "bits": [ 4453 ],
          "attributes": {
          }
        },
        "$procmux$5342_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5345_Y": {
          "hide_name": 1,
          "bits": [ 5651, 5652, 5653 ],
          "attributes": {
          }
        },
        "$procmux$5346_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5347_Y": {
          "hide_name": 1,
          "bits": [ 5654, 5655, 5656 ],
          "attributes": {
          }
        },
        "$procmux$5348_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5350_Y": {
          "hide_name": 1,
          "bits": [ 4443, 4444, 4445 ],
          "attributes": {
          }
        },
        "$procmux$5351_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5354_Y": {
          "hide_name": 1,
          "bits": [ 5658 ],
          "attributes": {
          }
        },
        "$procmux$5355_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5356_Y": {
          "hide_name": 1,
          "bits": [ 5659 ],
          "attributes": {
          }
        },
        "$procmux$5357_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5359_Y": {
          "hide_name": 1,
          "bits": [ 4437 ],
          "attributes": {
          }
        },
        "$procmux$5360_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5363_Y": {
          "hide_name": 1,
          "bits": [ 5660, 5661 ],
          "attributes": {
          }
        },
        "$procmux$5364_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5365_Y": {
          "hide_name": 1,
          "bits": [ 5662, 5663 ],
          "attributes": {
          }
        },
        "$procmux$5366_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5368_Y": {
          "hide_name": 1,
          "bits": [ 4430, 4431 ],
          "attributes": {
          }
        },
        "$procmux$5369_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5371_Y": {
          "hide_name": 1,
          "bits": [ 5664 ],
          "attributes": {
          }
        },
        "$procmux$5372_CMP": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$procmux$5374_Y": {
          "hide_name": 1,
          "bits": [ 5665 ],
          "attributes": {
          }
        },
        "$procmux$5375_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5376_Y": {
          "hide_name": 1,
          "bits": [ 5666 ],
          "attributes": {
          }
        },
        "$procmux$5377_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5379_Y": {
          "hide_name": 1,
          "bits": [ 4425 ],
          "attributes": {
          }
        },
        "$procmux$5380_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5383_Y": {
          "hide_name": 1,
          "bits": [ 5667 ],
          "attributes": {
          }
        },
        "$procmux$5384_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5385_Y": {
          "hide_name": 1,
          "bits": [ 5668 ],
          "attributes": {
          }
        },
        "$procmux$5386_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5388_Y": {
          "hide_name": 1,
          "bits": [ 4713 ],
          "attributes": {
          }
        },
        "$procmux$5389_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5392_Y": {
          "hide_name": 1,
          "bits": [ 5669 ],
          "attributes": {
          }
        },
        "$procmux$5393_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5394_Y": {
          "hide_name": 1,
          "bits": [ 5670 ],
          "attributes": {
          }
        },
        "$procmux$5395_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5397_Y": {
          "hide_name": 1,
          "bits": [ 5671 ],
          "attributes": {
          }
        },
        "$procmux$5398_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5401_Y": {
          "hide_name": 1,
          "bits": [ 5673 ],
          "attributes": {
          }
        },
        "$procmux$5402_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5403_Y": {
          "hide_name": 1,
          "bits": [ 5674 ],
          "attributes": {
          }
        },
        "$procmux$5404_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5406_Y": {
          "hide_name": 1,
          "bits": [ 4455 ],
          "attributes": {
          }
        },
        "$procmux$5407_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5410_Y": {
          "hide_name": 1,
          "bits": [ 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739 ],
          "attributes": {
          }
        },
        "$procmux$5411_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5412_Y": {
          "hide_name": 1,
          "bits": [ 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771 ],
          "attributes": {
          }
        },
        "$procmux$5413_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5415_Y": {
          "hide_name": 1,
          "bits": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615 ],
          "attributes": {
          }
        },
        "$procmux$5416_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5419_Y": {
          "hide_name": 1,
          "bits": [ 5804, 5805, 5806, 5807, 5808, 5809, 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826, 5827, 5828, 5829, 5830, 5831, 5832, 5833, 5834, 5835 ],
          "attributes": {
          }
        },
        "$procmux$5420_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5421_Y": {
          "hide_name": 1,
          "bits": [ 5836, 5837, 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867 ],
          "attributes": {
          }
        },
        "$procmux$5422_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5424_Y": {
          "hide_name": 1,
          "bits": [ 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487 ],
          "attributes": {
          }
        },
        "$procmux$5425_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5428_Y": {
          "hide_name": 1,
          "bits": [ 5869 ],
          "attributes": {
          }
        },
        "$procmux$5429_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5430_Y": {
          "hide_name": 1,
          "bits": [ 5870 ],
          "attributes": {
          }
        },
        "$procmux$5431_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5433_Y": {
          "hide_name": 1,
          "bits": [ 4452 ],
          "attributes": {
          }
        },
        "$procmux$5434_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5437_Y": {
          "hide_name": 1,
          "bits": [ 5874, 5875, 5876 ],
          "attributes": {
          }
        },
        "$procmux$5438_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5439_Y": {
          "hide_name": 1,
          "bits": [ 5877, 5878, 5879 ],
          "attributes": {
          }
        },
        "$procmux$5440_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5442_Y": {
          "hide_name": 1,
          "bits": [ 4440, 4441, 4442 ],
          "attributes": {
          }
        },
        "$procmux$5443_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5446_Y": {
          "hide_name": 1,
          "bits": [ 5881 ],
          "attributes": {
          }
        },
        "$procmux$5447_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5448_Y": {
          "hide_name": 1,
          "bits": [ 5882 ],
          "attributes": {
          }
        },
        "$procmux$5449_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5451_Y": {
          "hide_name": 1,
          "bits": [ 4436 ],
          "attributes": {
          }
        },
        "$procmux$5452_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5455_Y": {
          "hide_name": 1,
          "bits": [ 5883, 5884 ],
          "attributes": {
          }
        },
        "$procmux$5456_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5457_Y": {
          "hide_name": 1,
          "bits": [ 5885, 5886 ],
          "attributes": {
          }
        },
        "$procmux$5458_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5460_Y": {
          "hide_name": 1,
          "bits": [ 4428, 4429 ],
          "attributes": {
          }
        },
        "$procmux$5461_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5463_Y": {
          "hide_name": 1,
          "bits": [ 5887 ],
          "attributes": {
          }
        },
        "$procmux$5464_CMP": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "$procmux$5466_Y": {
          "hide_name": 1,
          "bits": [ 5888 ],
          "attributes": {
          }
        },
        "$procmux$5467_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5468_Y": {
          "hide_name": 1,
          "bits": [ 5889 ],
          "attributes": {
          }
        },
        "$procmux$5469_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5471_Y": {
          "hide_name": 1,
          "bits": [ 4424 ],
          "attributes": {
          }
        },
        "$procmux$5472_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5475_Y": {
          "hide_name": 1,
          "bits": [ 5890 ],
          "attributes": {
          }
        },
        "$procmux$5476_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5477_Y": {
          "hide_name": 1,
          "bits": [ 5891 ],
          "attributes": {
          }
        },
        "$procmux$5478_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5480_Y": {
          "hide_name": 1,
          "bits": [ 4712 ],
          "attributes": {
          }
        },
        "$procmux$5481_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5484_Y": {
          "hide_name": 1,
          "bits": [ 5892 ],
          "attributes": {
          }
        },
        "$procmux$5485_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5486_Y": {
          "hide_name": 1,
          "bits": [ 5893 ],
          "attributes": {
          }
        },
        "$procmux$5487_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5489_Y": {
          "hide_name": 1,
          "bits": [ 5894 ],
          "attributes": {
          }
        },
        "$procmux$5490_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5492_Y": {
          "hide_name": 1,
          "bits": [ 5895, 5896, 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ],
          "attributes": {
          }
        },
        "$procmux$5493_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5495_Y": {
          "hide_name": 1,
          "bits": [ 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
          "attributes": {
          }
        },
        "$procmux$5496_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5498_Y": {
          "hide_name": 1,
          "bits": [ 5959 ],
          "attributes": {
          }
        },
        "$procmux$5499_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5501_Y": {
          "hide_name": 1,
          "bits": [ 5960 ],
          "attributes": {
          }
        },
        "$procmux$5502_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5504_Y": {
          "hide_name": 1,
          "bits": [ 5961 ],
          "attributes": {
          }
        },
        "$procmux$5505_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5507_Y": {
          "hide_name": 1,
          "bits": [ 5962 ],
          "attributes": {
          }
        },
        "$procmux$5508_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5510_Y": {
          "hide_name": 1,
          "bits": [ 5963 ],
          "attributes": {
          }
        },
        "$procmux$5511_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5513_Y": {
          "hide_name": 1,
          "bits": [ 5964 ],
          "attributes": {
          }
        },
        "$procmux$5514_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5516_Y": {
          "hide_name": 1,
          "bits": [ 5966 ],
          "attributes": {
          }
        },
        "$procmux$5517_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5519_Y": {
          "hide_name": 1,
          "bits": [ 5967 ],
          "attributes": {
          }
        },
        "$procmux$5520_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5522_Y": {
          "hide_name": 1,
          "bits": [ 5968 ],
          "attributes": {
          }
        },
        "$procmux$5523_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5525_Y": {
          "hide_name": 1,
          "bits": [ 5969 ],
          "attributes": {
          }
        },
        "$procmux$5526_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5528_Y": {
          "hide_name": 1,
          "bits": [ 5971 ],
          "attributes": {
          }
        },
        "$procmux$5529_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5531_Y": {
          "hide_name": 1,
          "bits": [ 5972 ],
          "attributes": {
          }
        },
        "$procmux$5532_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5534_Y": {
          "hide_name": 1,
          "bits": [ 5973 ],
          "attributes": {
          }
        },
        "$procmux$5535_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5537_Y": {
          "hide_name": 1,
          "bits": [ 5974 ],
          "attributes": {
          }
        },
        "$procmux$5538_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5540_Y": {
          "hide_name": 1,
          "bits": [ 5976 ],
          "attributes": {
          }
        },
        "$procmux$5541_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5543_Y": {
          "hide_name": 1,
          "bits": [ 5977 ],
          "attributes": {
          }
        },
        "$procmux$5544_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5546_Y": {
          "hide_name": 1,
          "bits": [ 5978 ],
          "attributes": {
          }
        },
        "$procmux$5547_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5549_Y": {
          "hide_name": 1,
          "bits": [ 5979 ],
          "attributes": {
          }
        },
        "$procmux$5550_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5552_Y": {
          "hide_name": 1,
          "bits": [ 5980 ],
          "attributes": {
          }
        },
        "$procmux$5553_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5555_Y": {
          "hide_name": 1,
          "bits": [ 5981 ],
          "attributes": {
          }
        },
        "$procmux$5556_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5558_Y": {
          "hide_name": 1,
          "bits": [ 5982 ],
          "attributes": {
          }
        },
        "$procmux$5559_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5561_Y": {
          "hide_name": 1,
          "bits": [ 5983 ],
          "attributes": {
          }
        },
        "$procmux$5562_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5564_Y": {
          "hide_name": 1,
          "bits": [ 5984 ],
          "attributes": {
          }
        },
        "$procmux$5565_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5567_Y": {
          "hide_name": 1,
          "bits": [ 5985 ],
          "attributes": {
          }
        },
        "$procmux$5568_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5570_Y": {
          "hide_name": 1,
          "bits": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
          "attributes": {
          }
        },
        "$procmux$5571_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5574_Y": {
          "hide_name": 1,
          "bits": [ 5986 ],
          "attributes": {
          }
        },
        "$procmux$5575_CMP": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5576_Y": {
          "hide_name": 1,
          "bits": [ 5987 ],
          "attributes": {
          }
        },
        "$procmux$5577_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5579_Y": {
          "hide_name": 1,
          "bits": [ 5975 ],
          "attributes": {
          }
        },
        "$procmux$5580_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5583_Y": {
          "hide_name": 1,
          "bits": [ 5991, 5992, 5993 ],
          "attributes": {
          }
        },
        "$procmux$5584_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5585_Y": {
          "hide_name": 1,
          "bits": [ 5994, 5995, 5996 ],
          "attributes": {
          }
        },
        "$procmux$5586_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5588_Y": {
          "hide_name": 1,
          "bits": [ 4449, 4450, 4451 ],
          "attributes": {
          }
        },
        "$procmux$5589_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5592_Y": {
          "hide_name": 1,
          "bits": [ 5998 ],
          "attributes": {
          }
        },
        "$procmux$5593_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5594_Y": {
          "hide_name": 1,
          "bits": [ 5999 ],
          "attributes": {
          }
        },
        "$procmux$5595_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5597_Y": {
          "hide_name": 1,
          "bits": [ 4439 ],
          "attributes": {
          }
        },
        "$procmux$5598_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5601_Y": {
          "hide_name": 1,
          "bits": [ 6000, 6001 ],
          "attributes": {
          }
        },
        "$procmux$5602_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5603_Y": {
          "hide_name": 1,
          "bits": [ 6002, 6003 ],
          "attributes": {
          }
        },
        "$procmux$5604_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5606_Y": {
          "hide_name": 1,
          "bits": [ 4434, 4435 ],
          "attributes": {
          }
        },
        "$procmux$5607_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5609_Y": {
          "hide_name": 1,
          "bits": [ 6004 ],
          "attributes": {
          }
        },
        "$procmux$5610_CMP": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$procmux$5612_Y": {
          "hide_name": 1,
          "bits": [ 6005 ],
          "attributes": {
          }
        },
        "$procmux$5613_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5614_Y": {
          "hide_name": 1,
          "bits": [ 6006 ],
          "attributes": {
          }
        },
        "$procmux$5615_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5617_Y": {
          "hide_name": 1,
          "bits": [ 4427 ],
          "attributes": {
          }
        },
        "$procmux$5618_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5621_Y": {
          "hide_name": 1,
          "bits": [ 6007 ],
          "attributes": {
          }
        },
        "$procmux$5622_CMP": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5623_Y": {
          "hide_name": 1,
          "bits": [ 6008 ],
          "attributes": {
          }
        },
        "$procmux$5624_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5626_Y": {
          "hide_name": 1,
          "bits": [ 4715 ],
          "attributes": {
          }
        },
        "$procmux$5627_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5630_Y": {
          "hide_name": 1,
          "bits": [ 6009 ],
          "attributes": {
          }
        },
        "$procmux$5631_CMP": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5632_Y": {
          "hide_name": 1,
          "bits": [ 6010 ],
          "attributes": {
          }
        },
        "$procmux$5633_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5635_Y": {
          "hide_name": 1,
          "bits": [ 5965 ],
          "attributes": {
          }
        },
        "$procmux$5636_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5639_Y": {
          "hide_name": 1,
          "bits": [ 6011 ],
          "attributes": {
          }
        },
        "$procmux$5640_CMP": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5641_Y": {
          "hide_name": 1,
          "bits": [ 6012 ],
          "attributes": {
          }
        },
        "$procmux$5642_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5644_Y": {
          "hide_name": 1,
          "bits": [ 5970 ],
          "attributes": {
          }
        },
        "$procmux$5645_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5647_Y": {
          "hide_name": 1,
          "bits": [ 6013, 6014 ],
          "attributes": {
          }
        },
        "$procmux$5648_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5650_Y": {
          "hide_name": 1,
          "bits": [ 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046 ],
          "attributes": {
          }
        },
        "$procmux$5651_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5653_Y": {
          "hide_name": 1,
          "bits": [ 3527 ],
          "attributes": {
          }
        },
        "$procmux$5654_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5656_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$5657_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5659_Y": {
          "hide_name": 1,
          "bits": [ 6047 ],
          "attributes": {
          }
        },
        "$procmux$5660_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5662_Y": {
          "hide_name": 1,
          "bits": [ 5033 ],
          "attributes": {
          }
        },
        "$procmux$5663_CMP": {
          "hide_name": 1,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "$procmux$5665_Y": {
          "hide_name": 1,
          "bits": [ 3523 ],
          "attributes": {
          }
        },
        "$procmux$5666_CMP": {
          "hide_name": 1,
          "bits": [ 3475 ],
          "attributes": {
          }
        },
        "$procmux$5668_Y": {
          "hide_name": 1,
          "bits": [ 6048 ],
          "attributes": {
          }
        },
        "$procmux$5669_CMP": {
          "hide_name": 1,
          "bits": [ 3475 ],
          "attributes": {
          }
        },
        "$procmux$5673_Y": {
          "hide_name": 1,
          "bits": [ 3519 ],
          "attributes": {
          }
        },
        "$procmux$5674_CMP": {
          "hide_name": 1,
          "bits": [ 3471 ],
          "attributes": {
          }
        },
        "$procmux$5676_Y": {
          "hide_name": 1,
          "bits": [ 3468 ],
          "attributes": {
          }
        },
        "$procmux$5677_CMP": {
          "hide_name": 1,
          "bits": [ 3487 ],
          "attributes": {
          }
        },
        "$procmux$5679_Y": {
          "hide_name": 1,
          "bits": [ 3334, 3335 ],
          "attributes": {
          }
        },
        "$procmux$5680_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5682_Y": {
          "hide_name": 1,
          "bits": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
          "attributes": {
          }
        },
        "$procmux$5683_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5685_Y": {
          "hide_name": 1,
          "bits": [ 3526 ],
          "attributes": {
          }
        },
        "$procmux$5686_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5688_Y": {
          "hide_name": 1,
          "bits": [ 3269 ],
          "attributes": {
          }
        },
        "$procmux$5689_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5691_Y": {
          "hide_name": 1,
          "bits": [ 6081 ],
          "attributes": {
          }
        },
        "$procmux$5692_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5694_Y": {
          "hide_name": 1,
          "bits": [ 5168 ],
          "attributes": {
          }
        },
        "$procmux$5695_CMP": {
          "hide_name": 1,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "$procmux$5697_Y": {
          "hide_name": 1,
          "bits": [ 3522 ],
          "attributes": {
          }
        },
        "$procmux$5698_CMP": {
          "hide_name": 1,
          "bits": [ 3466 ],
          "attributes": {
          }
        },
        "$procmux$5700_Y": {
          "hide_name": 1,
          "bits": [ 6082 ],
          "attributes": {
          }
        },
        "$procmux$5701_CMP": {
          "hide_name": 1,
          "bits": [ 3466 ],
          "attributes": {
          }
        },
        "$procmux$5705_Y": {
          "hide_name": 1,
          "bits": [ 3518 ],
          "attributes": {
          }
        },
        "$procmux$5706_CMP": {
          "hide_name": 1,
          "bits": [ 3462 ],
          "attributes": {
          }
        },
        "$procmux$5708_Y": {
          "hide_name": 1,
          "bits": [ 3459 ],
          "attributes": {
          }
        },
        "$procmux$5709_CMP": {
          "hide_name": 1,
          "bits": [ 3484 ],
          "attributes": {
          }
        },
        "$procmux$5711_Y": {
          "hide_name": 1,
          "bits": [ 3263, 3264 ],
          "attributes": {
          }
        },
        "$procmux$5712_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5714_Y": {
          "hide_name": 1,
          "bits": [ 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114 ],
          "attributes": {
          }
        },
        "$procmux$5715_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5717_Y": {
          "hide_name": 1,
          "bits": [ 3525 ],
          "attributes": {
          }
        },
        "$procmux$5718_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5720_Y": {
          "hide_name": 1,
          "bits": [ 3198 ],
          "attributes": {
          }
        },
        "$procmux$5721_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5723_Y": {
          "hide_name": 1,
          "bits": [ 6115 ],
          "attributes": {
          }
        },
        "$procmux$5724_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5726_Y": {
          "hide_name": 1,
          "bits": [ 5484 ],
          "attributes": {
          }
        },
        "$procmux$5727_CMP": {
          "hide_name": 1,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "$procmux$5729_Y": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
          }
        },
        "$procmux$5730_CMP": {
          "hide_name": 1,
          "bits": [ 3457 ],
          "attributes": {
          }
        },
        "$procmux$5732_Y": {
          "hide_name": 1,
          "bits": [ 6116 ],
          "attributes": {
          }
        },
        "$procmux$5733_CMP": {
          "hide_name": 1,
          "bits": [ 3457 ],
          "attributes": {
          }
        },
        "$procmux$5737_Y": {
          "hide_name": 1,
          "bits": [ 3517 ],
          "attributes": {
          }
        },
        "$procmux$5738_CMP": {
          "hide_name": 1,
          "bits": [ 3453 ],
          "attributes": {
          }
        },
        "$procmux$5740_Y": {
          "hide_name": 1,
          "bits": [ 3450 ],
          "attributes": {
          }
        },
        "$procmux$5741_CMP": {
          "hide_name": 1,
          "bits": [ 3481 ],
          "attributes": {
          }
        },
        "$procmux$5743_Y": {
          "hide_name": 1,
          "bits": [ 3192, 3193 ],
          "attributes": {
          }
        },
        "$procmux$5744_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5746_Y": {
          "hide_name": 1,
          "bits": [ 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144, 6145, 6146, 6147, 6148 ],
          "attributes": {
          }
        },
        "$procmux$5747_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5749_Y": {
          "hide_name": 1,
          "bits": [ 3524 ],
          "attributes": {
          }
        },
        "$procmux$5750_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5752_Y": {
          "hide_name": 1,
          "bits": [ 3127 ],
          "attributes": {
          }
        },
        "$procmux$5753_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5755_Y": {
          "hide_name": 1,
          "bits": [ 6149 ],
          "attributes": {
          }
        },
        "$procmux$5756_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5758_Y": {
          "hide_name": 1,
          "bits": [ 5707 ],
          "attributes": {
          }
        },
        "$procmux$5759_CMP": {
          "hide_name": 1,
          "bits": [ 3491 ],
          "attributes": {
          }
        },
        "$procmux$5761_Y": {
          "hide_name": 1,
          "bits": [ 3520 ],
          "attributes": {
          }
        },
        "$procmux$5762_CMP": {
          "hide_name": 1,
          "bits": [ 3448 ],
          "attributes": {
          }
        },
        "$procmux$5764_Y": {
          "hide_name": 1,
          "bits": [ 6150 ],
          "attributes": {
          }
        },
        "$procmux$5765_CMP": {
          "hide_name": 1,
          "bits": [ 3448 ],
          "attributes": {
          }
        },
        "$procmux$5769_Y": {
          "hide_name": 1,
          "bits": [ 3516 ],
          "attributes": {
          }
        },
        "$procmux$5770_CMP": {
          "hide_name": 1,
          "bits": [ 3444 ],
          "attributes": {
          }
        },
        "$procmux$5772_Y": {
          "hide_name": 1,
          "bits": [ 3441 ],
          "attributes": {
          }
        },
        "$procmux$5773_CMP": {
          "hide_name": 1,
          "bits": [ 3478 ],
          "attributes": {
          }
        },
        "$procmux$5775_Y": {
          "hide_name": 1,
          "bits": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180, 6181, 6182 ],
          "attributes": {
          }
        },
        "$procmux$5776_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5778_Y": {
          "hide_name": 1,
          "bits": [ 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213, 6214 ],
          "attributes": {
          }
        },
        "$procmux$5779_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5781_Y": {
          "hide_name": 1,
          "bits": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825 ],
          "attributes": {
          }
        },
        "$procmux$5782_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5784_Y": {
          "hide_name": 1,
          "bits": [ 6215, 6216 ],
          "attributes": {
          }
        },
        "$procmux$5785_CMP": {
          "hide_name": 1,
          "bits": [ 3404 ],
          "attributes": {
          }
        },
        "$procmux$5786_Y": {
          "hide_name": 1,
          "bits": [ 6217, 6218 ],
          "attributes": {
          }
        },
        "$procmux$5787_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5789_Y": {
          "hide_name": 1,
          "bits": [ 4792, 4793 ],
          "attributes": {
          }
        },
        "$procmux$5790_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5792_Y": {
          "hide_name": 1,
          "bits": [ 6223, 6224, 6225, 6226 ],
          "attributes": {
          }
        },
        "$procmux$5793_CMP": {
          "hide_name": 1,
          "bits": [ 3528 ],
          "attributes": {
          }
        },
        "$procmux$5794_Y": {
          "hide_name": 1,
          "bits": [ 6227, 6228, 6229, 6230 ],
          "attributes": {
          }
        },
        "$procmux$5795_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$5797_Y": {
          "hide_name": 1,
          "bits": [ 4788, 4789, 4790, 4791 ],
          "attributes": {
          }
        },
        "$procmux$5798_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4863_Y": {
          "hide_name": 1,
          "bits": [ 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4867_Y": {
          "hide_name": 1,
          "bits": [ 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4873_Y": {
          "hide_name": 1,
          "bits": [ 3847, 3848 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4877_Y": {
          "hide_name": 1,
          "bits": [ 4052, 4053 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4908_Y": {
          "hide_name": 1,
          "bits": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4912_Y": {
          "hide_name": 1,
          "bits": [ 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4918_Y": {
          "hide_name": 1,
          "bits": [ 3881, 3882 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4922_Y": {
          "hide_name": 1,
          "bits": [ 4120, 4121 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4953_Y": {
          "hide_name": 1,
          "bits": [ 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4957_Y": {
          "hide_name": 1,
          "bits": [ 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, 4155 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4963_Y": {
          "hide_name": 1,
          "bits": [ 3915, 3916 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4967_Y": {
          "hide_name": 1,
          "bits": [ 4188, 4189 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$4998_Y": {
          "hide_name": 1,
          "bits": [ 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5002_Y": {
          "hide_name": 1,
          "bits": [ 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5008_Y": {
          "hide_name": 1,
          "bits": [ 3949, 3950 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5012_Y": {
          "hide_name": 1,
          "bits": [ 4256, 4257 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5134_Y": {
          "hide_name": 1,
          "bits": [ 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shift$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5138_Y": {
          "hide_name": 1,
          "bits": [ 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5044_Y": {
          "hide_name": 1,
          "bits": [ 5880 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5048_Y": {
          "hide_name": 1,
          "bits": [ 5871, 5872, 5873 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5052_Y": {
          "hide_name": 1,
          "bits": [ 5868 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5056_Y": {
          "hide_name": 1,
          "bits": [ 5772, 5773, 5774, 5775, 5776, 5777, 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5060_Y": {
          "hide_name": 1,
          "bits": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5066_Y": {
          "hide_name": 1,
          "bits": [ 5657 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5070_Y": {
          "hide_name": 1,
          "bits": [ 5648, 5649, 5650 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5074_Y": {
          "hide_name": 1,
          "bits": [ 5645 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5078_Y": {
          "hide_name": 1,
          "bits": [ 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5082_Y": {
          "hide_name": 1,
          "bits": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5088_Y": {
          "hide_name": 1,
          "bits": [ 5341 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5092_Y": {
          "hide_name": 1,
          "bits": [ 5332, 5333, 5334 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5096_Y": {
          "hide_name": 1,
          "bits": [ 5329 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5100_Y": {
          "hide_name": 1,
          "bits": [ 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5104_Y": {
          "hide_name": 1,
          "bits": [ 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5110_Y": {
          "hide_name": 1,
          "bits": [ 5997 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5114_Y": {
          "hide_name": 1,
          "bits": [ 5988, 5989, 5990 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5118_Y": {
          "hide_name": 1,
          "bits": [ 5672 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5122_Y": {
          "hide_name": 1,
          "bits": [ 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5126_Y": {
          "hide_name": 1,
          "bits": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5130_Y": {
          "hide_name": 1,
          "bits": [ 3506 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5144_Y": {
          "hide_name": 1,
          "bits": [ 5019, 5020, 5021 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$shiftx$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0$5148_Y": {
          "hide_name": 1,
          "bits": [ 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "$sub$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4775_Y": {
          "hide_name": 1,
          "bits": [ 6231, 6232, 6233, 6234 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.575-127.851"
          }
        },
        "$ternary$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127$4776_Y": {
          "hide_name": 1,
          "bits": [ 6219, 6220, 6221, 6222 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:127.281-127.851"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:43.13-43.16"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:45.13-45.19"
          }
        },
        "genblk1.sv2v_tmp_0DA48": {
          "hide_name": 0,
          "bits": [ "1" ],
          "offset": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:163.101-163.115"
          }
        },
        "i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$1289.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$1695.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$477.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_eligible$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:214$883.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_matchs": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:133.33-133.41"
          }
        },
        "i_n_reqs": {
          "hide_name": 0,
          "bits": [ 2219, 2220, 2221, 2222 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:83.232-83.240"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.found": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:176.7-176.12"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.ini": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:175.33-175.36"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:174.39-174.43"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.sv2v_autoblock_3.pass": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:181.23-181.27"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1144.vector": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:173.40-173.46"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.found": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:176.7-176.12"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.ini": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:175.33-175.36"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:174.39-174.43"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.sv2v_autoblock_3.pass": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:181.23-181.27"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1550.vector": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:173.40-173.46"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.found": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:176.7-176.12"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.ini": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:175.33-175.36"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:174.39-174.43"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.sv2v_autoblock_3.pass": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:181.23-181.27"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$1956.vector": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:173.40-173.46"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.$result": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.found": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:176.7-176.12"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.ini": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:175.33-175.36"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.last": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:174.39-174.43"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.$for_loop$3[0].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.$for_loop$3[1].sv2v_autoblock_4.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:184.25-184.26"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.sv2v_autoblock_3.pass": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:181.23-181.27"
          }
        },
        "i_pri_enc$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:217$738.vector": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:173.40-173.46"
          }
        },
        "i_req_cxus": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:57.263-57.273"
          }
        },
        "i_req_data0s": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:61.251-61.263"
          }
        },
        "i_req_data1s": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:62.251-62.263"
          }
        },
        "i_req_funcs": {
          "hide_name": 0,
          "bits": [ 10, 11, 12 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:59.269-59.280"
          }
        },
        "i_req_hss": {
          "hide_name": 0,
          "bits": [ 3404 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:103.33-103.42"
          }
        },
        "i_req_insns": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:60.251-60.262"
          }
        },
        "i_req_readys": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:56.40-56.52"
          }
        },
        "i_req_states": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:58.275-58.287"
          }
        },
        "i_req_valids": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:55.40-55.52"
          }
        },
        "i_resp_avails": {
          "hide_name": 0,
          "bits": [ 3504 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:107.33-107.46"
          }
        },
        "i_resp_datas": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:67.251-67.263"
          }
        },
        "i_resp_hss": {
          "hide_name": 0,
          "bits": [ 3405 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:104.33-104.43"
          }
        },
        "i_resp_readys": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:64.40-64.53"
          }
        },
        "i_resp_statuss": {
          "hide_name": 0,
          "bits": [ 80, 81, 82 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:66.311-66.325"
          }
        },
        "i_resp_valids": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:63.40-63.53"
          }
        },
        "i_tgts": {
          "hide_name": 0,
          "bits": [ 3419, 3420 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:84.214-84.220"
          }
        },
        "i_tgts_nxt": {
          "hide_name": 0,
          "bits": [ 6013, 6014 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:102.214-102.224"
          }
        },
        "i_xfers": {
          "hide_name": 0,
          "bits": [ 4954 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:100.33-100.40"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:44.13-44.16"
          }
        },
        "sv2v_autoblock_1.i": {
          "hide_name": 0,
          "bits": [ 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:123.22-123.23"
          }
        },
        "sv2v_autoblock_10.i": {
          "hide_name": 0,
          "bits": [ 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:273.22-273.23"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.i_req_mask": {
          "hide_name": 0,
          "bits": [ 3441 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:208.37-208.47"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.ini": {
          "hide_name": 0,
          "bits": [ 3520 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:209.36-209.39"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[0].sv2v_autoblock_6.sv2v_autoblock_7.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:212.25-212.26"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.i_req_mask": {
          "hide_name": 0,
          "bits": [ 3450 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:208.37-208.47"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.ini": {
          "hide_name": 0,
          "bits": [ 3521 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:209.36-209.39"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[1].sv2v_autoblock_6.sv2v_autoblock_7.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:212.25-212.26"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.i_req_mask": {
          "hide_name": 0,
          "bits": [ 3459 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:208.37-208.47"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.ini": {
          "hide_name": 0,
          "bits": [ 3522 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:209.36-209.39"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[2].sv2v_autoblock_6.sv2v_autoblock_7.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:212.25-212.26"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.i_req_mask": {
          "hide_name": 0,
          "bits": [ 3468 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:208.37-208.47"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.ini": {
          "hide_name": 0,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:209.36-209.39"
          }
        },
        "sv2v_autoblock_5.$for_loop$5[3].sv2v_autoblock_6.sv2v_autoblock_7.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:212.25-212.26"
          }
        },
        "sv2v_autoblock_5.t": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:205.22-205.23"
          }
        },
        "sv2v_autoblock_8.t": {
          "hide_name": 0,
          "bits": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779 ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:239.22-239.23"
          }
        },
        "sv2v_autoblock_9.i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:258.22-258.23"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.$result": {
          "hide_name": 0,
          "bits": [ 4780 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2110.inp": {
          "hide_name": 0,
          "bits": [ 4781 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:169.106-169.109"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.$result": {
          "hide_name": 0,
          "bits": [ 4782 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$2721.inp": {
          "hide_name": 0,
          "bits": [ 4783 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:169.106-169.109"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.$result": {
          "hide_name": 0,
          "bits": [ 4784 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3332.inp": {
          "hide_name": 0,
          "bits": [ 4785 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:169.106-169.109"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.$result": {
          "hide_name": 0,
          "bits": [ 4786 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:0.0-0.0"
          }
        },
        "sv2v_cast_2A3DA$func$/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:242$3943.inp": {
          "hide_name": 0,
          "bits": [ 4787 ],
          "attributes": {
            "nosync": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:169.106-169.109"
          }
        },
        "t_inis": {
          "hide_name": 0,
          "bits": [ 3428, 3431, 3434, 3437 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:85.214-85.220"
          }
        },
        "t_inis_nxt": {
          "hide_name": 0,
          "bits": [ 3524, 3525, 3526, 3527 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:101.214-101.224"
          }
        },
        "t_readys": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:132.34-132.42"
          }
        },
        "t_req_avails": {
          "hide_name": 0,
          "bits": [ 3489, 3493, 3497, 3501 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:108.33-108.45"
          }
        },
        "t_req_cxus": {
          "hide_name": 0,
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:70.263-70.273"
          }
        },
        "t_req_data0s": {
          "hide_name": 0,
          "bits": [ 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:74.251-74.263"
          }
        },
        "t_req_data1s": {
          "hide_name": 0,
          "bits": [ 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:75.251-75.263"
          }
        },
        "t_req_funcs": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:72.269-72.280"
          }
        },
        "t_req_hss": {
          "hide_name": 0,
          "bits": [ 3406, 3407, 3408, 3409 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:105.33-105.42"
          }
        },
        "t_req_insns": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:73.251-73.262"
          }
        },
        "t_req_readys": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:69.40-69.52"
          }
        },
        "t_req_states": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:71.275-71.287"
          }
        },
        "t_req_valids": {
          "hide_name": 0,
          "bits": [ 115, 116, 117, 118 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:68.40-68.52"
          }
        },
        "t_resp_datas": {
          "hide_name": 0,
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:79.251-79.263"
          }
        },
        "t_resp_hss": {
          "hide_name": 0,
          "bits": [ 3410, 3411, 3412, 3413 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:106.33-106.43"
          }
        },
        "t_resp_readys": {
          "hide_name": 0,
          "bits": [ 411, 412, 413, 414 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:77.40-77.53"
          }
        },
        "t_resp_statuss": {
          "hide_name": 0,
          "bits": [ 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:78.311-78.325"
          }
        },
        "t_resp_valids": {
          "hide_name": 0,
          "bits": [ 407, 408, 409, 410 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:76.40-76.53"
          }
        },
        "t_xfers": {
          "hide_name": 0,
          "bits": [ 5707, 5484, 5168, 5033 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/SCC/SCC5/./switch_cxu_core.v:99.33-99.40"
          }
        }
      }
    }
  }
}
