#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a89ed3e2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a89ed3e440 .scope module, "spi_tb" "spi_tb" 3 4;
 .timescale -9 -12;
v000002a89ed43130_0 .net "CS", 0 0, v000002a89eecc260_0;  1 drivers
v000002a89ed431d0_0 .net "MISO", 0 0, v000002a89ed43090_0;  1 drivers
v000002a89eda9670_0 .net "MOSI", 0 0, v000002a89ed4fe90_0;  1 drivers
v000002a89eda8950_0 .net "SCK", 0 0, v000002a89ed4ff30_0;  1 drivers
v000002a89eda8130_0 .var "clk", 0 0;
v000002a89eda89f0_0 .var "master_data_in", 7 0;
v000002a89eda9030_0 .net "master_data_out", 7 0, v000002a89ed12e80_0;  1 drivers
v000002a89eda8810_0 .var "rst_n", 0 0;
v000002a89eda8310_0 .var "slave_data_in", 7 0;
v000002a89eda8270_0 .net "slave_data_out", 7 0, v000002a89ed43630_0;  1 drivers
v000002a89eda81d0_0 .var "start", 0 0;
S_000002a89ed4fc60 .scope module, "uut_master" "SPI_CONTROLLER" 3 16, 4 1 0, S_000002a89ed3e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "in_data";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /OUTPUT 8 "out_data";
    .port_info 6 /OUTPUT 1 "MOSI";
    .port_info 7 /OUTPUT 1 "SCK";
    .port_info 8 /OUTPUT 1 "CS";
v000002a89eecc260_0 .var "CS", 0 0;
v000002a89ed4fdf0_0 .net "MISO", 0 0, v000002a89ed43090_0;  alias, 1 drivers
v000002a89ed4fe90_0 .var "MOSI", 0 0;
v000002a89ed4ff30_0 .var "SCK", 0 0;
v000002a89ed4ffd0_0 .var "bit_cnt", 2 0;
v000002a89ed12ca0_0 .var "busy", 0 0;
v000002a89ed12d40_0 .net "clk", 0 0, v000002a89eda8130_0;  1 drivers
v000002a89ed12de0_0 .net "in_data", 7 0, v000002a89eda89f0_0;  1 drivers
v000002a89ed12e80_0 .var "out_data", 7 0;
v000002a89ed12f20_0 .var "recv_reg", 7 0;
v000002a89ed12fc0_0 .net "rst_n", 0 0, v000002a89eda8810_0;  1 drivers
v000002a89ed43450_0 .var "shift_reg", 7 0;
v000002a89ed42ff0_0 .net "start", 0 0, v000002a89eda81d0_0;  1 drivers
E_000002a89ed351e0/0 .event negedge, v000002a89ed12fc0_0;
E_000002a89ed351e0/1 .event posedge, v000002a89ed12d40_0;
E_000002a89ed351e0 .event/or E_000002a89ed351e0/0, E_000002a89ed351e0/1;
S_000002a89ed43710 .scope module, "uut_slave" "SPI_PERIFERIAL" 3 29, 5 1 0, S_000002a89ed3e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SCK";
    .port_info 1 /INPUT 1 "CS";
    .port_info 2 /INPUT 1 "MOSI";
    .port_info 3 /OUTPUT 1 "MISO";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
v000002a89ed433b0_0 .net "CS", 0 0, v000002a89eecc260_0;  alias, 1 drivers
v000002a89ed43090_0 .var "MISO", 0 0;
v000002a89ed43590_0 .net "MOSI", 0 0, v000002a89ed4fe90_0;  alias, 1 drivers
v000002a89ed43270_0 .net "SCK", 0 0, v000002a89ed4ff30_0;  alias, 1 drivers
v000002a89ed434f0_0 .var "bit_cnt", 2 0;
v000002a89ed43310_0 .net "data_in", 7 0, v000002a89eda8310_0;  1 drivers
v000002a89ed43630_0 .var "data_out", 7 0;
v000002a89ed42f50_0 .var "shift_reg", 7 0;
E_000002a89ed34ea0 .event posedge, v000002a89eecc260_0, v000002a89ed4ff30_0;
    .scope S_000002a89ed4fc60;
T_0 ;
    %wait E_000002a89ed351e0;
    %load/vec4 v000002a89ed12fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a89ed12e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed4fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed4ff30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a89eecc260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed12ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a89ed4ffd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a89ed43450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a89ed12f20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a89ed42ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002a89ed12ca0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a89eecc260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a89ed12ca0_0, 0;
    %load/vec4 v000002a89ed12de0_0;
    %assign/vec4 v000002a89ed43450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a89ed4ffd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002a89ed12ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000002a89ed4ff30_0;
    %inv;
    %assign/vec4 v000002a89ed4ff30_0, 0;
    %load/vec4 v000002a89ed4ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v000002a89ed12f20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002a89ed4fdf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a89ed12f20_0, 0;
    %load/vec4 v000002a89ed4ffd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002a89ed4ffd0_0, 0;
    %load/vec4 v000002a89ed4ffd0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %load/vec4 v000002a89ed12f20_0;
    %assign/vec4 v000002a89ed12e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed12ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a89eecc260_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000002a89ed43450_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000002a89ed4fe90_0, 0;
    %load/vec4 v000002a89ed43450_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed43450_0, 0;
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a89ed43710;
T_1 ;
    %wait E_000002a89ed34ea0;
    %load/vec4 v000002a89ed433b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a89ed434f0_0, 0;
    %load/vec4 v000002a89ed43310_0;
    %assign/vec4 v000002a89ed42f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a89ed42f50_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002a89ed42f50_0, 0;
    %load/vec4 v000002a89ed42f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000002a89ed43090_0, 0;
    %load/vec4 v000002a89ed43630_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002a89ed43590_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a89ed43630_0, 0;
    %load/vec4 v000002a89ed434f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002a89ed434f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a89ed3e440;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a89eda8130_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000002a89ed3e440;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000002a89eda8130_0;
    %inv;
    %store/vec4 v000002a89eda8130_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a89ed3e440;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a89eda8810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a89eda81d0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000002a89eda89f0_0, 0, 8;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v000002a89eda8310_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a89eda8810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a89eda81d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a89eda81d0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 63 "$display", "Master Sent: %h, Slave Received: %h", v000002a89eda89f0_0, v000002a89eda8270_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "Slave Sent: %h, Master Received: %h", v000002a89eda8310_0, v000002a89eda9030_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002a89ed3e440;
T_5 ;
    %vpi_call/w 3 73 "$dumpfile", "spi_tb.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "SPI\testbench.sv";
    "SPI/SPI_CONTROLLER.sv";
    "SPI/SPI_PERIFERIAL.sv";
