                                                                                     TDA7492PE
                               45 W + 45 W dual BTL class-D audio amplifier
                                                                                     Datasheet - production data
                                                      ‚Ä¢      Four selectable, fixed-gain settings of
                                                             nominally 20.8 dB, 26.8 dB, 30 dB and
                                                             32.8 dB
                                                      ‚Ä¢      Differential inputs minimize common-mode
                                                             noise
                                                      ‚Ä¢      Standby, mute and play operating modes
                                                      ‚Ä¢      Short-circuit protection
                                                      ‚Ä¢      Output power limited by PLIMIT function
                                                      ‚Ä¢      Detection of shorted output pins during
                                                             startup
                                                      ‚Ä¢      Thermal overload protection
                                                      ‚Ä¢      ECOPACK¬Æ environmentally friendly
Features                                                     package
‚Ä¢    Wide-range single-supply operation
      (7 - 26 V)                                      Description
‚Ä¢    Possible output configurations:                  The TDA7492PE is a dual BTL class-D audio
     ‚àí     2 x PBTL                                   amplifier with single power supply designed for
     ‚àí     1 x Parallel BTL                           home audio applications.
‚Ä¢    BTL output capabilities (VCC = 22 V):
                                                      The device is housed in a 36-pin PowerSSO
     ‚àí     44 W + 44 W, 4 Œ©, THD 1%                   package with exposed pad down (EPD) to
     ‚àí     57 W + 57 W, 4 Œ©, THD 10%                  facilitate power dissipation through a properly
     ‚àí     32 W + 32 W, 6 Œ©, THD 1%                   designed PCB area underneath the TDA7492PE.
     ‚àí     41 W + 41 W, 6 Œ©, THD 10%
                                                                     Table 1: Device summary
     ‚àí     25 W + 25 W, 8 Œ©, THD 1%
     ‚àí     32 W + 32 W, 8 Œ©, THD 10%                   Order code
                                                                         Operating
                                                                                          Package      Packaging
‚Ä¢    Parallel BTL output capabilities (VCC = 22 V):                     temp. range
     ‚àí     70 W, 3 Œ©, THD 1%                           TDA7492PE                                          Tube
     ‚àí     90 W, 3 Œ©, THD 10%                                           -40 to +85¬∞C
                                                                                        PowerSSO-36
                                                                                            EPD         Tape and
‚Ä¢    High efficiency                                  TDA7492PETR
                                                                                                           reel
February 2017                               DocID027029 Rev 2                                               1/23
This is information on a product in full production.                                                 www.st.com


Contents                                                                                                           TDA7492PE
Contents
1     Device block diagram...................................................................... 5
2     Pin description ................................................................................ 6
         2.1     Pinout ................................................................................................ 6
         2.2     Pin list ............................................................................................... 7
3     Electrical specifications .................................................................. 8
         3.1     Absolute maximum ratings ................................................................ 8
         3.2     Thermal data ..................................................................................... 8
         3.3     Electrical specifications ..................................................................... 9
         3.4     Stereo BTL application .................................................................... 10
         3.5     Parallel BTL (mono) application ...................................................... 10
4     Application information ................................................................ 11
         4.1     Gain setting ..................................................................................... 11
         4.2     Stereo and mono applications ......................................................... 11
         4.3     Smart protections ............................................................................ 11
                    4.3.1       Overcurrent protection (OCP) .......................................................... 11
                    4.3.2       Thermal protection............................................................................ 12
                    4.3.3       Power limit ........................................................................................ 12
         4.4     Mode selection ................................................................................ 13
5     Schematic diagram........................................................................ 15
6     Characterization curves ................................................................ 17
7     Package information ..................................................................... 19
         7.1     PowerSSO36 EPD package information ......................................... 19
8     Revision history ............................................................................ 22
2/23                                    DocID027029 Rev 2


TDA7492PE                                                                                                                           List of tables
List of tables
Table 1: Device summary ........................................................................................................................... 1
Table 2: Pin description list ......................................................................................................................... 7
Table 3: Absolute maximum ratings ........................................................................................................... 8
Table 4: Thermal data ................................................................................................................................. 8
Table 5: Electrical specifications ................................................................................................................. 9
Table 6: Stereo BTL application ............................................................................................................... 10
Table 7: Stereo BTL (mono) application ................................................................................................... 10
Table 8: Gain settings ............................................................................................................................... 11
Table 9: Overcurrent protection ................................................................................................................ 11
Table 10: Overcurrent protection (mute mode) ........................................................................................ 12
Table 11: Max effective voltage of PLIMIT pin vs. power supply and load............................................... 13
Table 12: Mode settings............................................................................................................................ 13
Table 13: BTL configuration ...................................................................................................................... 16
Table 14: PowerSSO-36 EPD package mechanical data ........................................................................ 21
Table 15: Document revision history ........................................................................................................ 22
                                                       DocID027029 Rev 2                                                                           3/23


List of figures                                                                                                                      TDA7492PE
List of figures
Figure 1: Internal block diagram (showing one channel only) .................................................................... 5
Figure 2: Pin connections (top view, PCB view) ......................................................................................... 6
Figure 3: Mono BTL settings ..................................................................................................................... 11
Figure 4: Recommended power limit pin connections .............................................................................. 12
Figure 5: Standby and mute circuits ......................................................................................................... 14
Figure 6: Turn-on/off sequence for minimizing speaker ‚Äúpop‚Äù .................................................................. 14
Figure 7: Application circuit ....................................................................................................................... 15
Figure 8: Output power vs. supply voltage ............................................................................................... 17
Figure 9: Efficiency vs. output power ........................................................................................................ 17
Figure 10: THD vs. output power (f = 1 kHz) ............................................................................................ 17
Figure 11: THD vs. output power (100 Hz) ............................................................................................... 17
Figure 12: THD vs. frequency ................................................................................................................... 17
Figure 13: Frequency response ................................................................................................................ 17
Figure 14: FFT (0 dB) ............................................................................................................................... 18
Figure 15: FFT (-60 dB) ............................................................................................................................ 18
Figure 16: PSRR parameter ..................................................................................................................... 18
Figure 17: PowerSSO-36 EPD package outline ....................................................................................... 20
4/23                                                  DocID027029 Rev 2


TDA7492PE                                                                                                                     Device block diagram
1           Device block diagram
            Figure 1: "Internal block diagram (showing one channel only)" shows the block diagram of
            one of the two identical channels of the TDA7492PE.
                            Figure 1: Internal block diagram (showing one channel only)
                    GAIN
                            Gain Settings
                            Power Limit
                    PLMT
                                                                                                                   Gate
                                                                                                                                        OUTP
                                                             -                                                     Driver
                                                                          +
                                                                                    PWM logic level shift
                                                             +
                      INP      +    -                                      -
                                                   VREF
                      INN       -   +
                                                             +
                                                                          +
                                                             -
                                                                           -
                                                                                                                   Gate
                                                                                                                                        OUTN
                                                                                                                   Driver
                    ROSC
                                    Oscillator
                   SYNCLK
                                                          Thermal,Undervoltage
                               Standby Mute/Play                                                VDD,VSS Regulators
                                                          Overcurrent protections
                            STANDBY         MUTE                  DIAG                                      VDDS        VSS
                                                 DocID027029 Rev 2                                                                             5/23


Pin description                                                                         TDA7492PE
2           Pin description
2.1         Pinout
                               Figure 2: Pin connections (top view, PCB view)
                   S UB _G ND   1                                        36   VS S
                      OUTP B    2                                        35   S VC C
                      OUTP B    3                                        34   VR E F
                      P G NDB   4                                        33   INNB
                      P G NDB   5                                        32   INP B
                      P VC C B  6                                        31   G AIN
                      P VC C B  7                                        30   P LIMIT
                      OUTNB     8                                        29   S VR
                      OUTNB     9                                        28   DIAG
                      OUTNA     10                   EP                  27   S G ND
                      OUTNA     11                                       26   VDDS
                      P VC C A  12                                       25   S Y NC LK
                      P VC C A  13                                       24   R OS C
                      P G NDA   14                                       23   INNA
                      P G NDA   15             Exposed pad down          22   INP A
                                             (Connected to ground )
                      OUTP A    16                                       21   MUTE
                      OUTP A    17                                       20   S TB Y
                        P G ND  18                                       19   VDDP W
6/23                                  DocID027029 Rev 2


TDA7492PE                                                                         Pin description
2.2       Pin list
                                 Table 2: Pin description list
           Number    Name   Type                              Description
               1   SUB_GND  PWR      Connect to the frame
             2, 3   OUTPB     O      Positive PWM for right channel
             4, 5   PGNDB   PWR      Power stage ground for right channel
             6, 7   PVCCB   PWR      Power supply for right channel
             8, 9   OUTNB     O      Negative PWM output for right channel
            10, 11  OUTNA     O      Negative PWM output for left channel
            12, 13  PVCCA   PWR      Power supply for left channel
            14, 15  PGNDA   PWR      Power stage ground for left channel
            16, 17  OUTPA     O      Positive PWM output for left channel
              18     PGND   PWR      Power stage ground
                                     3.3 V (nominal) regulator output referred to ground for
              19    VDDPW     O
                                     power stage
              20     STBY      I     Standby mode control
              21     MUTE      I     Mute mode control
              22      INPA     I     Positive differential input of left channel
              23      INNA     I     Negative differential input of left channel
              24     ROSC     O      Master oscillator frequency-setting pin
              25    SYNCLK   I/O     Clock in/out for external oscillator
                                     3.3 V (nominal) regulator output referred to ground for
              26     VDDS     O
                                     signal blocks
              27     SGND   PWR      Signal ground
              28      DIAG    O      Open-drain diagnostic output
              29       SVR    O      Supply voltage rejection
              30     PLIMIT    I     Output voltage level setting
              31      GAIN     I     Gain setting input
              32      INPB     I     Positive differential input of right channel
              33      INNB     I     Negative differential input of right channel
              34     VREF     O      Half VDDS (nominal) referred to ground
              35     SVCC   PWR      Signal power supply
              36       VSS    O      3.3 V (nominal) regulator output referred to power supply
               -        EP     -     Exposed pad for heatsink, to be connected to GND
                             DocID027029 Rev 2                                               7/23


Electrical specifications                                                                       TDA7492PE
3            Electrical specifications
3.1          Absolute maximum ratings
                                               Table 3: Absolute maximum ratings
              Symbol                                Parameter                           Value        Unit
                VCC       DC supply voltage for pins PVCCA, PVCCB, SVCC                   30           V
                          Voltage limits for input pins STBY, MUTE, INNA, INPA,
                 VI                                                                  -0.3 to +4.6      V
                          INNB, INPB, GAIN, MODE
                 Tj       Operating junction temperature                             -40 to +150      ¬∞C
                Top       Operating ambient temperature                               -40 to +85      ¬∞C
                Tstg      Storage temperature                                        -40 to +150      ¬∞C
3.2          Thermal data
                                                       Table 4: Thermal data
               Symbol                            Parameter                     Min. Typ.     Max.   Unit
               Rth j-case   Thermal resistance, junction-to-case                -   2.98           ¬∞C/W
               Rth j-amb    Thermal resistance, junction-to-ambient                  24            ¬∞C/W
8/23                                            DocID027029 Rev 2


TDA7492PE                                                                                     Electrical specifications
3.3       Electrical specifications
          Unless otherwise stated, the results in below are given for the conditions: VCC = 22 V,
          RL= 6 Œ©, ROSC = R3 = 33 kŒ©, f = 1 kHz, GV = 20.8 dB and Tamb = 25 ¬∞C.
                                                 Table 5: Electrical specifications
            Symbol                Parameter                          Condition                Min.     Typ.    Max.  Unit
                          Supply voltage for pins
                VCC                                        -                                    7        -       26    V
                          PVCCA, PVCCB, SVCC
                  Iq      Total quiescent current          No LC filter, no load                -       40           mA
                          Quiescent current in
              IqSTBY                                       -                                    -        1        -  ¬µA
                          standby
                VOS       Output offset voltage            Vi = 0, no load                              20           mV
                          Overcurrent protection
                IOCP      threshold to switch off                                               9       10       13    A
                          the device
                          Junction temperature at
                  Tj                                       -                                  140      150      160   ¬∞C
                          thermal shutdown
                  Ri      Input resistance                 Differential input                           60        -  kŒ©
                          Power transistor on-             High side                            -       0.2       -
              RdsON                                                                                                   Œ©
                          resistance                       Low side                             -       0.2       -
                                                           GAIN < 0.25*Vdd                             20.8       -
                                                           0.25*Vdd < GAIN < 0.5*Vdd            -      26.8       -
                 GV       Closed-loop gain                                                                            dB
                                                           0.5*Vdd < GAIN < 0.75*Vdd            -       30        -
                                                           GAIN1 > 0.75*Vdd                     -      32.8       -
                ŒîGV       Gain matching                    -                                             -       ¬±1   dB
                 CT       Cross talk                       f = 1 kHz, PO = 1 W                          70        -   dB
                          Supply voltage rejection         fr = 100 Hz, Vr = 0.5 Vpp,
             SVRR                                                                               -       60        -   dB
                          ratio                            CSVR = 10 ¬µF
               Tr, Tf     Rise and fall times              -                                    -       24       40   ns
                 fSW      Switching frequency              Internal oscillator                         500           kHz
                          Output switching                 With internal oscillator by
                fSWR                                                                          450        -      550  kHz
                          frequency range                  changing Rosc(1)
                VinH      Digital input high (H)                                               2.0       -        -
                                                           -                                                           V
                 VinL     Digital input low (L)                                                 -        -      0.8
                                                           STBY < 0.5 V Mute = X                         Standby
            Function
                          Standby, Mute, Play              STBY > 2.5 V Mute < 0.8 V                       Mute
              mode
                                                           STBY > 2.5 V Mute > 2.5 V                       Play
              AMUTE       Mute attenuation                 VMUTE = 1 V                         60       80        -   dB
           Notes:
                SW = 10 / [( ROSC * 12 + 110) * 4] kHz, fSYNCLK = 2 * fSW (where ROSC is in kŒ©. and fSW in kHz) with
           (1)f        6
           Rosc = 33 kŒ©.
                                                DocID027029 Rev 2                                                     9/23


Electrical specifications                                                                    TDA7492PE
3.4          Stereo BTL application
             All specifications are for VCC = 22 V, Rosc = 33 kŒ©, f = 1 kHz, Tamb = 25 ¬∞C, unless
             otherwise specified.
                                                Table 6: Stereo BTL application
            Symbol              Parameter                      Condition         Min.  Typ.   Max.   Unit
                                                       RL = 6 Œ©, THD = 10%          -   41       -
                                                       RL = 6 Œ©, THD = 1%           -   32       -
                                                       RL = 6 Œ©, THD = 10%,
               Po      Output power                                                 -   27       -    W
                                                       VCC = 18 V
                                                       RL = 6 Œ©, THD = 1%,
                                                                                    -   21       -
                                                       VCC = 18 V
              THD      Total harmonic distortion       Po = 1 W, fin = 1 kHz        -  0.04      -    %
                                                       Inputs shorted and
               VN      Total output noise              connected to GND,            -  150       -    ¬µV
                                                       A Curve, GV = 20.8 dB
3.5          Parallel BTL (mono) application
             All specifications are for VCC = 22 V, Rosc = 33 kŒ©, f = 1 kHz, Tamb = 25 ¬∞C, INPB, INNB
             connected to VDDS, unless otherwise specified.
                                           Table 7: Stereo BTL (mono) application
             Symbol            Parameter                      Condition         Min.  Typ.   Max.   Unit
                                                     RL = 3 Œ©, THD = 10%          -    90      -
                                                     RL = 3 Œ©, THD = 1%           -    70      -
                                                     RL = 3 Œ©, THD = 10%,
                Po      Output power                                              -    53      -     W
                                                     Vcc = 18 V
                                                     RL = 3 Œ©, THD = 1%,
                                                                                  -    41      -
                                                     Vcc = 18 V
               THD      Total harmonic distortion    Po = 1 W, fin = 1 kHz        -   0.04     -     %
                                                     Inputs shorted and
                VN      Total output noise           connected to GND,            -   150      -     ¬µV
                                                     A Curve, GV = 20.8 dB
10/23                                         DocID027029 Rev 2


TDA7492PE                                                                          Application information
4         Application information
4.1       Gain setting
          The four gain settings of the TDA7492PE are set by GAIN (pin 31). Internally, gain is set by
          changing the feedback resistors of the amplifier. The gain setting pins can be controlled by
          standard logic drivers.
                                                Table 8: Gain settings
                     Voltage on GAIN pin                Total gain           Application recommendations
            VGAIN < 0.25*VDDS                             20.8 dB          GAIN pin connected to SGND
            0.25*VDDS < VGAIN < 0.5*VDDS                  26.8 dB          External resistor divider < 100 k
            0.5*VDDS < VGAIN < 0.75*VDDS                   30 dB           External resistor divider < 100 k
            VGAIN > 0.75*VDDS                             32.8 dB          GAIN pin connected to VDDS
4.2       Stereo and mono applications
          The TDA7492PE can be used in stereo BTL or in mono BTL configuration. When the input
          pins, INPB and INNB of the right channel are directly shorted to VDDS (without input
          capacitors) the device is in mono configuration as shown in Figure 3: "Mono BTL settings".
                                            Figure 3: Mono BTL settings
                                                     OUTPB
                        INPA
                        INNA                         OUTPA              LC
                                          IC                          Filter
                                                     OUTNA
                        INPB
                        INNB
                                                     OUTNB
4.3       Smart protections
4.3.1     Overcurrent protection (OCP)
          If the overcurrent protection threshold is reached, the power stage will be shut down
          immediately. The device will recover automatically when the fault is removed.
                                           Table 9: Overcurrent protection
                                                                     I (Shutdown)
                                    High side (A)                         11.2
                                     Low side (A)                         10.0
                                         DocID027029 Rev 2                                               11/23


Application information                                                                  TDA7492PE
            The thresholds in mute mode are reduced to about 1/2 and two typical thresholds are as
            follows.
                                     Table 10: Overcurrent protection (mute mode)
                                                                                I (Shutdown)
                                       High side (A)                                  6.2
                                       Low side (A)                                   5.9
4.3.2       Thermal protection
            When internal die temperature exceeds 140 ¬∞C, the device enters into Mute by pulling the
            MUTE pin low first.
            When internal die temperature exceeds 150 ¬∞C, the device directly shuts down the power
            stage. The TDA7492PE automatically recovers when the temperature become lower than
            the threshold.
4.3.3       Power limit
            A built-in power limit is used to limit the output voltage level below the supply rail by limiting
            the duty cycle. The limit level is set through the voltage at PLIMIT (pin 30). The pin voltage
            is set by the following equation:
                                                                      (ùëÖùëÖùëÖùëÖùëÖùëÖ//400ùëòùëò)
                                         ùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâ = ùëâùëâùê∑ùê∑ùê∑ùê∑ ÔøΩ                        ÔøΩ
                                                                  (ùëÖùëÖùëÖùëÖùëÖùëÖ//400ùëòùëò + ùëÖùëÖùëÖùëÖùëÖùëÖ)
                                 Figure 4: Recommended power limit pin connections
                                   VDDS
                                 Rup
                                         PLIMIT
                                                     400 k‚Ñ¶
                                 Rdn
                                                                         Power
                                                                         Limiter
            It is recommended that external resistors are less than 40 kŒ© if a voltage divider is used as
            shown in Figure 4: "Recommended power limit pin connections". The relationship of the
            maximum duty cycle (Dmax) and the voltage at PLIMIT is:
                                                                       ùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâùëâ
                                                    ÔøΩ8.8 √ó                2 √ó ùëâùëâùëêùëêùëêùëê √ó ùëÖùëÖùëÖùëÖ + 1ÔøΩ
                                                              ùëâùëâùëêùëêùëêùëê ‚àí
                                       ùê∑ùê∑ùê∑ùê∑ùê∑ùê∑ùê∑ùê∑ =                      ùëÖùëÖùëÖùëÖùëÖùëÖùëÖùëÖùëÖùëÖ √ó 2 √ó ùëÖùëÖùëÖùëÖ
                                                                             2
            Where VCC is the power supply voltage, VPLIMIT is the voltage applied at the PLIMIT pin, Rs
            is the series resistance including Rdson of the power transistor, output filter resistance and
            bonding wire resistance. Rload is the load resistance.
12/23                                       DocID027029 Rev 2


TDA7492PE                                                                              Application information
          An example of maximum effective control voltage at PLIMIT vs. power supply and load
          resistance is shown in Table 11: "Max effective voltage of PLIMIT pin vs. power supply and
          load".
                         Table 11: Max effective voltage of PLIMIT pin vs. power supply and load
                                                                          Power supply
                       Rload
                                                     7V                       13 V                 24 V
                        4Œ©                          0.71 V                   1.32 V               2.44 V
                        6Œ©                          0.74 V                   1.37 V               2.53 V
                        8Œ©                          0.75 V                   1.39 V               2.57 V
4.4       Mode selection
          The three operating modes of the TDA7492PE are set by two inputs: STBY (pin 20) and
          MUTE (pin 21).
          ‚Ä¢      Standby mode: all circuits are turned off, very low current consumption.
          ‚Ä¢      Mute mode: inputs are connected to ground and the positive and negative PWM
                 outputs are at 50% duty cycle
          ‚Ä¢      Play mode: the amplifiers are active.
          The protection functions of the TDA7492PE are implemented by pulling down the voltages
          of the STBY and MUTE inputs shown in Figure 5: "Standby and mute circuits". The input
          current of the corresponding pins must be limited to 200 ¬µA.
                                                      Table 12: Mode settings
                            Mode                                STBY                          MUTE
                          Standby                                  L(1)                   X (don‚Äôt care)
                            Mute                                    H                           L
                            Play                                    H                           H
            Notes:
            (1)Drive levels defined in Table 5: "Electrical specifications".
                                                DocID027029 Rev 2                                        13/23


Application information                                                             TDA7492PE
                                     Figure 5: Standby and mute circuits
                            Standby       R2
                                                               20
                                                                   STBY
                               3.3 V     33 k‚Ñ¶
                 0V                              C7       2.2 ¬µF
                                                                      TDA7492PE
                             Mute         R4
                                                               21
                                                                   MUTE
                                 3.3 V   33 k‚Ñ¶
                  0V                            C15      2.2 ¬µF
                        Figure 6: Turn-on/off sequence for minimizing speaker ‚Äúpop‚Äù
14/23                                 DocID027029 Rev 2


TDA7492PE                                                                                                                                                                                                  Schematic diagram
5         Schematic diagram
                                                                                                       Figure 7: Application circuit
                                                                                                                                                  VCC
                                                                     C1
                                                                                                                                                                                       R15
                                                                    1uF                C3
                                                                     C2                1nF                                                    R6                                       8R
                                                                                                                                                                       C28
                                                                                                                                             22R                                      C40      L-OUTPU T
                                                                   1uF                 C4                                                                             220nF
                                                                                       1nF                                                                                           220nF     Load=6 ohm
                                                                                                                                                                    C26                           L+ 2
                                                                                                                                   C25       C30
                                                                          C5                                                                                       *220nF
                       INPU T                                                                                                                1uF                                                      1
                                                                                                                                 100nF                                                            L-
                          J1                                             100nF           R1                                                   C27
                                                                                                                                                   MO NO               C24             C41            J13
                                                                                                                                           330pF
                                2 L+                 For
                                                                                         47k                                                       OU T
                                                Single-Ended                      R7                                                                                                 220nF
                                                                                                                                                                     220nF
                                1 L-         J7      Input                       22R                                                                                                    R16
                                4 R+                                                                                                       VCC                                           8R
                                                                                  C6
                                3 R-
                                          FREQUENC Y SHIF T                    100nF
                         MO NO                               R9                                                                                                                      1    VCC
                                                                                                                                                                            +
                                                   Q1      180K                                                                                                      C23             2
                         INPU T                                                                                                                                     2200uF                GN D
                                             KTC3875(S)
                       L+, L- Only                                3                                                                                                  35V
                                                 R13                                                                                                                                 J2
                                                                       C8
                                                            1                  R3
                                                47k                  100nF
                                                               2               39K
                                                   R14
                                          PS                                           R21         J12                                                                                 R17
                                                  100k
                                                                                                                                             R5                       C18
                                                                                                                                                                                        8R
                                                                                              R20   J9                                      22R                       220nF                      R-OUTPU T
                                                       R10       R11            J11                                                                                                    C42      Load=6 ohm
                                                                                            J6                                                                                       220nF      R+   J14
                                                      100k      100k           J10                                                 C19
                                                                     R12                    J5                                                                     C20                               1
                                                                                                                                             C31
                                                                    100k                                                         100nF                            *220nF
                                                        For                                                                                 1uF                                                 R-   2
                                             J8                                                 C10                                                   MO NO
                                                   Single-Ended                                                                              C21                                       C43
                                                                                               100nF                                                  OU T            C22
                                                        Input                                                                              330pF                                     220nF
                                                                                 J3                                                                                   220nF
                                                                                                                                         VCC                                          R18
                                                                   C11
                                                                                                                                                                                       8R
                         3V3                                       1uF           J15              C13
                                   PS
                                                                    C12                           1nF
                               J4
                                                                   1uF                            C14
                                          S2 MUTE
                                  R19                                 R4                          1nF                                               Optional components or circuitry
                                                1        2                                                                             C17
                                 4.7k           3                                      C15                                             4.7uF
                                                                      33k            +
                                           S1 STB Y                                    2.2uF                                           10V
                                                1        2            R2               16V
                                                3                                    +                                                 C16
                                                                      33k              C7
                                                                                                                                        10uF
                                                                                       2.2uF
                                                                                                                                       10V
                                                  IN             R8 VCC                16V
                                OU T    IC 2
                                   1 L4931CZ3 3 3                1.2k
                            C29         2 GN D C9
                            2.2uF                100nF
                                       3V3 POWER SUPP LY
                                                                                      TDA7492PE CLASS-D AMPLIFIER
                                                                                                 DocID027029 Rev 2                                                                                                      15/23


Schematic diagram                                                             TDA7492PE
                                        Table 13: BTL configuration
               Load                                     C28, C24,   R15, R16,  C40, C41,
                       L4, L3, L2, L1     C26, C20
             impedance                                  C22, C18    R17, R18   C42, C43
                4Œ©         15 ¬µh            1 ¬µF          220 nF      8Œ©        220 nF
                6Œ©         22 ¬µh           680 nF         220 nF      8Œ©        220 nF
                8Œ©         22 ¬µh           470 nF         220 nF      8Œ©        220 nF
16/23                                 DocID027029 Rev 2


TDA7492PE                                                                                                                                                                   Characterization curves
6                       Characterization curves
                         Unless otherwise stated, measurements were made under the following conditions:
                        VCC = 22 V, RI = 6 Œ©, f = 1 kHz, Gv = 20.8 dB, ROSC = 33 kŒ©, Gain = 20.8 dB and
                        Tamb = 25 ¬∞C.
                        Note: Maximum output power must be derated according to case temperature.
                                                                                                                                               Figure 9: Efficiency vs. output power
                       Figure 8: Output power vs. supply voltage
                                                                                                                                     90
                                                                                                                                     80
                                                                                                                                     70
                                                                                                                                     60
                                                                                                                    Efficiency(%)
                                                                                                                                                                                       Vs = 20 V
                                                                                                                                     50
                                                                                                                                                                                       Rl = 6 ohm
                                                                                                                                     40                                                f = 1 kHz
                                                                                                                                     30
                                                                                                                                     20
                                                                                                                                     10
                                                                                                                                       0
                                                                                                                                           0   2     4     6      8    10         12   14   16      18   20   22   24   26        28     30   32
                                                                                                                                                                                  Pout per chann el (W)
                   Figure 10: THD vs. output power (f = 1 kHz)                                                                             Figure 11: THD vs. output power (100 Hz)
                 10                                                                                                                  10
                  5                                                                                                                   5
                  2                                                                                                                   2
                  1                                                                                                                   1
                                                   Vs = 20 V, Rl = 6 ‚Ñ¶, f = 1 kHz                                                                                     Vs = 20 V, Rl = 6 ‚Ñ¶, f = 100 Hz
                 0.5                                                                                                                 0.5
                 0.2
                                                                                                                   THD (%)
                                                                                                                                     0.2
      THD (%)
                 0.1                                                                                                                 0.1
                0.05                                                                                                                0.05
                0.02                                                                                                                0.02
                0.01                                                                                                                0.01
           0.005                                                                                                               0.00 5
           0.002                                                                                                               0.00 2
           0.001                                                                                                               0.00 1
               10 m       20 m        50 m    100 m   200 m     500 m       1        2        5   10   20    50                     10m        20m        50m     10 0 m    20 0 m      50 0 m      1     2        5         10         20      50
                                                               Pout (W)                                                                                                                 Pout (W)
                                 Figure 12: THD vs. frequency                                                                                        Figure 13: Frequency response
                  10                                                                                                                 +2
                   5                                                                                                                +1.5
                                                                                                                                     +1
                   2
                                                                                                                                    +0.5
                   1
                                                    Vs = 20 V, Rl = 6 ‚Ñ¶ ,                                                             -0
                  0.5                               f = 1 kHz, Pout = 1 W                                                           -0.5
                                                                                                                                      -1
                  0.2
       THD (%)
                                                                                                                                    -1.5                                    Vs = 20 V, Rl = 6 ‚Ñ¶, Pout = 1 W
                                                                                                                   dBr (A)
                  0.1                                                                                                                 -2
                 0.05                                                                                                               -2.5
                                                                                                                                      -3
                 0.02                                                                                                               -3.5
                 0.01                                                                                                                 -4
                0.005                                                                                                               -4.5
                                                                                                                                      -5
                0.002                                                                                                               -5.5
                0.001                                                                                                                 -6
                    20           50          100      200          500          1k       2k       5k   10k   20k                        20           50        10 0        20 0         50 0        1k        2k        5k             10k    20k
                                                                   freq (Hz)                                                                                                            freq (Hz)
                                                                                              DocID027029 Rev 2                                                                                                          17/23


Characterization curves                                                                                                                                            TDA7492PE
                                   Figure 14: FFT (0 dB)                                                                     Figure 15: FFT (-60 dB)
                     +0                                                                                        +0
                     -10                                                                                       -10
                     -20                                                                                       -20
                     -30                                                                                       -30
                                         Vs = 20 V, Rl = 6 ‚Ñ¶,                                                                       Vs = 20 V, Rl = 6 ‚Ñ¶,
                     -40                                                                                       -40
                                         Pout = 1 W, f = 1 kHz                                                                      Pout = 1 W, f = 1 kHz
                     -50                                                                                       -50
                     -60                                                                                       -60
        dBr (A)                                                                                     dBr (A)
                     -70                                                                                       -70
                     -80                                                                                       -80
                     -90                                                                                       -90
                 -10 0                                                                                        -10 0
                 -11 0                                                                                        -11 0
                 -12 0                                                                                        -12 0
                 -13 0                                                                                        -13 0
                 -14 0                                                                                        -14 0
                 -15 0                                                                                        -15 0
                      20   50     10 0      20 0         50 0       1k   2k      5k   10 k   20 k                  20   50   10 0      20 0         50 0      1k   2k   5k   10 k   20 k
                                                            freq (Hz)                                                                                 freq (Hz)
                                Figure 16: PSRR parameter
                                   V s = 20 V, R l = 6 ‚Ñ¶ ,
                                   Vr = 500 m V, C svr = 10 ¬µF
           dBr (A)
                                                           freq (H z)
18/23                                                                         DocID027029 Rev 2


TDA7492PE                                                                         Package information
7         Package information
          In order to meet environmental requirements, ST offers these devices in different grades of
          ECOPACK¬Æ packages, depending on their level of environmental compliance. ECOPACK¬Æ
          specifications, grade definitions and product status are available at: www.st.com.
          ECOPACK¬Æ is an ST trademark.
7.1       PowerSSO36 EPD package information
          The TDA7492PE comes in a 36-pin PowerSSO package with exposed pad down (EPD).
          Figure 17: "PowerSSO-36 EPD package outline" shows the package outline and Table 14:
          "PowerSSO-36 EPD package mechanical data" gives the dimensions.
                                         DocID027029 Rev 2                                      19/23


Package information                                            TDA7492PE
                    Figure 17: PowerSSO-36 EPD package outline
                                                               7587131_I
20/23                    DocID027029 Rev 2


TDA7492PE                                                         Package information
                    Table 14: PowerSSO-36 EPD package mechanical data
                       Dimensions in mm                   Dimensions in inches
          Symbol
                 Min.          Typ.       Max.       Min.        Typ.          Max.
             Œ∏    0¬∫             -         8¬∞         0¬∫           -            8¬∞
            Œ∏1    5¬∞             -        10¬∞         5¬∞           -           10¬∞
            Œ∏2    0¬∞             -          -         0¬∞           -             -
            A    2.15            -        2.45      0.085          -          0.096
            A1   0.00            -        0.10       0.00          -          0.004
            A2   2.15            -        2.35      0.085          -          0.093
             b   0.18            -        0.32      0.007          -          0.013
            b1   0.13          0.25       0.30      0.005        0.010        0.012
             c   0.23            -        0.32      0.009          -          0.013
            c1   0.20          0.20       0.30      0.008        0.008        0.012
            D              10.30 BSC                          0.406 BSC
            D1   6.50            -        7.10      0.256          -          0.280
            D2     -           3.65         -          -         0.144           -
            D3     -           4.30         -          -         0.169           -
             e              0.50 BSC                          0.020 BSC
            E              10.30 BSC                          0.406 BSC
            E1              7.50 BSC                          0.295 BSC
            E2   4.10            -        4.70      0.161          -          0.185
            E3     -           2.30         -          -         0.091           -
            E4     -           2.90         -          -         0.114           -
            G1     -           1.20         -          -         0.047           -
            G2     -           1.00         -          -         0.039           -
            G3     -           0.80         -          -         0.032           -
             h   0.30            -        0.40      0.012          -          0.016
             L   0.55          0.70       0.85      0.022        0.028        0.033
            L1              1.40 REF                          0.055 REF
            L2              0.25 BSC                          0.010 BSC
            N                                   36
            R    0.30            -          -       0.012          -             -
            R1   0.20            -          -       0.008          -             -
            S    0.25            -          -       0.010          -             -
                              DocID027029 Rev 2                                     21/23


Revision history                                                                             TDA7492PE
8           Revision history
                                   Table 15: Document revision history
                  Date    Revision                              Changes
              14-Nov-2014    1     Initial release
                                   Updated minimum voltage to 7 V throughout datasheet
              24-Feb-2017    2     Updated VOS and Tr, Tf in Table 5: "Electrical specifications"
                                   Updated Section 7.1: "PowerSSO36 EPD package information"
22/23                               DocID027029 Rev 2


TDA7492PE
                                           IMPORTANT NOTICE ‚Äì PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (‚ÄúST‚Äù) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST
products before placing orders. ST products are sold pursuant to ST‚Äôs terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the
design of Purchasers‚Äô products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
                                                  ¬© 2017 STMicroelectronics ‚Äì All rights reserved
                                                             DocID027029 Rev 2                                                            23/23


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 TDA7492PETR
