INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 buffer5/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer6/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.931ns (17.905%)  route 4.269ns (82.095%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.508     0.508    buffer5/clk
    SLICE_X44Y114        FDRE                                         r  buffer5/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer5/outs_reg[4]/Q
                         net (fo=8, routed)           0.652     1.414    buffer6/control/Q[4]
    SLICE_X48Y113        LUT3 (Prop_lut3_I2_O)        0.043     1.457 r  buffer6/control/Memory[3][4]_i_2/O
                         net (fo=12, routed)          0.472     1.929    buffer6/control/dataReg_reg[4]
    SLICE_X47Y113        LUT6 (Prop_lut6_I4_O)        0.043     1.972 r  buffer6/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.171     2.142    cmpi0/DI[2]
    SLICE_X46Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.338 r  cmpi0/result0_carry/CO[3]
                         net (fo=44, routed)          0.771     3.109    buffer26/fifo/Memory_reg[0][0]_0[0]
    SLICE_X39Y117        LUT4 (Prop_lut4_I3_O)        0.051     3.160 r  buffer26/fifo/out0_valid_INST_0_i_2/O
                         net (fo=8, routed)           0.372     3.532    buffer38/fifo/out0_valid_0
    SLICE_X42Y121        LUT5 (Prop_lut5_I2_O)        0.129     3.661 r  buffer38/fifo/transmitValue_i_3__3/O
                         net (fo=2, routed)           0.415     4.076    fork16/control/generateBlocks[1].regblock/transmitValue_i_6_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I4_O)        0.043     4.119 r  fork16/control/generateBlocks[1].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.253     4.372    buffer19/control/transmitValue_i_2__2
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.043     4.415 r  buffer19/control/transmitValue_i_6/O
                         net (fo=1, routed)           0.306     4.720    buffer26/fifo/transmitValue_reg_3
    SLICE_X45Y116        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  buffer26/fifo/transmitValue_i_2__2/O
                         net (fo=10, routed)          0.247     5.010    fork8/control/generateBlocks[1].regblock/transmitValue_reg_10
    SLICE_X46Y115        LUT6 (Prop_lut6_I2_O)        0.043     5.053 r  fork8/control/generateBlocks[1].regblock/dataReg[5]_i_5/O
                         net (fo=1, routed)           0.312     5.365    fork4/control/generateBlocks[4].regblock/dataReg_reg[5]_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.043     5.408 r  fork4/control/generateBlocks[4].regblock/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.300     5.708    buffer6/E[0]
    SLICE_X49Y113        FDRE                                         r  buffer6/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=860, unset)          0.483     6.683    buffer6/clk
    SLICE_X49Y113        FDRE                                         r  buffer6/dataReg_reg[2]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X49Y113        FDRE (Setup_fdre_C_CE)      -0.194     6.453    buffer6/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  0.746    




