
<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <title>Cppcheck - HTML report - htmlREPORTcppcheck</title>
    <link rel="stylesheet" href="style.css">
    <style>
pre { line-height: 125%; margin: 0; }
td.linenos pre { color: #000000; background-color: #f0f0f0; padding: 0 5px 0 5px; }
span.linenos { color: #000000; background-color: #f0f0f0; padding: 0 5px 0 5px; }
td.linenos pre.special { color: #000000; background-color: #ffffc0; padding: 0 5px 0 5px; }
span.linenos.special { color: #000000; background-color: #ffffc0; padding: 0 5px 0 5px; }
.highlight .hll { background-color: #ffffcc }
.highlight { background: #ffffff; }
.highlight .c { color: #888888 } /* Comment */
.highlight .err { color: #FF0000; background-color: #FFAAAA } /* Error */
.highlight .k { color: #008800; font-weight: bold } /* Keyword */
.highlight .o { color: #333333 } /* Operator */
.highlight .ch { color: #888888 } /* Comment.Hashbang */
.highlight .cm { color: #888888 } /* Comment.Multiline */
.highlight .cp { color: #557799 } /* Comment.Preproc */
.highlight .cpf { color: #888888 } /* Comment.PreprocFile */
.highlight .c1 { color: #888888 } /* Comment.Single */
.highlight .cs { color: #cc0000; font-weight: bold } /* Comment.Special */
.highlight .gd { color: #A00000 } /* Generic.Deleted */
.highlight .ge { font-style: italic } /* Generic.Emph */
.highlight .gr { color: #FF0000 } /* Generic.Error */
.highlight .gh { color: #000080; font-weight: bold } /* Generic.Heading */
.highlight .gi { color: #00A000 } /* Generic.Inserted */
.highlight .go { color: #888888 } /* Generic.Output */
.highlight .gp { color: #c65d09; font-weight: bold } /* Generic.Prompt */
.highlight .gs { font-weight: bold } /* Generic.Strong */
.highlight .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
.highlight .gt { color: #0044DD } /* Generic.Traceback */
.highlight .kc { color: #008800; font-weight: bold } /* Keyword.Constant */
.highlight .kd { color: #008800; font-weight: bold } /* Keyword.Declaration */
.highlight .kn { color: #008800; font-weight: bold } /* Keyword.Namespace */
.highlight .kp { color: #003388; font-weight: bold } /* Keyword.Pseudo */
.highlight .kr { color: #008800; font-weight: bold } /* Keyword.Reserved */
.highlight .kt { color: #333399; font-weight: bold } /* Keyword.Type */
.highlight .m { color: #6600EE; font-weight: bold } /* Literal.Number */
.highlight .s { background-color: #fff0f0 } /* Literal.String */
.highlight .na { color: #0000CC } /* Name.Attribute */
.highlight .nb { color: #007020 } /* Name.Builtin */
.highlight .nc { color: #BB0066; font-weight: bold } /* Name.Class */
.highlight .no { color: #003366; font-weight: bold } /* Name.Constant */
.highlight .nd { color: #555555; font-weight: bold } /* Name.Decorator */
.highlight .ni { color: #880000; font-weight: bold } /* Name.Entity */
.highlight .ne { color: #FF0000; font-weight: bold } /* Name.Exception */
.highlight .nf { color: #0066BB; font-weight: bold } /* Name.Function */
.highlight .nl { color: #997700; font-weight: bold } /* Name.Label */
.highlight .nn { color: #0e84b5; font-weight: bold } /* Name.Namespace */
.highlight .nt { color: #007700 } /* Name.Tag */
.highlight .nv { color: #996633 } /* Name.Variable */
.highlight .ow { color: #000000; font-weight: bold } /* Operator.Word */
.highlight .w { color: #bbbbbb } /* Text.Whitespace */
.highlight .mb { color: #6600EE; font-weight: bold } /* Literal.Number.Bin */
.highlight .mf { color: #6600EE; font-weight: bold } /* Literal.Number.Float */
.highlight .mh { color: #005588; font-weight: bold } /* Literal.Number.Hex */
.highlight .mi { color: #0000DD; font-weight: bold } /* Literal.Number.Integer */
.highlight .mo { color: #4400EE; font-weight: bold } /* Literal.Number.Oct */
.highlight .sa { background-color: #fff0f0 } /* Literal.String.Affix */
.highlight .sb { background-color: #fff0f0 } /* Literal.String.Backtick */
.highlight .sc { color: #0044DD } /* Literal.String.Char */
.highlight .dl { background-color: #fff0f0 } /* Literal.String.Delimiter */
.highlight .sd { color: #DD4422 } /* Literal.String.Doc */
.highlight .s2 { background-color: #fff0f0 } /* Literal.String.Double */
.highlight .se { color: #666666; font-weight: bold; background-color: #fff0f0 } /* Literal.String.Escape */
.highlight .sh { background-color: #fff0f0 } /* Literal.String.Heredoc */
.highlight .si { background-color: #eeeeee } /* Literal.String.Interpol */
.highlight .sx { color: #DD2200; background-color: #fff0f0 } /* Literal.String.Other */
.highlight .sr { color: #000000; background-color: #fff0ff } /* Literal.String.Regex */
.highlight .s1 { background-color: #fff0f0 } /* Literal.String.Single */
.highlight .ss { color: #AA6600 } /* Literal.String.Symbol */
.highlight .bp { color: #007020 } /* Name.Builtin.Pseudo */
.highlight .fm { color: #0066BB; font-weight: bold } /* Name.Function.Magic */
.highlight .vc { color: #336699 } /* Name.Variable.Class */
.highlight .vg { color: #dd7700; font-weight: bold } /* Name.Variable.Global */
.highlight .vi { color: #3333BB } /* Name.Variable.Instance */
.highlight .vm { color: #996633 } /* Name.Variable.Magic */
.highlight .il { color: #0000DD; font-weight: bold } /* Literal.Number.Integer.Long */
    </style>
    <script>
      function getStyle(el, styleProp) {
        var y;

        if (el.currentStyle) {
          y = el.currentStyle[styleProp];
        } else if (window.getComputedStyle) {
          y = document.defaultView.getComputedStyle(el, null).getPropertyValue(styleProp);
        }

        return y;
      }

      function toggle() {
        var el = this.expandable_content;
        var mark = this.expandable_marker;

        if (el.style.display === "block") {
          el.style.display = "none";
          mark.textContent = "[+]";
        } else {
          el.style.display = "block";
          mark.textContent = "[-]";
        }
      }

      function initExpandables() {
        var elements = document.querySelectorAll(".expandable");

        for (var i = 0, len = elements.length; i < len; i++) {
          var el = elements[i];
          var clickable = el.querySelector("span");
          var marker = clickable.querySelector(".marker");
          var content = el.querySelector(".content");
          var width = clickable.clientWidth - parseInt(getStyle(content, "padding-left")) - parseInt(getStyle(content, "padding-right"));
          content.style.width = width + "px";
          clickable.expandable_content = content;
          clickable.expandable_marker = marker;
          clickable.addEventListener("click", toggle);
        }
      }

      function toggleDisplay(id) {
        var elements = document.querySelectorAll("." + id);

        for (var i = 0, len = elements.length; i < len; i++) {
          elements[i].classList.toggle("d-none");
        }
      }

      function toggleAll() {
        var elements = document.querySelectorAll("input");

        // starting from 1 since 0 is the "toggle all" input
        for (var i = 1, len = elements.length; i < len; i++) {
          var el = elements[i];

          if (el.checked) {
            el.checked = false;
          } else {
            el.checked = true;
          }

          toggleDisplay(el.id);
        }
      }
      window.addEventListener("load", initExpandables);
    </script>
  </head>
  <body>
    <div id="header" class="header">
      <h1>Cppcheck report - htmlREPORTcppcheck: target_code_to_be_tested/hall_detection_algoritm/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c</h1>
    </div>
    <div class="wrapper">
      <div id="menu">
       <p id="filename"><a href="index.html">Defects:</a> stm32f4xx_ll_adc.c</p>
<a href="20.html#line-289"> unusedFunction 289</a><a href="20.html#line-319"> unusedFunction 319</a><a href="20.html#line-401"> unusedFunction 401</a><a href="20.html#line-426"> unusedFunction 426</a><a href="20.html#line-585"> unusedFunction 585</a><a href="20.html#line-633"> unusedFunction 633</a><a href="20.html#line-680"> unusedFunction 680</a><a href="20.html#line-769"> unusedFunction 769</a><a href="20.html#line-815"> unusedFunction 815</a><a href="20.html#line-893"> unusedFunction 893</a>
    </div>
    <div id="content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922</pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="line-1"></a><span class="cm">/**</span>
<a name="line-2"></a><span class="cm">  ******************************************************************************</span>
<a name="line-3"></a><span class="cm">  * @file    stm32f4xx_ll_adc.c</span>
<a name="line-4"></a><span class="cm">  * @author  MCD Application Team</span>
<a name="line-5"></a><span class="cm">  * @brief   ADC LL module driver</span>
<a name="line-6"></a><span class="cm">  ******************************************************************************</span>
<a name="line-7"></a><span class="cm">  * @attention</span>
<a name="line-8"></a><span class="cm">  *</span>
<a name="line-9"></a><span class="cm">  * Copyright (c) 2017 STMicroelectronics.</span>
<a name="line-10"></a><span class="cm">  * All rights reserved.</span>
<a name="line-11"></a><span class="cm">  *</span>
<a name="line-12"></a><span class="cm">  * This software is licensed under terms that can be found in the LICENSE file</span>
<a name="line-13"></a><span class="cm">  * in the root directory of this software component.</span>
<a name="line-14"></a><span class="cm">  * If no LICENSE file comes with this software, it is provided AS-IS.</span>
<a name="line-15"></a><span class="cm">  *</span>
<a name="line-16"></a><span class="cm">  ******************************************************************************</span>
<a name="line-17"></a><span class="cm">  */</span>
<a name="line-18"></a><span class="cp">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="line-19"></a>
<a name="line-20"></a><span class="cm">/* Includes ------------------------------------------------------------------*/</span>
<a name="line-21"></a><span class="cp">#include</span> <span class="cpf">&quot;stm32f4xx_ll_adc.h&quot;</span><span class="cp"></span>
<a name="line-22"></a><span class="cp">#include</span> <span class="cpf">&quot;stm32f4xx_ll_bus.h&quot;</span><span class="cp"></span>
<a name="line-23"></a>
<a name="line-24"></a><span class="cp">#ifdef  USE_FULL_ASSERT</span>
<a name="line-25"></a>  <span class="cp">#include</span> <span class="cpf">&quot;stm32_assert.h&quot;</span><span class="cp"></span>
<a name="line-26"></a><span class="cp">#else</span>
<a name="line-27"></a>  <span class="cp">#define assert_param(expr) ((void)0U)</span>
<a name="line-28"></a><span class="cp">#endif</span>
<a name="line-29"></a>
<a name="line-30"></a><span class="cm">/** @addtogroup STM32F4xx_LL_Driver</span>
<a name="line-31"></a><span class="cm">  * @{</span>
<a name="line-32"></a><span class="cm">  */</span>
<a name="line-33"></a>
<a name="line-34"></a><span class="cp">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span>
<a name="line-35"></a>
<a name="line-36"></a><span class="cm">/** @addtogroup ADC_LL ADC</span>
<a name="line-37"></a><span class="cm">  * @{</span>
<a name="line-38"></a><span class="cm">  */</span>
<a name="line-39"></a>
<a name="line-40"></a><span class="cm">/* Private types -------------------------------------------------------------*/</span>
<a name="line-41"></a><span class="cm">/* Private variables ---------------------------------------------------------*/</span>
<a name="line-42"></a><span class="cm">/* Private constants ---------------------------------------------------------*/</span>
<a name="line-43"></a><span class="cm">/* Private macros ------------------------------------------------------------*/</span>
<a name="line-44"></a>
<a name="line-45"></a><span class="cm">/** @addtogroup ADC_LL_Private_Macros</span>
<a name="line-46"></a><span class="cm">  * @{</span>
<a name="line-47"></a><span class="cm">  */</span>
<a name="line-48"></a>
<a name="line-49"></a><span class="cm">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="line-50"></a><span class="cm">/* common to several ADC instances.                                           */</span>
<a name="line-51"></a><span class="cp">#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \</span>
<a name="line-52"></a><span class="cp">  (   ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \</span>
<a name="line-53"></a><span class="cp">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                             \</span>
<a name="line-54"></a><span class="cp">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV6)                             \</span>
<a name="line-55"></a><span class="cp">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV8)                             \</span>
<a name="line-56"></a><span class="cp">  )</span>
<a name="line-57"></a>
<a name="line-58"></a><span class="cm">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="line-59"></a><span class="cm">/* ADC instance.                                                              */</span>
<a name="line-60"></a><span class="cp">#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \</span>
<a name="line-61"></a><span class="cp">  (   ((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                              \</span>
<a name="line-62"></a><span class="cp">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \</span>
<a name="line-63"></a><span class="cp">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \</span>
<a name="line-64"></a><span class="cp">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \</span>
<a name="line-65"></a><span class="cp">  )</span>
<a name="line-66"></a>
<a name="line-67"></a><span class="cp">#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \</span>
<a name="line-68"></a><span class="cp">  (   ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                            \</span>
<a name="line-69"></a><span class="cp">   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \</span>
<a name="line-70"></a><span class="cp">  )</span>
<a name="line-71"></a>
<a name="line-72"></a><span class="cp">#define IS_LL_ADC_SCAN_SELECTION(__SCAN_SELECTION__)                           \</span>
<a name="line-73"></a><span class="cp">  (   ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_DISABLE)                        \</span>
<a name="line-74"></a><span class="cp">   || ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_ENABLE)                         \</span>
<a name="line-75"></a><span class="cp">  )</span>
<a name="line-76"></a>
<a name="line-77"></a><span class="cp">#define IS_LL_ADC_SEQ_SCAN_MODE(__SEQ_SCAN_MODE__)                             \</span>
<a name="line-78"></a><span class="cp">  (   ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_DISABLE)                             \</span>
<a name="line-79"></a><span class="cp">   || ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_ENABLE)                              \</span>
<a name="line-80"></a><span class="cp">  )</span>
<a name="line-81"></a>
<a name="line-82"></a><span class="cm">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="line-83"></a><span class="cm">/* ADC group regular                                                          */</span>
<a name="line-84"></a><span class="cp">#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \</span>
<a name="line-85"></a><span class="cp">  (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                      \</span>
<a name="line-86"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \</span>
<a name="line-87"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \</span>
<a name="line-88"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span>
<a name="line-89"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span>
<a name="line-90"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)                  \</span>
<a name="line-91"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH4)                  \</span>
<a name="line-92"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span>
<a name="line-93"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)                  \</span>
<a name="line-94"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span>
<a name="line-95"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \</span>
<a name="line-96"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH1)                  \</span>
<a name="line-97"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH2)                  \</span>
<a name="line-98"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH3)                  \</span>
<a name="line-99"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)                  \</span>
<a name="line-100"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span>
<a name="line-101"></a><span class="cp">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \</span>
<a name="line-102"></a><span class="cp">  )</span>
<a name="line-103"></a><span class="cp">#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \</span>
<a name="line-104"></a><span class="cp">  (   ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                    \</span>
<a name="line-105"></a><span class="cp">   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \</span>
<a name="line-106"></a><span class="cp">  )</span>
<a name="line-107"></a>
<a name="line-108"></a><span class="cp">#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \</span>
<a name="line-109"></a><span class="cp">  (   ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                 \</span>
<a name="line-110"></a><span class="cp">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \</span>
<a name="line-111"></a><span class="cp">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \</span>
<a name="line-112"></a><span class="cp">  )</span>
<a name="line-113"></a>
<a name="line-114"></a><span class="cp">#define IS_LL_ADC_REG_FLAG_EOC_SELECTION(__REG_FLAG_EOC_SELECTION__)           \</span>
<a name="line-115"></a><span class="cp">  (   ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV)      \</span>
<a name="line-116"></a><span class="cp">   || ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_UNITARY_CONV)       \</span>
<a name="line-117"></a><span class="cp">  )</span>
<a name="line-118"></a>
<a name="line-119"></a><span class="cp">#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \</span>
<a name="line-120"></a><span class="cp">  (   ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)               \</span>
<a name="line-121"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \</span>
<a name="line-122"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \</span>
<a name="line-123"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \</span>
<a name="line-124"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \</span>
<a name="line-125"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \</span>
<a name="line-126"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \</span>
<a name="line-127"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \</span>
<a name="line-128"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \</span>
<a name="line-129"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \</span>
<a name="line-130"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \</span>
<a name="line-131"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \</span>
<a name="line-132"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \</span>
<a name="line-133"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \</span>
<a name="line-134"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \</span>
<a name="line-135"></a><span class="cp">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \</span>
<a name="line-136"></a><span class="cp">  )</span>
<a name="line-137"></a>
<a name="line-138"></a><span class="cp">#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \</span>
<a name="line-139"></a><span class="cp">  (   ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)           \</span>
<a name="line-140"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \</span>
<a name="line-141"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \</span>
<a name="line-142"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \</span>
<a name="line-143"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \</span>
<a name="line-144"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \</span>
<a name="line-145"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \</span>
<a name="line-146"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \</span>
<a name="line-147"></a><span class="cp">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \</span>
<a name="line-148"></a><span class="cp">  )</span>
<a name="line-149"></a>
<a name="line-150"></a><span class="cm">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="line-151"></a><span class="cm">/* ADC group injected                                                         */</span>
<a name="line-152"></a><span class="cp">#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__)                         \</span>
<a name="line-153"></a><span class="cp">  (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                      \</span>
<a name="line-154"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span>
<a name="line-155"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span>
<a name="line-156"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \</span>
<a name="line-157"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span>
<a name="line-158"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH2)                  \</span>
<a name="line-159"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \</span>
<a name="line-160"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH1)                  \</span>
<a name="line-161"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH2)                  \</span>
<a name="line-162"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)                  \</span>
<a name="line-163"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span>
<a name="line-164"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_CH4)                  \</span>
<a name="line-165"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_TRGO)                 \</span>
<a name="line-166"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)                  \</span>
<a name="line-167"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH3)                  \</span>
<a name="line-168"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span>
<a name="line-169"></a><span class="cp">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \</span>
<a name="line-170"></a><span class="cp">  )</span>
<a name="line-171"></a>
<a name="line-172"></a><span class="cp">#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__)                     \</span>
<a name="line-173"></a><span class="cp">  (   ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING)                  \</span>
<a name="line-174"></a><span class="cp">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING)                 \</span>
<a name="line-175"></a><span class="cp">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING)           \</span>
<a name="line-176"></a><span class="cp">  )</span>
<a name="line-177"></a>
<a name="line-178"></a><span class="cp">#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \</span>
<a name="line-179"></a><span class="cp">  (   ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                     \</span>
<a name="line-180"></a><span class="cp">   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \</span>
<a name="line-181"></a><span class="cp">  )</span>
<a name="line-182"></a>
<a name="line-183"></a><span class="cp">#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \</span>
<a name="line-184"></a><span class="cp">  (   ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)               \</span>
<a name="line-185"></a><span class="cp">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \</span>
<a name="line-186"></a><span class="cp">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \</span>
<a name="line-187"></a><span class="cp">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \</span>
<a name="line-188"></a><span class="cp">  )</span>
<a name="line-189"></a>
<a name="line-190"></a><span class="cp">#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \</span>
<a name="line-191"></a><span class="cp">  (   ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)           \</span>
<a name="line-192"></a><span class="cp">   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \</span>
<a name="line-193"></a><span class="cp">  )</span>
<a name="line-194"></a>
<a name="line-195"></a><span class="cp">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="line-196"></a><span class="cm">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="line-197"></a><span class="cm">/* multimode.                                                                 */</span>
<a name="line-198"></a><span class="cp">#if defined(ADC3)</span>
<a name="line-199"></a><span class="cp">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span>
<a name="line-200"></a><span class="cp">  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \</span>
<a name="line-201"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span>
<a name="line-202"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \</span>
<a name="line-203"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span>
<a name="line-204"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span>
<a name="line-205"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span>
<a name="line-206"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span>
<a name="line-207"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \</span>
<a name="line-208"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM)                \</span>
<a name="line-209"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT)                \</span>
<a name="line-210"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_SIMULT)                     \</span>
<a name="line-211"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIMULT)                     \</span>
<a name="line-212"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_INTERL)                     \</span>
<a name="line-213"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_ALTERN)                     \</span>
<a name="line-214"></a><span class="cp">  )</span>
<a name="line-215"></a><span class="cp">#else</span>
<a name="line-216"></a><span class="cp">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span>
<a name="line-217"></a><span class="cp">  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \</span>
<a name="line-218"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span>
<a name="line-219"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \</span>
<a name="line-220"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span>
<a name="line-221"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span>
<a name="line-222"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span>
<a name="line-223"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span>
<a name="line-224"></a><span class="cp">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \</span>
<a name="line-225"></a><span class="cp">  )</span>
<a name="line-226"></a><span class="cp">#endif</span>
<a name="line-227"></a>
<a name="line-228"></a><span class="cp">#define IS_LL_ADC_MULTI_DMA_TRANSFER(__MULTI_DMA_TRANSFER__)                   \</span>
<a name="line-229"></a><span class="cp">  (   ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_EACH_ADC)              \</span>
<a name="line-230"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_1)               \</span>
<a name="line-231"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_2)               \</span>
<a name="line-232"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_3)               \</span>
<a name="line-233"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_1)               \</span>
<a name="line-234"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_2)               \</span>
<a name="line-235"></a><span class="cp">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_3)               \</span>
<a name="line-236"></a><span class="cp">  )</span>
<a name="line-237"></a>
<a name="line-238"></a><span class="cp">#define IS_LL_ADC_MULTI_TWOSMP_DELAY(__MULTI_TWOSMP_DELAY__)                   \</span>
<a name="line-239"></a><span class="cp">  (   ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES)          \</span>
<a name="line-240"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES)          \</span>
<a name="line-241"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES)          \</span>
<a name="line-242"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)          \</span>
<a name="line-243"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)          \</span>
<a name="line-244"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES)         \</span>
<a name="line-245"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES)         \</span>
<a name="line-246"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES)         \</span>
<a name="line-247"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES)         \</span>
<a name="line-248"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES)         \</span>
<a name="line-249"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES)         \</span>
<a name="line-250"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES)         \</span>
<a name="line-251"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES)         \</span>
<a name="line-252"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES)         \</span>
<a name="line-253"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES)         \</span>
<a name="line-254"></a><span class="cp">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES)         \</span>
<a name="line-255"></a><span class="cp">  )</span>
<a name="line-256"></a>
<a name="line-257"></a><span class="cp">#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \</span>
<a name="line-258"></a><span class="cp">  (   ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                        \</span>
<a name="line-259"></a><span class="cp">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \</span>
<a name="line-260"></a><span class="cp">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \</span>
<a name="line-261"></a><span class="cp">  )</span>
<a name="line-262"></a>
<a name="line-263"></a><span class="cp">#endif </span><span class="cm">/* ADC_MULTIMODE_SUPPORT */</span><span class="cp"></span>
<a name="line-264"></a><span class="cm">/**</span>
<a name="line-265"></a><span class="cm">  * @}</span>
<a name="line-266"></a><span class="cm">  */</span>
<a name="line-267"></a>
<a name="line-268"></a>
<a name="line-269"></a><span class="cm">/* Private function prototypes -----------------------------------------------*/</span>
<a name="line-270"></a>
<a name="line-271"></a><span class="cm">/* Exported functions --------------------------------------------------------*/</span>
<a name="line-272"></a><span class="cm">/** @addtogroup ADC_LL_Exported_Functions</span>
<a name="line-273"></a><span class="cm">  * @{</span>
<a name="line-274"></a><span class="cm">  */</span>
<a name="line-275"></a>
<a name="line-276"></a><span class="cm">/** @addtogroup ADC_LL_EF_Init</span>
<a name="line-277"></a><span class="cm">  * @{</span>
<a name="line-278"></a><span class="cm">  */</span>
<a name="line-279"></a>
<a name="line-280"></a><span class="cm">/**</span>
<a name="line-281"></a><span class="cm">  * @brief  De-initialize registers of all ADC instances belonging to</span>
<a name="line-282"></a><span class="cm">  *         the same ADC common instance to their default reset values.</span>
<a name="line-283"></a><span class="cm">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="line-284"></a><span class="cm">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="line-285"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-286"></a><span class="cm">  *          - SUCCESS: ADC common registers are de-initialized</span>
<a name="line-287"></a><span class="cm">  *          - ERROR: not applicable</span>
<a name="line-288"></a><span class="cm">  */</span>
<a name="line-289"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_CommonDeInit</span><span class="p">(</span><span class="n">ADC_Common_TypeDef</span> <span class="o">*</span><span class="n">ADCxy_COMMON</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_CommonDeInit' is never used.</span>
</span><a name="line-290"></a><span class="p">{</span>
<a name="line-291"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-292"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_COMMON_INSTANCE</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="p">));</span>
<a name="line-293"></a>  
<a name="line-294"></a>
<a name="line-295"></a>  <span class="cm">/* Force reset of ADC clock (core clock) */</span>
<a name="line-296"></a>  <span class="n">LL_APB2_GRP1_ForceReset</span><span class="p">(</span><span class="n">LL_APB2_GRP1_PERIPH_ADC</span><span class="p">);</span>
<a name="line-297"></a>  
<a name="line-298"></a>  <span class="cm">/* Release reset of ADC clock (core clock) */</span>
<a name="line-299"></a>  <span class="n">LL_APB2_GRP1_ReleaseReset</span><span class="p">(</span><span class="n">LL_APB2_GRP1_PERIPH_ADC</span><span class="p">);</span>
<a name="line-300"></a>  
<a name="line-301"></a>  <span class="k">return</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-302"></a><span class="p">}</span>
<a name="line-303"></a>
<a name="line-304"></a><span class="cm">/**</span>
<a name="line-305"></a><span class="cm">  * @brief  Initialize some features of ADC common parameters</span>
<a name="line-306"></a><span class="cm">  *         (all ADC instances belonging to the same ADC common instance)</span>
<a name="line-307"></a><span class="cm">  *         and multimode (for devices with several ADC instances available).</span>
<a name="line-308"></a><span class="cm">  * @note   The setting of ADC common parameters is conditioned to</span>
<a name="line-309"></a><span class="cm">  *         ADC instances state:</span>
<a name="line-310"></a><span class="cm">  *         All ADC instances belonging to the same ADC common instance</span>
<a name="line-311"></a><span class="cm">  *         must be disabled.</span>
<a name="line-312"></a><span class="cm">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="line-313"></a><span class="cm">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="line-314"></a><span class="cm">  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure</span>
<a name="line-315"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-316"></a><span class="cm">  *          - SUCCESS: ADC common registers are initialized</span>
<a name="line-317"></a><span class="cm">  *          - ERROR: ADC common registers are not initialized</span>
<a name="line-318"></a><span class="cm">  */</span>
<a name="line-319"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_CommonInit</span><span class="p">(</span><span class="n">ADC_Common_TypeDef</span> <span class="o">*</span><span class="n">ADCxy_COMMON</span><span class="p">,</span> <span class="n">LL_ADC_CommonInitTypeDef</span> <span class="o">*</span><span class="n">ADC_CommonInitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_CommonInit' is never used.</span>
</span><a name="line-320"></a><span class="p">{</span>
<a name="line-321"></a>  <span class="n">ErrorStatus</span> <span class="n">status</span> <span class="o">=</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-322"></a>  
<a name="line-323"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-324"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_COMMON_INSTANCE</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="p">));</span>
<a name="line-325"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_COMMON_CLOCK</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">CommonClock</span><span class="p">));</span>
<a name="line-326"></a>  
<a name="line-327"></a><span class="cp">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="line-328"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_MULTI_MODE</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">Multimode</span><span class="p">));</span>
<a name="line-329"></a>  <span class="k">if</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">Multimode</span> <span class="o">!=</span> <span class="n">LL_ADC_MULTI_INDEPENDENT</span><span class="p">)</span>
<a name="line-330"></a>  <span class="p">{</span>
<a name="line-331"></a>    <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_MULTI_DMA_TRANSFER</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiDMATransfer</span><span class="p">));</span>
<a name="line-332"></a>    <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_MULTI_TWOSMP_DELAY</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiTwoSamplingDelay</span><span class="p">));</span>
<a name="line-333"></a>  <span class="p">}</span>
<a name="line-334"></a><span class="cp">#endif </span><span class="cm">/* ADC_MULTIMODE_SUPPORT */</span><span class="cp"></span>
<a name="line-335"></a>
<a name="line-336"></a>  <span class="cm">/* Note: Hardware constraint (refer to description of functions             */</span>
<a name="line-337"></a>  <span class="cm">/*       &quot;LL_ADC_SetCommonXXX()&quot; and &quot;LL_ADC_SetMultiXXX()&quot;):               */</span>
<a name="line-338"></a>  <span class="cm">/*       On this STM32 series, setting of these features is conditioned to  */</span>
<a name="line-339"></a>  <span class="cm">/*       ADC state:                                                         */</span>
<a name="line-340"></a>  <span class="cm">/*       All ADC instances of the ADC common group must be disabled.        */</span>
<a name="line-341"></a>  <span class="k">if</span><span class="p">(</span><span class="n">__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span>
<a name="line-342"></a>  <span class="p">{</span>
<a name="line-343"></a>    <span class="cm">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="line-344"></a>    <span class="cm">/*  - common to several ADC                                               */</span>
<a name="line-345"></a>    <span class="cm">/*    (all ADC instances belonging to the same ADC common instance)       */</span>
<a name="line-346"></a>    <span class="cm">/*    - Set ADC clock (conversion clock)                                  */</span>
<a name="line-347"></a>    <span class="cm">/*  - multimode (if several ADC instances available on the                */</span>
<a name="line-348"></a>    <span class="cm">/*    selected device)                                                    */</span>
<a name="line-349"></a>    <span class="cm">/*    - Set ADC multimode configuration                                   */</span>
<a name="line-350"></a>    <span class="cm">/*    - Set ADC multimode DMA transfer                                    */</span>
<a name="line-351"></a>    <span class="cm">/*    - Set ADC multimode: delay between 2 sampling phases                */</span>
<a name="line-352"></a><span class="cp">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="line-353"></a>    <span class="k">if</span><span class="p">(</span><span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">Multimode</span> <span class="o">!=</span> <span class="n">LL_ADC_MULTI_INDEPENDENT</span><span class="p">)</span>
<a name="line-354"></a>    <span class="p">{</span>
<a name="line-355"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="o">-&gt;</span><span class="n">CCR</span><span class="p">,</span>
<a name="line-356"></a>                   <span class="n">ADC_CCR_ADCPRE</span>
<a name="line-357"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_MULTI</span>
<a name="line-358"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DMA</span>
<a name="line-359"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DDS</span>
<a name="line-360"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DELAY</span>
<a name="line-361"></a>                <span class="p">,</span>
<a name="line-362"></a>                   <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">CommonClock</span>
<a name="line-363"></a>                 <span class="o">|</span> <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">Multimode</span>
<a name="line-364"></a>                 <span class="o">|</span> <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiDMATransfer</span>
<a name="line-365"></a>                 <span class="o">|</span> <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiTwoSamplingDelay</span>
<a name="line-366"></a>                <span class="p">);</span>
<a name="line-367"></a>    <span class="p">}</span>
<a name="line-368"></a>    <span class="k">else</span>
<a name="line-369"></a>    <span class="p">{</span>
<a name="line-370"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="o">-&gt;</span><span class="n">CCR</span><span class="p">,</span>
<a name="line-371"></a>                   <span class="n">ADC_CCR_ADCPRE</span>
<a name="line-372"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_MULTI</span>
<a name="line-373"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DMA</span>
<a name="line-374"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DDS</span>
<a name="line-375"></a>                 <span class="o">|</span> <span class="n">ADC_CCR_DELAY</span>
<a name="line-376"></a>                <span class="p">,</span>
<a name="line-377"></a>                   <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">CommonClock</span>
<a name="line-378"></a>                 <span class="o">|</span> <span class="n">LL_ADC_MULTI_INDEPENDENT</span>
<a name="line-379"></a>                <span class="p">);</span>
<a name="line-380"></a>    <span class="p">}</span>
<a name="line-381"></a><span class="cp">#else</span>
<a name="line-382"></a>    <span class="n">LL_ADC_SetCommonClock</span><span class="p">(</span><span class="n">ADCxy_COMMON</span><span class="p">,</span> <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">CommonClock</span><span class="p">);</span>
<a name="line-383"></a><span class="cp">#endif</span>
<a name="line-384"></a>  <span class="p">}</span>
<a name="line-385"></a>  <span class="k">else</span>
<a name="line-386"></a>  <span class="p">{</span>
<a name="line-387"></a>    <span class="cm">/* Initialization error: One or several ADC instances belonging to        */</span>
<a name="line-388"></a>    <span class="cm">/* the same ADC common instance are not disabled.                         */</span>
<a name="line-389"></a>    <span class="n">status</span> <span class="o">=</span> <span class="n">ERROR</span><span class="p">;</span>
<a name="line-390"></a>  <span class="p">}</span>
<a name="line-391"></a>  
<a name="line-392"></a>  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<a name="line-393"></a><span class="p">}</span>
<a name="line-394"></a>
<a name="line-395"></a><span class="cm">/**</span>
<a name="line-396"></a><span class="cm">  * @brief  Set each @ref LL_ADC_CommonInitTypeDef field to default value.</span>
<a name="line-397"></a><span class="cm">  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure</span>
<a name="line-398"></a><span class="cm">  *                              whose fields will be set to default values.</span>
<a name="line-399"></a><span class="cm">  * @retval None</span>
<a name="line-400"></a><span class="cm">  */</span>
<a name="line-401"></a><span class="hll"><span class="kt">void</span> <span class="nf">LL_ADC_CommonStructInit</span><span class="p">(</span><span class="n">LL_ADC_CommonInitTypeDef</span> <span class="o">*</span><span class="n">ADC_CommonInitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_CommonStructInit' is never used.</span>
</span><a name="line-402"></a><span class="p">{</span>
<a name="line-403"></a>  <span class="cm">/* Set ADC_CommonInitStruct fields to default values */</span>
<a name="line-404"></a>  <span class="cm">/* Set fields of ADC common */</span>
<a name="line-405"></a>  <span class="cm">/* (all ADC instances belonging to the same ADC common instance) */</span>
<a name="line-406"></a>  <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">CommonClock</span> <span class="o">=</span> <span class="n">LL_ADC_CLOCK_SYNC_PCLK_DIV2</span><span class="p">;</span>
<a name="line-407"></a>  
<a name="line-408"></a><span class="cp">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="line-409"></a>  <span class="cm">/* Set fields of ADC multimode */</span>
<a name="line-410"></a>  <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">Multimode</span>             <span class="o">=</span> <span class="n">LL_ADC_MULTI_INDEPENDENT</span><span class="p">;</span>
<a name="line-411"></a>    <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiDMATransfer</span>      <span class="o">=</span> <span class="n">LL_ADC_MULTI_REG_DMA_EACH_ADC</span><span class="p">;</span>
<a name="line-412"></a>  <span class="n">ADC_CommonInitStruct</span><span class="o">-&gt;</span><span class="n">MultiTwoSamplingDelay</span> <span class="o">=</span> <span class="n">LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES</span><span class="p">;</span>
<a name="line-413"></a><span class="cp">#endif </span><span class="cm">/* ADC_MULTIMODE_SUPPORT */</span><span class="cp"></span>
<a name="line-414"></a><span class="p">}</span>
<a name="line-415"></a>
<a name="line-416"></a><span class="cm">/**</span>
<a name="line-417"></a><span class="cm">  * @brief  De-initialize registers of the selected ADC instance</span>
<a name="line-418"></a><span class="cm">  *         to their default reset values.</span>
<a name="line-419"></a><span class="cm">  * @note   To reset all ADC instances quickly (perform a hard reset),</span>
<a name="line-420"></a><span class="cm">  *         use function @ref LL_ADC_CommonDeInit().</span>
<a name="line-421"></a><span class="cm">  * @param  ADCx ADC instance</span>
<a name="line-422"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-423"></a><span class="cm">  *          - SUCCESS: ADC registers are de-initialized</span>
<a name="line-424"></a><span class="cm">  *          - ERROR: ADC registers are not de-initialized</span>
<a name="line-425"></a><span class="cm">  */</span>
<a name="line-426"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_DeInit</span><span class="p">(</span><span class="n">ADC_TypeDef</span> <span class="o">*</span><span class="n">ADCx</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_DeInit' is never used.</span>
</span><a name="line-427"></a><span class="p">{</span>
<a name="line-428"></a>  <span class="n">ErrorStatus</span> <span class="n">status</span> <span class="o">=</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-429"></a>  
<a name="line-430"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-431"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_ALL_INSTANCE</span><span class="p">(</span><span class="n">ADCx</span><span class="p">));</span>
<a name="line-432"></a>  
<a name="line-433"></a>  <span class="cm">/* Disable ADC instance if not already disabled.                            */</span>
<a name="line-434"></a>  <span class="k">if</span><span class="p">(</span><span class="n">LL_ADC_IsEnabled</span><span class="p">(</span><span class="n">ADCx</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1UL</span><span class="p">)</span>
<a name="line-435"></a>  <span class="p">{</span>
<a name="line-436"></a>    <span class="cm">/* Set ADC group regular trigger source to SW start to ensure to not      */</span>
<a name="line-437"></a>    <span class="cm">/* have an external trigger event occurring during the conversion stop    */</span>
<a name="line-438"></a>    <span class="cm">/* ADC disable process.                                                   */</span>
<a name="line-439"></a>    <span class="n">LL_ADC_REG_SetTriggerSource</span><span class="p">(</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">LL_ADC_REG_TRIG_SOFTWARE</span><span class="p">);</span>
<a name="line-440"></a>    
<a name="line-441"></a>    <span class="cm">/* Set ADC group injected trigger source to SW start to ensure to not     */</span>
<a name="line-442"></a>    <span class="cm">/* have an external trigger event occurring during the conversion stop    */</span>
<a name="line-443"></a>    <span class="cm">/* ADC disable process.                                                   */</span>
<a name="line-444"></a>    <span class="n">LL_ADC_INJ_SetTriggerSource</span><span class="p">(</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">LL_ADC_INJ_TRIG_SOFTWARE</span><span class="p">);</span>
<a name="line-445"></a>    
<a name="line-446"></a>    <span class="cm">/* Disable the ADC instance */</span>
<a name="line-447"></a>    <span class="n">LL_ADC_Disable</span><span class="p">(</span><span class="n">ADCx</span><span class="p">);</span>
<a name="line-448"></a>  <span class="p">}</span>
<a name="line-449"></a>  
<a name="line-450"></a>  <span class="cm">/* Check whether ADC state is compliant with expected state */</span>
<a name="line-451"></a>  <span class="cm">/* (hardware requirements of bits state to reset registers below) */</span>
<a name="line-452"></a>  <span class="k">if</span><span class="p">(</span><span class="n">READ_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR2</span><span class="p">,</span> <span class="n">ADC_CR2_ADON</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span>
<a name="line-453"></a>  <span class="p">{</span>
<a name="line-454"></a>    <span class="cm">/* ========== Reset ADC registers ========== */</span>
<a name="line-455"></a>    <span class="cm">/* Reset register SR */</span>
<a name="line-456"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SR</span><span class="p">,</span>
<a name="line-457"></a>              <span class="p">(</span>  <span class="n">LL_ADC_FLAG_STRT</span>
<a name="line-458"></a>               <span class="o">|</span> <span class="n">LL_ADC_FLAG_JSTRT</span>
<a name="line-459"></a>               <span class="o">|</span> <span class="n">LL_ADC_FLAG_EOCS</span>
<a name="line-460"></a>               <span class="o">|</span> <span class="n">LL_ADC_FLAG_OVR</span>
<a name="line-461"></a>               <span class="o">|</span> <span class="n">LL_ADC_FLAG_JEOS</span>
<a name="line-462"></a>               <span class="o">|</span> <span class="n">LL_ADC_FLAG_AWD1</span> <span class="p">)</span>
<a name="line-463"></a>             <span class="p">);</span>
<a name="line-464"></a>    
<a name="line-465"></a>    <span class="cm">/* Reset register CR1 */</span>
<a name="line-466"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-467"></a>              <span class="p">(</span>  <span class="n">ADC_CR1_OVRIE</span>   <span class="o">|</span> <span class="n">ADC_CR1_RES</span>     <span class="o">|</span> <span class="n">ADC_CR1_AWDEN</span>
<a name="line-468"></a>               <span class="o">|</span> <span class="n">ADC_CR1_JAWDEN</span>
<a name="line-469"></a>               <span class="o">|</span> <span class="n">ADC_CR1_DISCNUM</span> <span class="o">|</span> <span class="n">ADC_CR1_JDISCEN</span> <span class="o">|</span> <span class="n">ADC_CR1_DISCEN</span>
<a name="line-470"></a>               <span class="o">|</span> <span class="n">ADC_CR1_JAUTO</span>   <span class="o">|</span> <span class="n">ADC_CR1_AWDSGL</span>  <span class="o">|</span> <span class="n">ADC_CR1_SCAN</span>
<a name="line-471"></a>               <span class="o">|</span> <span class="n">ADC_CR1_JEOCIE</span>  <span class="o">|</span> <span class="n">ADC_CR1_AWDIE</span>   <span class="o">|</span> <span class="n">ADC_CR1_EOCIE</span>
<a name="line-472"></a>               <span class="o">|</span> <span class="n">ADC_CR1_AWDCH</span>                                     <span class="p">)</span>
<a name="line-473"></a>             <span class="p">);</span>
<a name="line-474"></a>    
<a name="line-475"></a>    <span class="cm">/* Reset register CR2 */</span>
<a name="line-476"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR2</span><span class="p">,</span>
<a name="line-477"></a>              <span class="p">(</span>  <span class="n">ADC_CR2_SWSTART</span>  <span class="o">|</span> <span class="n">ADC_CR2_EXTEN</span>  <span class="o">|</span> <span class="n">ADC_CR2_EXTSEL</span>
<a name="line-478"></a>               <span class="o">|</span> <span class="n">ADC_CR2_JSWSTART</span> <span class="o">|</span> <span class="n">ADC_CR2_JEXTEN</span> <span class="o">|</span> <span class="n">ADC_CR2_JEXTSEL</span>
<a name="line-479"></a>               <span class="o">|</span> <span class="n">ADC_CR2_ALIGN</span>    <span class="o">|</span> <span class="n">ADC_CR2_EOCS</span>
<a name="line-480"></a>               <span class="o">|</span> <span class="n">ADC_CR2_DDS</span>      <span class="o">|</span> <span class="n">ADC_CR2_DMA</span>
<a name="line-481"></a>               <span class="o">|</span> <span class="n">ADC_CR2_CONT</span>     <span class="o">|</span> <span class="n">ADC_CR2_ADON</span>                    <span class="p">)</span>
<a name="line-482"></a>             <span class="p">);</span>
<a name="line-483"></a>    
<a name="line-484"></a>    <span class="cm">/* Reset register SMPR1 */</span>
<a name="line-485"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SMPR1</span><span class="p">,</span>
<a name="line-486"></a>              <span class="p">(</span>  <span class="n">ADC_SMPR1_SMP18</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP17</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP16</span>
<a name="line-487"></a>               <span class="o">|</span> <span class="n">ADC_SMPR1_SMP15</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP14</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP13</span>
<a name="line-488"></a>               <span class="o">|</span> <span class="n">ADC_SMPR1_SMP12</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP11</span> <span class="o">|</span> <span class="n">ADC_SMPR1_SMP10</span><span class="p">)</span>
<a name="line-489"></a>             <span class="p">);</span>
<a name="line-490"></a>    
<a name="line-491"></a>    <span class="cm">/* Reset register SMPR2 */</span>
<a name="line-492"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SMPR2</span><span class="p">,</span>
<a name="line-493"></a>              <span class="p">(</span>  <span class="n">ADC_SMPR2_SMP9</span>
<a name="line-494"></a>               <span class="o">|</span> <span class="n">ADC_SMPR2_SMP8</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP7</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP6</span>
<a name="line-495"></a>               <span class="o">|</span> <span class="n">ADC_SMPR2_SMP5</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP4</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP3</span>
<a name="line-496"></a>               <span class="o">|</span> <span class="n">ADC_SMPR2_SMP2</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP1</span> <span class="o">|</span> <span class="n">ADC_SMPR2_SMP0</span><span class="p">)</span>
<a name="line-497"></a>             <span class="p">);</span>
<a name="line-498"></a>    
<a name="line-499"></a>    <span class="cm">/* Reset register JOFR1 */</span>
<a name="line-500"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">JOFR1</span><span class="p">,</span> <span class="n">ADC_JOFR1_JOFFSET1</span><span class="p">);</span>
<a name="line-501"></a>    <span class="cm">/* Reset register JOFR2 */</span>
<a name="line-502"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">JOFR2</span><span class="p">,</span> <span class="n">ADC_JOFR2_JOFFSET2</span><span class="p">);</span>
<a name="line-503"></a>    <span class="cm">/* Reset register JOFR3 */</span>
<a name="line-504"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">JOFR3</span><span class="p">,</span> <span class="n">ADC_JOFR3_JOFFSET3</span><span class="p">);</span>
<a name="line-505"></a>    <span class="cm">/* Reset register JOFR4 */</span>
<a name="line-506"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">JOFR4</span><span class="p">,</span> <span class="n">ADC_JOFR4_JOFFSET4</span><span class="p">);</span>
<a name="line-507"></a>    
<a name="line-508"></a>    <span class="cm">/* Reset register HTR */</span>
<a name="line-509"></a>    <span class="n">SET_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">HTR</span><span class="p">,</span> <span class="n">ADC_HTR_HT</span><span class="p">);</span>
<a name="line-510"></a>    <span class="cm">/* Reset register LTR */</span>
<a name="line-511"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">LTR</span><span class="p">,</span> <span class="n">ADC_LTR_LT</span><span class="p">);</span>
<a name="line-512"></a>    
<a name="line-513"></a>    <span class="cm">/* Reset register SQR1 */</span>
<a name="line-514"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SQR1</span><span class="p">,</span>
<a name="line-515"></a>              <span class="p">(</span>  <span class="n">ADC_SQR1_L</span>
<a name="line-516"></a>               <span class="o">|</span> <span class="n">ADC_SQR1_SQ16</span>
<a name="line-517"></a>               <span class="o">|</span> <span class="n">ADC_SQR1_SQ15</span> <span class="o">|</span> <span class="n">ADC_SQR1_SQ14</span> <span class="o">|</span> <span class="n">ADC_SQR1_SQ13</span><span class="p">)</span>
<a name="line-518"></a>             <span class="p">);</span>
<a name="line-519"></a>             
<a name="line-520"></a>    <span class="cm">/* Reset register SQR2 */</span>
<a name="line-521"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SQR2</span><span class="p">,</span>
<a name="line-522"></a>              <span class="p">(</span>  <span class="n">ADC_SQR2_SQ12</span> <span class="o">|</span> <span class="n">ADC_SQR2_SQ11</span> <span class="o">|</span> <span class="n">ADC_SQR2_SQ10</span>
<a name="line-523"></a>               <span class="o">|</span> <span class="n">ADC_SQR2_SQ9</span> <span class="o">|</span> <span class="n">ADC_SQR2_SQ8</span> <span class="o">|</span> <span class="n">ADC_SQR2_SQ7</span><span class="p">)</span>
<a name="line-524"></a>             <span class="p">);</span>
<a name="line-525"></a>
<a name="line-526"></a>    <span class="cm">/* Reset register SQR3 */</span>
<a name="line-527"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">SQR3</span><span class="p">,</span>
<a name="line-528"></a>              <span class="p">(</span>  <span class="n">ADC_SQR3_SQ6</span> <span class="o">|</span> <span class="n">ADC_SQR3_SQ5</span> <span class="o">|</span> <span class="n">ADC_SQR3_SQ4</span>
<a name="line-529"></a>               <span class="o">|</span> <span class="n">ADC_SQR3_SQ3</span> <span class="o">|</span> <span class="n">ADC_SQR3_SQ2</span> <span class="o">|</span> <span class="n">ADC_SQR3_SQ1</span><span class="p">)</span>
<a name="line-530"></a>             <span class="p">);</span>
<a name="line-531"></a>
<a name="line-532"></a>    <span class="cm">/* Reset register JSQR */</span>
<a name="line-533"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">JSQR</span><span class="p">,</span>
<a name="line-534"></a>              <span class="p">(</span>  <span class="n">ADC_JSQR_JL</span>
<a name="line-535"></a>               <span class="o">|</span> <span class="n">ADC_JSQR_JSQ4</span> <span class="o">|</span> <span class="n">ADC_JSQR_JSQ3</span>
<a name="line-536"></a>               <span class="o">|</span> <span class="n">ADC_JSQR_JSQ2</span> <span class="o">|</span> <span class="n">ADC_JSQR_JSQ1</span>  <span class="p">)</span>
<a name="line-537"></a>             <span class="p">);</span>
<a name="line-538"></a>    
<a name="line-539"></a>    <span class="cm">/* Reset register DR */</span>
<a name="line-540"></a>    <span class="cm">/* bits in access mode read only, no direct reset applicable */</span>
<a name="line-541"></a>    
<a name="line-542"></a>    <span class="cm">/* Reset registers JDR1, JDR2, JDR3, JDR4 */</span>
<a name="line-543"></a>    <span class="cm">/* bits in access mode read only, no direct reset applicable */</span>
<a name="line-544"></a>    
<a name="line-545"></a>    <span class="cm">/* Reset register CCR */</span>
<a name="line-546"></a>    <span class="n">CLEAR_BIT</span><span class="p">(</span><span class="n">ADC</span><span class="o">-&gt;</span><span class="n">CCR</span><span class="p">,</span> <span class="n">ADC_CCR_TSVREFE</span> <span class="o">|</span> <span class="n">ADC_CCR_ADCPRE</span><span class="p">);</span>
<a name="line-547"></a>  <span class="p">}</span>
<a name="line-548"></a>  
<a name="line-549"></a>  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<a name="line-550"></a><span class="p">}</span>
<a name="line-551"></a>
<a name="line-552"></a><span class="cm">/**</span>
<a name="line-553"></a><span class="cm">  * @brief  Initialize some features of ADC instance.</span>
<a name="line-554"></a><span class="cm">  * @note   These parameters have an impact on ADC scope: ADC instance.</span>
<a name="line-555"></a><span class="cm">  *         Affects both group regular and group injected (availability</span>
<a name="line-556"></a><span class="cm">  *         of ADC group injected depends on STM32 families).</span>
<a name="line-557"></a><span class="cm">  *         Refer to corresponding unitary functions into</span>
<a name="line-558"></a><span class="cm">  *         @ref ADC_LL_EF_Configuration_ADC_Instance .</span>
<a name="line-559"></a><span class="cm">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="line-560"></a><span class="cm">  *         is conditioned to ADC state:</span>
<a name="line-561"></a><span class="cm">  *         ADC instance must be disabled.</span>
<a name="line-562"></a><span class="cm">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="line-563"></a><span class="cm">  *         and compatibility over all STM32 families. However, the different</span>
<a name="line-564"></a><span class="cm">  *         features can be set under different ADC state conditions</span>
<a name="line-565"></a><span class="cm">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="line-566"></a><span class="cm">  *         ADC enabled with conversion on going, ...)</span>
<a name="line-567"></a><span class="cm">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="line-568"></a><span class="cm">  *         and potentially with ADC in a different state than disabled,</span>
<a name="line-569"></a><span class="cm">  *         refer to description of each function for setting</span>
<a name="line-570"></a><span class="cm">  *         conditioned to ADC state.</span>
<a name="line-571"></a><span class="cm">  * @note   After using this function, some other features must be configured</span>
<a name="line-572"></a><span class="cm">  *         using LL unitary functions.</span>
<a name="line-573"></a><span class="cm">  *         The minimum configuration remaining to be done is:</span>
<a name="line-574"></a><span class="cm">  *          - Set ADC group regular or group injected sequencer:</span>
<a name="line-575"></a><span class="cm">  *            map channel on the selected sequencer rank.</span>
<a name="line-576"></a><span class="cm">  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().</span>
<a name="line-577"></a><span class="cm">  *          - Set ADC channel sampling time</span>
<a name="line-578"></a><span class="cm">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="line-579"></a><span class="cm">  * @param  ADCx ADC instance</span>
<a name="line-580"></a><span class="cm">  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="line-581"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-582"></a><span class="cm">  *          - SUCCESS: ADC registers are initialized</span>
<a name="line-583"></a><span class="cm">  *          - ERROR: ADC registers are not initialized</span>
<a name="line-584"></a><span class="cm">  */</span>
<a name="line-585"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_Init</span><span class="p">(</span><span class="n">ADC_TypeDef</span> <span class="o">*</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">LL_ADC_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_Init' is never used.</span>
</span><a name="line-586"></a><span class="p">{</span>
<a name="line-587"></a>  <span class="n">ErrorStatus</span> <span class="n">status</span> <span class="o">=</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-588"></a>  
<a name="line-589"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-590"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_ALL_INSTANCE</span><span class="p">(</span><span class="n">ADCx</span><span class="p">));</span>
<a name="line-591"></a>  
<a name="line-592"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_RESOLUTION</span><span class="p">(</span><span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">Resolution</span><span class="p">));</span>
<a name="line-593"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_DATA_ALIGN</span><span class="p">(</span><span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">DataAlignment</span><span class="p">));</span>
<a name="line-594"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_SCAN_SELECTION</span><span class="p">(</span><span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencersScanMode</span><span class="p">));</span>
<a name="line-595"></a>  
<a name="line-596"></a>  <span class="cm">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="line-597"></a>  <span class="cm">/*       ADC instance must be disabled.                                     */</span>
<a name="line-598"></a>  <span class="k">if</span><span class="p">(</span><span class="n">LL_ADC_IsEnabled</span><span class="p">(</span><span class="n">ADCx</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span>
<a name="line-599"></a>  <span class="p">{</span>
<a name="line-600"></a>    <span class="cm">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="line-601"></a>    <span class="cm">/*  - ADC instance                                                        */</span>
<a name="line-602"></a>    <span class="cm">/*    - Set ADC data resolution                                           */</span>
<a name="line-603"></a>    <span class="cm">/*    - Set ADC conversion data alignment                                 */</span>
<a name="line-604"></a>    <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-605"></a>                 <span class="n">ADC_CR1_RES</span>
<a name="line-606"></a>               <span class="o">|</span> <span class="n">ADC_CR1_SCAN</span>
<a name="line-607"></a>              <span class="p">,</span>
<a name="line-608"></a>                 <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">Resolution</span>
<a name="line-609"></a>               <span class="o">|</span> <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencersScanMode</span>
<a name="line-610"></a>              <span class="p">);</span>
<a name="line-611"></a>    
<a name="line-612"></a>    <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR2</span><span class="p">,</span>
<a name="line-613"></a>                 <span class="n">ADC_CR2_ALIGN</span>
<a name="line-614"></a>              <span class="p">,</span>
<a name="line-615"></a>                 <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">DataAlignment</span>
<a name="line-616"></a>              <span class="p">);</span>
<a name="line-617"></a>
<a name="line-618"></a>  <span class="p">}</span>
<a name="line-619"></a>  <span class="k">else</span>
<a name="line-620"></a>  <span class="p">{</span>
<a name="line-621"></a>    <span class="cm">/* Initialization error: ADC instance is not disabled. */</span>
<a name="line-622"></a>    <span class="n">status</span> <span class="o">=</span> <span class="n">ERROR</span><span class="p">;</span>
<a name="line-623"></a>  <span class="p">}</span>
<a name="line-624"></a>  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<a name="line-625"></a><span class="p">}</span>
<a name="line-626"></a>
<a name="line-627"></a><span class="cm">/**</span>
<a name="line-628"></a><span class="cm">  * @brief  Set each @ref LL_ADC_InitTypeDef field to default value.</span>
<a name="line-629"></a><span class="cm">  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure</span>
<a name="line-630"></a><span class="cm">  *                        whose fields will be set to default values.</span>
<a name="line-631"></a><span class="cm">  * @retval None</span>
<a name="line-632"></a><span class="cm">  */</span>
<a name="line-633"></a><span class="hll"><span class="kt">void</span> <span class="nf">LL_ADC_StructInit</span><span class="p">(</span><span class="n">LL_ADC_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_StructInit' is never used.</span>
</span><a name="line-634"></a><span class="p">{</span>
<a name="line-635"></a>  <span class="cm">/* Set ADC_InitStruct fields to default values */</span>
<a name="line-636"></a>  <span class="cm">/* Set fields of ADC instance */</span>
<a name="line-637"></a>  <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">Resolution</span>    <span class="o">=</span> <span class="n">LL_ADC_RESOLUTION_12B</span><span class="p">;</span>
<a name="line-638"></a>  <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">DataAlignment</span> <span class="o">=</span> <span class="n">LL_ADC_DATA_ALIGN_RIGHT</span><span class="p">;</span>
<a name="line-639"></a>  
<a name="line-640"></a>  <span class="cm">/* Enable scan mode to have a generic behavior with ADC of other            */</span>
<a name="line-641"></a>  <span class="cm">/* STM32 families, without this setting available:                          */</span>
<a name="line-642"></a>  <span class="cm">/* ADC group regular sequencer and ADC group injected sequencer depend      */</span>
<a name="line-643"></a>  <span class="cm">/* only of their own configuration.                                         */</span>
<a name="line-644"></a>  <span class="n">ADC_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencersScanMode</span>      <span class="o">=</span> <span class="n">LL_ADC_SEQ_SCAN_ENABLE</span><span class="p">;</span>
<a name="line-645"></a>  
<a name="line-646"></a><span class="p">}</span>
<a name="line-647"></a>
<a name="line-648"></a><span class="cm">/**</span>
<a name="line-649"></a><span class="cm">  * @brief  Initialize some features of ADC group regular.</span>
<a name="line-650"></a><span class="cm">  * @note   These parameters have an impact on ADC scope: ADC group regular.</span>
<a name="line-651"></a><span class="cm">  *         Refer to corresponding unitary functions into</span>
<a name="line-652"></a><span class="cm">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="line-653"></a><span class="cm">  *         (functions with prefix &quot;REG&quot;).</span>
<a name="line-654"></a><span class="cm">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="line-655"></a><span class="cm">  *         is conditioned to ADC state:</span>
<a name="line-656"></a><span class="cm">  *         ADC instance must be disabled.</span>
<a name="line-657"></a><span class="cm">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="line-658"></a><span class="cm">  *         and compatibility over all STM32 families. However, the different</span>
<a name="line-659"></a><span class="cm">  *         features can be set under different ADC state conditions</span>
<a name="line-660"></a><span class="cm">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="line-661"></a><span class="cm">  *         ADC enabled with conversion on going, ...)</span>
<a name="line-662"></a><span class="cm">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="line-663"></a><span class="cm">  *         and potentially with ADC in a different state than disabled,</span>
<a name="line-664"></a><span class="cm">  *         refer to description of each function for setting</span>
<a name="line-665"></a><span class="cm">  *         conditioned to ADC state.</span>
<a name="line-666"></a><span class="cm">  * @note   After using this function, other features must be configured</span>
<a name="line-667"></a><span class="cm">  *         using LL unitary functions.</span>
<a name="line-668"></a><span class="cm">  *         The minimum configuration remaining to be done is:</span>
<a name="line-669"></a><span class="cm">  *          - Set ADC group regular or group injected sequencer:</span>
<a name="line-670"></a><span class="cm">  *            map channel on the selected sequencer rank.</span>
<a name="line-671"></a><span class="cm">  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().</span>
<a name="line-672"></a><span class="cm">  *          - Set ADC channel sampling time</span>
<a name="line-673"></a><span class="cm">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="line-674"></a><span class="cm">  * @param  ADCx ADC instance</span>
<a name="line-675"></a><span class="cm">  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="line-676"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-677"></a><span class="cm">  *          - SUCCESS: ADC registers are initialized</span>
<a name="line-678"></a><span class="cm">  *          - ERROR: ADC registers are not initialized</span>
<a name="line-679"></a><span class="cm">  */</span>
<a name="line-680"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_REG_Init</span><span class="p">(</span><span class="n">ADC_TypeDef</span> <span class="o">*</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">LL_ADC_REG_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_REG_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_REG_Init' is never used.</span>
</span><a name="line-681"></a><span class="p">{</span>
<a name="line-682"></a>  <span class="n">ErrorStatus</span> <span class="n">status</span> <span class="o">=</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-683"></a>  
<a name="line-684"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-685"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_ALL_INSTANCE</span><span class="p">(</span><span class="n">ADCx</span><span class="p">));</span>
<a name="line-686"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_REG_TRIG_SOURCE</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span><span class="p">));</span>
<a name="line-687"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_REG_SEQ_SCAN_LENGTH</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span><span class="p">));</span>
<a name="line-688"></a>  <span class="k">if</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span> <span class="o">!=</span> <span class="n">LL_ADC_REG_SEQ_SCAN_DISABLE</span><span class="p">)</span>
<a name="line-689"></a>  <span class="p">{</span>
<a name="line-690"></a>    <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span><span class="p">));</span>
<a name="line-691"></a>  <span class="p">}</span>
<a name="line-692"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_REG_CONTINUOUS_MODE</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">ContinuousMode</span><span class="p">));</span>
<a name="line-693"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_REG_DMA_TRANSFER</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">DMATransfer</span><span class="p">));</span>
<a name="line-694"></a>  
<a name="line-695"></a>  <span class="cm">/* ADC group regular continuous mode and discontinuous mode                 */</span>
<a name="line-696"></a>  <span class="cm">/* can not be enabled simultenaeously                                       */</span>
<a name="line-697"></a>  <span class="n">assert_param</span><span class="p">((</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">ContinuousMode</span> <span class="o">==</span> <span class="n">LL_ADC_REG_CONV_SINGLE</span><span class="p">)</span>
<a name="line-698"></a>               <span class="o">||</span> <span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span> <span class="o">==</span> <span class="n">LL_ADC_REG_SEQ_DISCONT_DISABLE</span><span class="p">));</span>
<a name="line-699"></a>  
<a name="line-700"></a>  <span class="cm">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="line-701"></a>  <span class="cm">/*       ADC instance must be disabled.                                     */</span>
<a name="line-702"></a>  <span class="k">if</span><span class="p">(</span><span class="n">LL_ADC_IsEnabled</span><span class="p">(</span><span class="n">ADCx</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span>
<a name="line-703"></a>  <span class="p">{</span>
<a name="line-704"></a>    <span class="cm">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="line-705"></a>    <span class="cm">/*  - ADC group regular                                                   */</span>
<a name="line-706"></a>    <span class="cm">/*    - Set ADC group regular trigger source                              */</span>
<a name="line-707"></a>    <span class="cm">/*    - Set ADC group regular sequencer length                            */</span>
<a name="line-708"></a>    <span class="cm">/*    - Set ADC group regular sequencer discontinuous mode                */</span>
<a name="line-709"></a>    <span class="cm">/*    - Set ADC group regular continuous mode                             */</span>
<a name="line-710"></a>    <span class="cm">/*    - Set ADC group regular conversion data transfer: no transfer or    */</span>
<a name="line-711"></a>    <span class="cm">/*      transfer by DMA, and DMA requests mode                            */</span>
<a name="line-712"></a>    <span class="cm">/* Note: On this STM32 series, ADC trigger edge is set when starting      */</span>
<a name="line-713"></a>    <span class="cm">/*       ADC conversion.                                                  */</span>
<a name="line-714"></a>    <span class="cm">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */</span>
<a name="line-715"></a>    <span class="k">if</span><span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span> <span class="o">!=</span> <span class="n">LL_ADC_REG_SEQ_SCAN_DISABLE</span><span class="p">)</span>
<a name="line-716"></a>    <span class="p">{</span>
<a name="line-717"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-718"></a>                   <span class="n">ADC_CR1_DISCEN</span>
<a name="line-719"></a>                 <span class="o">|</span> <span class="n">ADC_CR1_DISCNUM</span>
<a name="line-720"></a>                <span class="p">,</span>
<a name="line-721"></a>                   <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span>
<a name="line-722"></a>                <span class="p">);</span>
<a name="line-723"></a>    <span class="p">}</span>
<a name="line-724"></a>    <span class="k">else</span>
<a name="line-725"></a>    <span class="p">{</span>
<a name="line-726"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-727"></a>                   <span class="n">ADC_CR1_DISCEN</span>
<a name="line-728"></a>                 <span class="o">|</span> <span class="n">ADC_CR1_DISCNUM</span>
<a name="line-729"></a>                <span class="p">,</span>
<a name="line-730"></a>                   <span class="n">LL_ADC_REG_SEQ_DISCONT_DISABLE</span>
<a name="line-731"></a>                <span class="p">);</span>
<a name="line-732"></a>    <span class="p">}</span>
<a name="line-733"></a>    
<a name="line-734"></a>    <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR2</span><span class="p">,</span>
<a name="line-735"></a>                 <span class="n">ADC_CR2_EXTSEL</span>
<a name="line-736"></a>               <span class="o">|</span> <span class="n">ADC_CR2_EXTEN</span>
<a name="line-737"></a>               <span class="o">|</span> <span class="n">ADC_CR2_CONT</span>
<a name="line-738"></a>               <span class="o">|</span> <span class="n">ADC_CR2_DMA</span>
<a name="line-739"></a>               <span class="o">|</span> <span class="n">ADC_CR2_DDS</span>
<a name="line-740"></a>              <span class="p">,</span>
<a name="line-741"></a>                <span class="p">(</span><span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span> <span class="o">&amp;</span> <span class="n">ADC_CR2_EXTSEL</span><span class="p">)</span>
<a name="line-742"></a>               <span class="o">|</span> <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">ContinuousMode</span>
<a name="line-743"></a>               <span class="o">|</span> <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">DMATransfer</span>
<a name="line-744"></a>              <span class="p">);</span>
<a name="line-745"></a>
<a name="line-746"></a>    <span class="cm">/* Set ADC group regular sequencer length and scan direction */</span>
<a name="line-747"></a>    <span class="cm">/* Note: Hardware constraint (refer to description of this function):     */</span>
<a name="line-748"></a>    <span class="cm">/* Note: If ADC instance feature scan mode is disabled                    */</span>
<a name="line-749"></a>    <span class="cm">/*       (refer to  ADC instance initialization structure                 */</span>
<a name="line-750"></a>    <span class="cm">/*       parameter @ref SequencersScanMode                                */</span>
<a name="line-751"></a>    <span class="cm">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span>
<a name="line-752"></a>    <span class="cm">/*       this parameter is discarded.                                     */</span>
<a name="line-753"></a>    <span class="n">LL_ADC_REG_SetSequencerLength</span><span class="p">(</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span><span class="p">);</span>
<a name="line-754"></a>  <span class="p">}</span>
<a name="line-755"></a>  <span class="k">else</span>
<a name="line-756"></a>  <span class="p">{</span>
<a name="line-757"></a>    <span class="cm">/* Initialization error: ADC instance is not disabled. */</span>
<a name="line-758"></a>    <span class="n">status</span> <span class="o">=</span> <span class="n">ERROR</span><span class="p">;</span>
<a name="line-759"></a>  <span class="p">}</span>
<a name="line-760"></a>  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<a name="line-761"></a><span class="p">}</span>
<a name="line-762"></a>
<a name="line-763"></a><span class="cm">/**</span>
<a name="line-764"></a><span class="cm">  * @brief  Set each @ref LL_ADC_REG_InitTypeDef field to default value.</span>
<a name="line-765"></a><span class="cm">  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="line-766"></a><span class="cm">  *                            whose fields will be set to default values.</span>
<a name="line-767"></a><span class="cm">  * @retval None</span>
<a name="line-768"></a><span class="cm">  */</span>
<a name="line-769"></a><span class="hll"><span class="kt">void</span> <span class="nf">LL_ADC_REG_StructInit</span><span class="p">(</span><span class="n">LL_ADC_REG_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_REG_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_REG_StructInit' is never used.</span>
</span><a name="line-770"></a><span class="p">{</span>
<a name="line-771"></a>  <span class="cm">/* Set ADC_REG_InitStruct fields to default values */</span>
<a name="line-772"></a>  <span class="cm">/* Set fields of ADC group regular */</span>
<a name="line-773"></a>  <span class="cm">/* Note: On this STM32 series, ADC trigger edge is set when starting        */</span>
<a name="line-774"></a>  <span class="cm">/*       ADC conversion.                                                    */</span>
<a name="line-775"></a>  <span class="cm">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().        */</span>
<a name="line-776"></a>  <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span>    <span class="o">=</span> <span class="n">LL_ADC_REG_TRIG_SOFTWARE</span><span class="p">;</span>
<a name="line-777"></a>  <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span>  <span class="o">=</span> <span class="n">LL_ADC_REG_SEQ_SCAN_DISABLE</span><span class="p">;</span>
<a name="line-778"></a>  <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span> <span class="o">=</span> <span class="n">LL_ADC_REG_SEQ_DISCONT_DISABLE</span><span class="p">;</span>
<a name="line-779"></a>  <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">ContinuousMode</span>   <span class="o">=</span> <span class="n">LL_ADC_REG_CONV_SINGLE</span><span class="p">;</span>
<a name="line-780"></a>  <span class="n">ADC_REG_InitStruct</span><span class="o">-&gt;</span><span class="n">DMATransfer</span>      <span class="o">=</span> <span class="n">LL_ADC_REG_DMA_TRANSFER_NONE</span><span class="p">;</span>
<a name="line-781"></a><span class="p">}</span>
<a name="line-782"></a>
<a name="line-783"></a><span class="cm">/**</span>
<a name="line-784"></a><span class="cm">  * @brief  Initialize some features of ADC group injected.</span>
<a name="line-785"></a><span class="cm">  * @note   These parameters have an impact on ADC scope: ADC group injected.</span>
<a name="line-786"></a><span class="cm">  *         Refer to corresponding unitary functions into</span>
<a name="line-787"></a><span class="cm">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="line-788"></a><span class="cm">  *         (functions with prefix &quot;INJ&quot;).</span>
<a name="line-789"></a><span class="cm">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="line-790"></a><span class="cm">  *         is conditioned to ADC state:</span>
<a name="line-791"></a><span class="cm">  *         ADC instance must be disabled.</span>
<a name="line-792"></a><span class="cm">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="line-793"></a><span class="cm">  *         and compatibility over all STM32 families. However, the different</span>
<a name="line-794"></a><span class="cm">  *         features can be set under different ADC state conditions</span>
<a name="line-795"></a><span class="cm">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="line-796"></a><span class="cm">  *         ADC enabled with conversion on going, ...)</span>
<a name="line-797"></a><span class="cm">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="line-798"></a><span class="cm">  *         and potentially with ADC in a different state than disabled,</span>
<a name="line-799"></a><span class="cm">  *         refer to description of each function for setting</span>
<a name="line-800"></a><span class="cm">  *         conditioned to ADC state.</span>
<a name="line-801"></a><span class="cm">  * @note   After using this function, other features must be configured</span>
<a name="line-802"></a><span class="cm">  *         using LL unitary functions.</span>
<a name="line-803"></a><span class="cm">  *         The minimum configuration remaining to be done is:</span>
<a name="line-804"></a><span class="cm">  *          - Set ADC group injected sequencer:</span>
<a name="line-805"></a><span class="cm">  *            map channel on the selected sequencer rank.</span>
<a name="line-806"></a><span class="cm">  *            Refer to function @ref LL_ADC_INJ_SetSequencerRanks().</span>
<a name="line-807"></a><span class="cm">  *          - Set ADC channel sampling time</span>
<a name="line-808"></a><span class="cm">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="line-809"></a><span class="cm">  * @param  ADCx ADC instance</span>
<a name="line-810"></a><span class="cm">  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure</span>
<a name="line-811"></a><span class="cm">  * @retval An ErrorStatus enumeration value:</span>
<a name="line-812"></a><span class="cm">  *          - SUCCESS: ADC registers are initialized</span>
<a name="line-813"></a><span class="cm">  *          - ERROR: ADC registers are not initialized</span>
<a name="line-814"></a><span class="cm">  */</span>
<a name="line-815"></a><span class="hll"><span class="n">ErrorStatus</span> <span class="nf">LL_ADC_INJ_Init</span><span class="p">(</span><span class="n">ADC_TypeDef</span> <span class="o">*</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">LL_ADC_INJ_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_INJ_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_INJ_Init' is never used.</span>
</span><a name="line-816"></a><span class="p">{</span>
<a name="line-817"></a>  <span class="n">ErrorStatus</span> <span class="n">status</span> <span class="o">=</span> <span class="n">SUCCESS</span><span class="p">;</span>
<a name="line-818"></a>  
<a name="line-819"></a>  <span class="cm">/* Check the parameters */</span>
<a name="line-820"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_ADC_ALL_INSTANCE</span><span class="p">(</span><span class="n">ADCx</span><span class="p">));</span>
<a name="line-821"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_INJ_TRIG_SOURCE</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span><span class="p">));</span>
<a name="line-822"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_INJ_SEQ_SCAN_LENGTH</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span><span class="p">));</span>
<a name="line-823"></a>  <span class="k">if</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span> <span class="o">!=</span> <span class="n">LL_ADC_INJ_SEQ_SCAN_DISABLE</span><span class="p">)</span>
<a name="line-824"></a>  <span class="p">{</span>
<a name="line-825"></a>    <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span><span class="p">));</span>
<a name="line-826"></a>  <span class="p">}</span>
<a name="line-827"></a>  <span class="n">assert_param</span><span class="p">(</span><span class="n">IS_LL_ADC_INJ_TRIG_AUTO</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TrigAuto</span><span class="p">));</span>
<a name="line-828"></a>  
<a name="line-829"></a>  <span class="cm">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="line-830"></a>  <span class="cm">/*       ADC instance must be disabled.                                     */</span>
<a name="line-831"></a>  <span class="k">if</span><span class="p">(</span><span class="n">LL_ADC_IsEnabled</span><span class="p">(</span><span class="n">ADCx</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span>
<a name="line-832"></a>  <span class="p">{</span>
<a name="line-833"></a>    <span class="cm">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="line-834"></a>    <span class="cm">/*  - ADC group injected                                                  */</span>
<a name="line-835"></a>    <span class="cm">/*    - Set ADC group injected trigger source                             */</span>
<a name="line-836"></a>    <span class="cm">/*    - Set ADC group injected sequencer length                           */</span>
<a name="line-837"></a>    <span class="cm">/*    - Set ADC group injected sequencer discontinuous mode               */</span>
<a name="line-838"></a>    <span class="cm">/*    - Set ADC group injected conversion trigger: independent or         */</span>
<a name="line-839"></a>    <span class="cm">/*      from ADC group regular                                            */</span>
<a name="line-840"></a>    <span class="cm">/* Note: On this STM32 series, ADC trigger edge is set when starting      */</span>
<a name="line-841"></a>    <span class="cm">/*       ADC conversion.                                                  */</span>
<a name="line-842"></a>    <span class="cm">/*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */</span>
<a name="line-843"></a>    <span class="k">if</span><span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span> <span class="o">!=</span> <span class="n">LL_ADC_REG_SEQ_SCAN_DISABLE</span><span class="p">)</span>
<a name="line-844"></a>    <span class="p">{</span>
<a name="line-845"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-846"></a>                   <span class="n">ADC_CR1_JDISCEN</span>
<a name="line-847"></a>                 <span class="o">|</span> <span class="n">ADC_CR1_JAUTO</span>
<a name="line-848"></a>                <span class="p">,</span>
<a name="line-849"></a>                   <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span>
<a name="line-850"></a>                 <span class="o">|</span> <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TrigAuto</span>
<a name="line-851"></a>                <span class="p">);</span>
<a name="line-852"></a>    <span class="p">}</span>
<a name="line-853"></a>    <span class="k">else</span>
<a name="line-854"></a>    <span class="p">{</span>
<a name="line-855"></a>      <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR1</span><span class="p">,</span>
<a name="line-856"></a>                   <span class="n">ADC_CR1_JDISCEN</span>
<a name="line-857"></a>                 <span class="o">|</span> <span class="n">ADC_CR1_JAUTO</span>
<a name="line-858"></a>                <span class="p">,</span>
<a name="line-859"></a>                   <span class="n">LL_ADC_REG_SEQ_DISCONT_DISABLE</span>
<a name="line-860"></a>                 <span class="o">|</span> <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TrigAuto</span>
<a name="line-861"></a>                <span class="p">);</span>
<a name="line-862"></a>    <span class="p">}</span>
<a name="line-863"></a>    
<a name="line-864"></a>    <span class="n">MODIFY_REG</span><span class="p">(</span><span class="n">ADCx</span><span class="o">-&gt;</span><span class="n">CR2</span><span class="p">,</span>
<a name="line-865"></a>                 <span class="n">ADC_CR2_JEXTSEL</span>
<a name="line-866"></a>               <span class="o">|</span> <span class="n">ADC_CR2_JEXTEN</span>
<a name="line-867"></a>              <span class="p">,</span>
<a name="line-868"></a>                <span class="p">(</span><span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span> <span class="o">&amp;</span> <span class="n">ADC_CR2_JEXTSEL</span><span class="p">)</span>
<a name="line-869"></a>              <span class="p">);</span>
<a name="line-870"></a>    
<a name="line-871"></a>    <span class="cm">/* Note: Hardware constraint (refer to description of this function):     */</span>
<a name="line-872"></a>    <span class="cm">/* Note: If ADC instance feature scan mode is disabled                    */</span>
<a name="line-873"></a>    <span class="cm">/*       (refer to  ADC instance initialization structure                 */</span>
<a name="line-874"></a>    <span class="cm">/*       parameter @ref SequencersScanMode                                */</span>
<a name="line-875"></a>    <span class="cm">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span>
<a name="line-876"></a>    <span class="cm">/*       this parameter is discarded.                                     */</span>
<a name="line-877"></a>    <span class="n">LL_ADC_INJ_SetSequencerLength</span><span class="p">(</span><span class="n">ADCx</span><span class="p">,</span> <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span><span class="p">);</span>
<a name="line-878"></a>  <span class="p">}</span>
<a name="line-879"></a>  <span class="k">else</span>
<a name="line-880"></a>  <span class="p">{</span>
<a name="line-881"></a>    <span class="cm">/* Initialization error: ADC instance is not disabled. */</span>
<a name="line-882"></a>    <span class="n">status</span> <span class="o">=</span> <span class="n">ERROR</span><span class="p">;</span>
<a name="line-883"></a>  <span class="p">}</span>
<a name="line-884"></a>  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<a name="line-885"></a><span class="p">}</span>
<a name="line-886"></a>
<a name="line-887"></a><span class="cm">/**</span>
<a name="line-888"></a><span class="cm">  * @brief  Set each @ref LL_ADC_INJ_InitTypeDef field to default value.</span>
<a name="line-889"></a><span class="cm">  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure</span>
<a name="line-890"></a><span class="cm">  *                            whose fields will be set to default values.</span>
<a name="line-891"></a><span class="cm">  * @retval None</span>
<a name="line-892"></a><span class="cm">  */</span>
<a name="line-893"></a><span class="hll"><span class="kt">void</span> <span class="nf">LL_ADC_INJ_StructInit</span><span class="p">(</span><span class="n">LL_ADC_INJ_InitTypeDef</span> <span class="o">*</span><span class="n">ADC_INJ_InitStruct</span><span class="p">)</span><span class="error2">&lt;--- The function 'LL_ADC_INJ_StructInit' is never used.</span>
</span><a name="line-894"></a><span class="p">{</span>
<a name="line-895"></a>  <span class="cm">/* Set ADC_INJ_InitStruct fields to default values */</span>
<a name="line-896"></a>  <span class="cm">/* Set fields of ADC group injected */</span>
<a name="line-897"></a>  <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TriggerSource</span>    <span class="o">=</span> <span class="n">LL_ADC_INJ_TRIG_SOFTWARE</span><span class="p">;</span>
<a name="line-898"></a>  <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerLength</span>  <span class="o">=</span> <span class="n">LL_ADC_INJ_SEQ_SCAN_DISABLE</span><span class="p">;</span>
<a name="line-899"></a>  <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">SequencerDiscont</span> <span class="o">=</span> <span class="n">LL_ADC_INJ_SEQ_DISCONT_DISABLE</span><span class="p">;</span>
<a name="line-900"></a>  <span class="n">ADC_INJ_InitStruct</span><span class="o">-&gt;</span><span class="n">TrigAuto</span>         <span class="o">=</span> <span class="n">LL_ADC_INJ_TRIG_INDEPENDENT</span><span class="p">;</span>
<a name="line-901"></a><span class="p">}</span>
<a name="line-902"></a>
<a name="line-903"></a><span class="cm">/**</span>
<a name="line-904"></a><span class="cm">  * @}</span>
<a name="line-905"></a><span class="cm">  */</span>
<a name="line-906"></a>
<a name="line-907"></a><span class="cm">/**</span>
<a name="line-908"></a><span class="cm">  * @}</span>
<a name="line-909"></a><span class="cm">  */</span>
<a name="line-910"></a>
<a name="line-911"></a><span class="cm">/**</span>
<a name="line-912"></a><span class="cm">  * @}</span>
<a name="line-913"></a><span class="cm">  */</span>
<a name="line-914"></a>
<a name="line-915"></a><span class="cp">#endif </span><span class="cm">/* ADC1 || ADC2 || ADC3 */</span><span class="cp"></span>
<a name="line-916"></a>
<a name="line-917"></a><span class="cm">/**</span>
<a name="line-918"></a><span class="cm">  * @}</span>
<a name="line-919"></a><span class="cm">  */</span>
<a name="line-920"></a>
<a name="line-921"></a><span class="cp">#endif </span><span class="cm">/* USE_FULL_LL_DRIVER */</span><span class="cp"></span>
<a name="line-922"></a>
</pre></div>
</td></tr></table>
      </div> <!-- /.wrapper -->
    </div>
    <div id="footer" class="footer">
      <p>
        Cppcheck 2.3 - a tool for static C/C++ code analysis<br>
        <br>
        Internet: <a href="http://cppcheck.net">http://cppcheck.net</a><br>
        IRC: <a href="irc://irc.freenode.net/cppcheck">irc://irc.freenode.net/cppcheck</a><br>
      </p>
    </div>
  </body>
</html>
