# Viterbi_Decoder_in_Verilog

This is a verilog implementation of the Viterbi Decoder.

Module Parameters:

k: the input word length of the convolutional encoder.

m: the number of inputs to the generator polynomials (k + shift register width).

n: the output word length of the convolutional encoder.

L: the number of symbols in a message.

