<stg><name>histogram_Pipeline_LOOP_I</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %or_ln17_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln17_1

]]></Node>
<StgValue><ssdm name="or_ln17_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 0, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.cond3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond3:0 %i = load i64 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
for.cond3:2 %trunc_ln17 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:3 %conv = sitofp i32 %trunc_ln17

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:3 %conv = sitofp i32 %trunc_ln17

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:3 %conv = sitofp i32 %trunc_ln17

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:3 %conv = sitofp i32 %trunc_ln17

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:3 %conv = sitofp i32 %trunc_ln17

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.cond3:4 %bitcast_ln17 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond3:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="32">
<![CDATA[
for.cond3:6 %trunc_ln17_1 = trunc i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond3:7 %icmp_ln17 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.cond3:8 %icmp_ln17_1 = icmp_eq  i23 %trunc_ln17_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond3:10 %tmp_2 = fcmp_olt  i32 %conv, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond3:9 %or_ln17 = or i1 %icmp_ln17_1, i1 %icmp_ln17

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond3:10 %tmp_2 = fcmp_olt  i32 %conv, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond3:11 %and_ln17 = and i1 %or_ln17, i1 %or_ln17_1_read

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond3:12 %and_ln17_1 = and i1 %and_ln17, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond3:13 %add_ln17 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond3:14 %br_ln17 = br i1 %and_ln17_1, void %for.inc24.preheader.exitStub, void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="64">
<![CDATA[
for.inc14:1 %trunc_ln19 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
for.inc14:2 %zext_ln19 = zext i7 %trunc_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:3 %feature_addr = getelementptr i32 %feature, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="feature_addr"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:4 %m = load i7 %feature_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:5 %weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:6 %weight_load = load i7 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:19 %store_ln17 = store i64 %add_ln17, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:4 %m = load i7 %feature_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:6 %weight_load = load i7 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
for.inc14:8 %zext_ln21 = zext i32 %m

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:9 %hist_local_addr = getelementptr i32 %hist_local, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="hist_local_addr"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc14:11 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:12 %hist_local_load = load i7 %hist_local_addr

]]></Node>
<StgValue><ssdm name="hist_local_load"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc14:13 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:18 %store_ln21 = store i64 %zext_ln21, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc14:10 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc14:12 %hist_local_load = load i7 %hist_local_addr

]]></Node>
<StgValue><ssdm name="hist_local_load"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc14:14 %x = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_local_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.inc24.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc14:7 %wt = bitcast i32 %weight_load

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="73" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="74" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="76" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:15 %add = fadd i32 %x, i32 %wt

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="77" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc14:16 %store_ln22 = store i32 %add, i7 %hist_local_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:17 %store_ln22 = store i32 %add, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc14:20 %br_ln17 = br void %for.cond3

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="or_ln17_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln17_1"/></StgValue>
</port>
<port id="123" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="124" name="feature" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="weight" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="hist_local" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_local"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="reuse_addr_reg" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_127" to="reuse_reg" fromId="127" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_127" to="i_1" fromId="127" toId="22">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="weight" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="135" from="empty" to="specinterface_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="149" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="153" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="23">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="24">
</dataflow>
<dataflow id="156" from="feature" to="specinterface_ln0" fromId="124" toId="24">
</dataflow>
<dataflow id="157" from="empty" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="158" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="162" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="167" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="168" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="169" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="172" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="173" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.float" to="n_read" fromId="174" toId="25">
</dataflow>
<dataflow id="176" from="n" to="n_read" fromId="123" toId="25">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.ap_auto.i1" to="or_ln17_1_read" fromId="177" toId="26">
</dataflow>
<dataflow id="179" from="or_ln17_1" to="or_ln17_1_read" fromId="122" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln0" fromId="180" toId="27">
</dataflow>
<dataflow id="182" from="i_1" to="store_ln0" fromId="22" toId="27">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln0" fromId="183" toId="28">
</dataflow>
<dataflow id="185" from="reuse_reg" to="store_ln0" fromId="21" toId="28">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln0" fromId="186" toId="29">
</dataflow>
<dataflow id="188" from="reuse_addr_reg" to="store_ln0" fromId="20" toId="29">
</dataflow>
<dataflow id="189" from="i_1" to="i" fromId="22" toId="31">
</dataflow>
<dataflow id="190" from="i" to="trunc_ln17" fromId="31" toId="32">
</dataflow>
<dataflow id="191" from="trunc_ln17" to="conv" fromId="32" toId="33">
</dataflow>
<dataflow id="192" from="trunc_ln17" to="conv" fromId="32" toId="34">
</dataflow>
<dataflow id="193" from="trunc_ln17" to="conv" fromId="32" toId="35">
</dataflow>
<dataflow id="194" from="trunc_ln17" to="conv" fromId="32" toId="36">
</dataflow>
<dataflow id="195" from="trunc_ln17" to="conv" fromId="32" toId="37">
</dataflow>
<dataflow id="196" from="conv" to="bitcast_ln17" fromId="37" toId="38">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="197" toId="39">
</dataflow>
<dataflow id="199" from="bitcast_ln17" to="tmp" fromId="38" toId="39">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp" fromId="200" toId="39">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="39">
</dataflow>
<dataflow id="204" from="bitcast_ln17" to="trunc_ln17_1" fromId="38" toId="40">
</dataflow>
<dataflow id="205" from="tmp" to="icmp_ln17" fromId="39" toId="41">
</dataflow>
<dataflow id="207" from="StgValue_206" to="icmp_ln17" fromId="206" toId="41">
</dataflow>
<dataflow id="208" from="trunc_ln17_1" to="icmp_ln17_1" fromId="40" toId="42">
</dataflow>
<dataflow id="210" from="StgValue_209" to="icmp_ln17_1" fromId="209" toId="42">
</dataflow>
<dataflow id="211" from="conv" to="tmp_2" fromId="37" toId="43">
</dataflow>
<dataflow id="212" from="n_read" to="tmp_2" fromId="25" toId="43">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="213" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="44">
</dataflow>
<dataflow id="216" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="44">
</dataflow>
<dataflow id="217" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="44">
</dataflow>
<dataflow id="218" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="44">
</dataflow>
<dataflow id="220" from="p_str" to="specpipeline_ln0" fromId="219" toId="44">
</dataflow>
<dataflow id="221" from="icmp_ln17_1" to="or_ln17" fromId="42" toId="45">
</dataflow>
<dataflow id="222" from="icmp_ln17" to="or_ln17" fromId="41" toId="45">
</dataflow>
<dataflow id="223" from="conv" to="tmp_2" fromId="37" toId="46">
</dataflow>
<dataflow id="224" from="n_read" to="tmp_2" fromId="25" toId="46">
</dataflow>
<dataflow id="225" from="or_ln17" to="and_ln17" fromId="45" toId="47">
</dataflow>
<dataflow id="226" from="or_ln17_1_read" to="and_ln17" fromId="26" toId="47">
</dataflow>
<dataflow id="227" from="and_ln17" to="and_ln17_1" fromId="47" toId="48">
</dataflow>
<dataflow id="228" from="tmp_2" to="and_ln17_1" fromId="46" toId="48">
</dataflow>
<dataflow id="229" from="i" to="add_ln17" fromId="31" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_230" to="add_ln17" fromId="230" toId="49">
</dataflow>
<dataflow id="232" from="and_ln17_1" to="br_ln17" fromId="48" toId="50">
</dataflow>
<dataflow id="233" from="i" to="trunc_ln19" fromId="31" toId="51">
</dataflow>
<dataflow id="234" from="trunc_ln19" to="zext_ln19" fromId="51" toId="52">
</dataflow>
<dataflow id="235" from="feature" to="feature_addr" fromId="124" toId="53">
</dataflow>
<dataflow id="236" from="StgValue_180" to="feature_addr" fromId="180" toId="53">
</dataflow>
<dataflow id="237" from="zext_ln19" to="feature_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="238" from="feature_addr" to="m" fromId="53" toId="54">
</dataflow>
<dataflow id="239" from="weight" to="weight_addr" fromId="125" toId="55">
</dataflow>
<dataflow id="240" from="StgValue_180" to="weight_addr" fromId="180" toId="55">
</dataflow>
<dataflow id="241" from="zext_ln19" to="weight_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="242" from="weight_addr" to="weight_load" fromId="55" toId="56">
</dataflow>
<dataflow id="243" from="add_ln17" to="store_ln17" fromId="49" toId="57">
</dataflow>
<dataflow id="244" from="i_1" to="store_ln17" fromId="22" toId="57">
</dataflow>
<dataflow id="245" from="feature_addr" to="m" fromId="53" toId="58">
</dataflow>
<dataflow id="246" from="weight_addr" to="weight_load" fromId="55" toId="59">
</dataflow>
<dataflow id="247" from="m" to="zext_ln21" fromId="58" toId="60">
</dataflow>
<dataflow id="248" from="hist_local" to="hist_local_addr" fromId="126" toId="61">
</dataflow>
<dataflow id="249" from="StgValue_180" to="hist_local_addr" fromId="180" toId="61">
</dataflow>
<dataflow id="250" from="zext_ln21" to="hist_local_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="251" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="20" toId="62">
</dataflow>
<dataflow id="252" from="hist_local_addr" to="hist_local_load" fromId="61" toId="63">
</dataflow>
<dataflow id="253" from="reuse_addr_reg_load" to="addr_cmp" fromId="62" toId="64">
</dataflow>
<dataflow id="254" from="zext_ln21" to="addr_cmp" fromId="60" toId="64">
</dataflow>
<dataflow id="255" from="zext_ln21" to="store_ln21" fromId="60" toId="65">
</dataflow>
<dataflow id="256" from="reuse_addr_reg" to="store_ln21" fromId="20" toId="65">
</dataflow>
<dataflow id="257" from="reuse_reg" to="reuse_reg_load" fromId="21" toId="66">
</dataflow>
<dataflow id="258" from="hist_local_addr" to="hist_local_load" fromId="61" toId="67">
</dataflow>
<dataflow id="259" from="addr_cmp" to="x" fromId="64" toId="68">
</dataflow>
<dataflow id="260" from="reuse_reg_load" to="x" fromId="66" toId="68">
</dataflow>
<dataflow id="261" from="hist_local_load" to="x" fromId="67" toId="68">
</dataflow>
<dataflow id="262" from="weight_load" to="wt" fromId="59" toId="69">
</dataflow>
<dataflow id="263" from="x" to="add" fromId="68" toId="70">
</dataflow>
<dataflow id="264" from="wt" to="add" fromId="69" toId="70">
</dataflow>
<dataflow id="265" from="x" to="add" fromId="68" toId="71">
</dataflow>
<dataflow id="266" from="wt" to="add" fromId="69" toId="71">
</dataflow>
<dataflow id="267" from="x" to="add" fromId="68" toId="72">
</dataflow>
<dataflow id="268" from="wt" to="add" fromId="69" toId="72">
</dataflow>
<dataflow id="269" from="x" to="add" fromId="68" toId="73">
</dataflow>
<dataflow id="270" from="wt" to="add" fromId="69" toId="73">
</dataflow>
<dataflow id="271" from="x" to="add" fromId="68" toId="74">
</dataflow>
<dataflow id="272" from="wt" to="add" fromId="69" toId="74">
</dataflow>
<dataflow id="273" from="x" to="add" fromId="68" toId="75">
</dataflow>
<dataflow id="274" from="wt" to="add" fromId="69" toId="75">
</dataflow>
<dataflow id="275" from="x" to="add" fromId="68" toId="76">
</dataflow>
<dataflow id="276" from="wt" to="add" fromId="69" toId="76">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="277" toId="77">
</dataflow>
<dataflow id="280" from="empty_4" to="specloopname_ln19" fromId="279" toId="77">
</dataflow>
<dataflow id="281" from="add" to="store_ln22" fromId="76" toId="78">
</dataflow>
<dataflow id="282" from="hist_local_addr" to="store_ln22" fromId="61" toId="78">
</dataflow>
<dataflow id="283" from="add" to="store_ln22" fromId="76" toId="79">
</dataflow>
<dataflow id="284" from="reuse_reg" to="store_ln22" fromId="21" toId="79">
</dataflow>
<dataflow id="285" from="and_ln17_1" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="286" from="and_ln17_1" to="StgValue_9" fromId="48" toId="9">
</dataflow>
<dataflow id="287" from="addr_cmp" to="StgValue_10" fromId="64" toId="10">
</dataflow>
<dataflow id="288" from="and_ln17_1" to="StgValue_10" fromId="48" toId="10">
</dataflow>
</dataflows>


</stg>
