# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../verif/Configuration/configurations_pkg.sv" \
"../../../../../verif/Agent/agent_pkg.sv" \
"../../../../../dut/design.sv" \
"../../../../../verif/Sequences/seq_pkg.sv" \
"../../../../../verif/test_pkg.sv" \
"../../../../../verif/top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
