CHIP_BARTS,VAR_0
LC_DYN_LANES_PWR_STATE,FUNC_0
LC_DYN_LANES_PWR_STATE_MASK,VAR_1
LC_L0S_INACTIVITY,FUNC_1
LC_L0S_INACTIVITY_MASK,VAR_2
LC_L1_INACTIVITY,FUNC_2
LC_L1_INACTIVITY_MASK,VAR_3
LC_PMI_TO_L1_DIS,VAR_4
LS2_EXIT_TIME,FUNC_3
LS2_EXIT_TIME_MASK,VAR_5
MULTI_PIF,VAR_6
PB0_PIF_CNTL,VAR_7
PB0_PIF_PAIRING,VAR_8
PB0_PIF_PWRDOWN_0,VAR_9
PB0_PIF_PWRDOWN_1,VAR_10
PB1_PIF_CNTL,VAR_11
PB1_PIF_PAIRING,VAR_12
PB1_PIF_PWRDOWN_0,VAR_13
PB1_PIF_PWRDOWN_1,VAR_14
PCIE_LC_CNTL,VAR_15
PCIE_LC_LINK_WIDTH_CNTL,VAR_16
PLL_POWER_STATE_IN_OFF_0,FUNC_4
PLL_POWER_STATE_IN_OFF_0_MASK,VAR_17
PLL_POWER_STATE_IN_OFF_1,FUNC_5
PLL_POWER_STATE_IN_OFF_1_MASK,VAR_18
PLL_POWER_STATE_IN_TXS2_0,FUNC_6
PLL_POWER_STATE_IN_TXS2_0_MASK,VAR_19
PLL_POWER_STATE_IN_TXS2_1,FUNC_7
PLL_POWER_STATE_IN_TXS2_1_MASK,VAR_20
PLL_RAMP_UP_TIME_0,FUNC_8
PLL_RAMP_UP_TIME_0_MASK,VAR_21
PLL_RAMP_UP_TIME_1,FUNC_9
PLL_RAMP_UP_TIME_1_MASK,VAR_22
RADEON_IS_IGP,VAR_23
RADEON_IS_PCIE,VAR_24
RREG32_PCIE_PORT,FUNC_10
RREG32_PIF_PHY0,FUNC_11
RREG32_PIF_PHY1,FUNC_12
WREG32_PCIE_PORT,FUNC_13
WREG32_PIF_PHY0,FUNC_14
WREG32_PIF_PHY1,FUNC_15
radeon_aspm,VAR_25
evergreen_program_aspm,FUNC_16
rdev,VAR_26
data,VAR_27
orig,VAR_28
pcie_lc_cntl,VAR_29
pcie_lc_cntl_old,VAR_30
disable_l0s,VAR_31
disable_l1,VAR_32
disable_plloff_in_l1,VAR_33
fusion_platform,VAR_34
