#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b4bcb258d0 .scope module, "tb_CPU" "tb_CPU" 2 3;
 .timescale -9 -12;
v000001b4bcee4a30_0 .var "clk", 0 0;
v000001b4bcee5930_0 .var "rst", 0 0;
S_000001b4bcb3e060 .scope module, "dut" "CPU" 2 9, 3 10 0, S_000001b4bcb258d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001b4bcee2340_0 .net "Branch", 0 0, v000001b4bced6410_0;  1 drivers
v000001b4bcee2fc0_0 .net "EX_ALUOp", 1 0, v000001b4bced6ff0_0;  1 drivers
v000001b4bcee3d80_0 .net "EX_ALUSrc", 0 0, v000001b4bced7310_0;  1 drivers
v000001b4bcee34c0_0 .net "EX_ALU_result", 31 0, L_000001b4bcf42ab0;  1 drivers
v000001b4bcee2e80_0 .net "EX_MemRead", 0 0, v000001b4bced6cd0_0;  1 drivers
v000001b4bcee3920_0 .net "EX_MemRead_pass", 0 0, L_000001b4bcf423b0;  1 drivers
v000001b4bcee22a0_0 .net "EX_MemWrite", 0 0, v000001b4bced69b0_0;  1 drivers
v000001b4bcee3ce0_0 .net "EX_MemWrite_pass", 0 0, L_000001b4bcf42c70;  1 drivers
v000001b4bcee3240_0 .net "EX_MemtoReg", 0 0, v000001b4bced7a90_0;  1 drivers
v000001b4bcee4000_0 .net "EX_MemtoReg_pass", 0 0, L_000001b4bcf42340;  1 drivers
v000001b4bcee23e0_0 .net "EX_RegWrite", 0 0, v000001b4bced6230_0;  1 drivers
v000001b4bcee3060_0 .net "EX_RegWrite_pass", 0 0, L_000001b4bcf43140;  1 drivers
v000001b4bcee3100_0 .net "EX_dest_reg", 4 0, L_000001b4bcf42960;  1 drivers
v000001b4bcee2ca0_0 .net "EX_funct", 5 0, v000001b4bced6e10_0;  1 drivers
v000001b4bcee2200_0 .net "EX_imm", 31 0, v000001b4bced7810_0;  1 drivers
v000001b4bcee3e20_0 .net "EX_rd_addr", 4 0, v000001b4bced6a50_0;  1 drivers
v000001b4bcee31a0_0 .net "EX_rs_addr", 4 0, v000001b4bced7bd0_0;  1 drivers
v000001b4bcee2f20_0 .net "EX_rs_addr_pass", 4 0, L_000001b4bcaddbb0;  1 drivers
v000001b4bcee2c00_0 .net "EX_rs_data", 31 0, v000001b4bced7c70_0;  1 drivers
v000001b4bcee3560_0 .net "EX_rt_addr", 4 0, v000001b4bced7e50_0;  1 drivers
v000001b4bcee3600_0 .net "EX_rt_addr_pass", 4 0, L_000001b4bcf42810;  1 drivers
v000001b4bcee2660_0 .net "EX_rt_data", 31 0, v000001b4bced6d70_0;  1 drivers
v000001b4bcee3ec0_0 .net "EX_rt_forwarded", 31 0, L_000001b4bcf429d0;  1 drivers
v000001b4bcee2480_0 .net "ForwardA", 1 0, v000001b4bcedeb30_0;  1 drivers
v000001b4bcee2d40_0 .net "ForwardB", 1 0, v000001b4bcedf5d0_0;  1 drivers
v000001b4bcee39c0_0 .net "ID_ALUOp", 1 0, v000001b4bced8030_0;  1 drivers
v000001b4bcee2520_0 .net "ID_ALUSrc", 0 0, v000001b4bced6370_0;  1 drivers
v000001b4bcee3a60_0 .net "ID_EX_Flush", 0 0, v000001b4bcee3b00_0;  1 drivers
v000001b4bcee25c0_0 .net "ID_MemRead", 0 0, v000001b4bced6eb0_0;  1 drivers
v000001b4bcee2700_0 .net "ID_MemWrite", 0 0, v000001b4bced9460_0;  1 drivers
v000001b4bcee28e0_0 .net "ID_MemtoReg", 0 0, v000001b4bced8f60_0;  1 drivers
v000001b4bcee2ac0_0 .net "ID_RegWrite", 0 0, v000001b4bced8ec0_0;  1 drivers
v000001b4bcee2b60_0 .net "ID_funct", 5 0, L_000001b4bcb29a10;  1 drivers
v000001b4bcee2de0_0 .net "ID_imm", 31 0, L_000001b4bcf400e0;  1 drivers
v000001b4bcee59d0_0 .net "ID_instr", 31 0, v000001b4bcedc300_0;  1 drivers
v000001b4bcee4490_0 .net "ID_pc_plus4", 31 0, v000001b4bcedd3e0_0;  1 drivers
v000001b4bcee54d0_0 .net "ID_rd_addr", 4 0, L_000001b4bcaf1ea0;  1 drivers
v000001b4bcee5f70_0 .net "ID_rs_addr", 4 0, L_000001b4bcb297e0;  1 drivers
v000001b4bcee5a70_0 .net "ID_rs_data", 31 0, L_000001b4bcf3f5a0;  1 drivers
v000001b4bcee4670_0 .net "ID_rt_addr", 4 0, L_000001b4bcaf1730;  1 drivers
v000001b4bcee5cf0_0 .net "ID_rt_data", 31 0, L_000001b4bcf3e880;  1 drivers
v000001b4bcee5e30_0 .net "IF_ID_Write", 0 0, v000001b4bcee3380_0;  1 drivers
v000001b4bcee5b10_0 .net "IF_instr", 31 0, L_000001b4bcb29150;  1 drivers
v000001b4bcee45d0_0 .net "IF_pc_plus4", 31 0, L_000001b4bcee5570;  1 drivers
v000001b4bcee6010_0 .net "MEM_ALU_result", 31 0, v000001b4bcb367c0_0;  1 drivers
v000001b4bcee4210_0 .net "MEM_ALU_result_pass", 31 0, L_000001b4bcf42b90;  1 drivers
v000001b4bcee5890_0 .net "MEM_MemRead", 0 0, v000001b4bcb37800_0;  1 drivers
v000001b4bcee60b0_0 .net "MEM_MemWrite", 0 0, v000001b4bcb365e0_0;  1 drivers
v000001b4bcee4530_0 .net "MEM_MemtoReg", 0 0, v000001b4bcb38020_0;  1 drivers
v000001b4bcee4d50_0 .net "MEM_MemtoReg_pass", 0 0, L_000001b4bcf42500;  1 drivers
v000001b4bcee4710_0 .net "MEM_ReadData", 31 0, L_000001b4bcf3fe60;  1 drivers
v000001b4bcee4850_0 .net "MEM_RegWrite", 0 0, v000001b4bcb37080_0;  1 drivers
v000001b4bcee5250_0 .net "MEM_RegWrite_pass", 0 0, L_000001b4bcf42b20;  1 drivers
v000001b4bcee5750_0 .net "MEM_WriteAddr", 4 0, v000001b4bcb374e0_0;  1 drivers
v000001b4bcee5bb0_0 .net "MEM_WriteAddr_pass", 4 0, L_000001b4bcf422d0;  1 drivers
v000001b4bcee4e90_0 .net "MEM_rt_data", 31 0, v000001b4bcb36860_0;  1 drivers
v000001b4bcee4df0_0 .net "PC_Write", 0 0, v000001b4bcee3880_0;  1 drivers
v000001b4bcee47b0_0 .net "WB_ALU_result", 31 0, v000001b4bcede9f0_0;  1 drivers
v000001b4bcee57f0_0 .net "WB_MemtoReg", 0 0, v000001b4bcedfdf0_0;  1 drivers
v000001b4bcee52f0_0 .net "WB_ReadData", 31 0, v000001b4bcedf710_0;  1 drivers
v000001b4bcee5d90_0 .net "WB_RegWrite", 0 0, v000001b4bcedfb70_0;  1 drivers
v000001b4bcee5c50_0 .net "WB_RegWrite_sig", 0 0, L_000001b4bcf43060;  1 drivers
v000001b4bcee4350_0 .net "WB_WriteAddr", 4 0, v000001b4bcede6d0_0;  1 drivers
v000001b4bcee48f0_0 .net "WB_WriteAddr_sig", 4 0, L_000001b4bcf428f0;  1 drivers
v000001b4bcee5ed0_0 .net "WB_WriteData", 31 0, L_000001b4bcf3f780;  1 drivers
v000001b4bcee5390_0 .net "Zero", 0 0, L_000001b4bcf3e740;  1 drivers
v000001b4bcee4f30_0 .net "branch_taken_o", 0 0, L_000001b4bcb299a0;  1 drivers
v000001b4bcee4cb0_0 .net "branch_target", 31 0, L_000001b4bcf3e7e0;  1 drivers
v000001b4bcee4fd0_0 .net "clk", 0 0, v000001b4bcee4a30_0;  1 drivers
v000001b4bcee4990_0 .net "rst", 0 0, v000001b4bcee5930_0;  1 drivers
S_000001b4bcb3e1f0 .scope module, "EX_MEM_reg" "EX_MEM" 3 293, 4 1 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_i";
    .port_info 7 /INPUT 32 "rt_i";
    .port_info 8 /INPUT 5 "rd_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALU_o";
    .port_info 14 /OUTPUT 32 "rt_o";
    .port_info 15 /OUTPUT 5 "rd_o";
v000001b4bcb36f40_0 .net "ALU_i", 31 0, L_000001b4bcf42ab0;  alias, 1 drivers
v000001b4bcb367c0_0 .var "ALU_o", 31 0;
v000001b4bcb37f80_0 .net "MemRead_i", 0 0, L_000001b4bcf423b0;  alias, 1 drivers
v000001b4bcb37800_0 .var "MemRead_o", 0 0;
v000001b4bcb36b80_0 .net "MemWrite_i", 0 0, L_000001b4bcf42c70;  alias, 1 drivers
v000001b4bcb365e0_0 .var "MemWrite_o", 0 0;
v000001b4bcb36cc0_0 .net "MemtoReg_i", 0 0, L_000001b4bcf42340;  alias, 1 drivers
v000001b4bcb38020_0 .var "MemtoReg_o", 0 0;
v000001b4bcb36720_0 .net "RegWrite_i", 0 0, L_000001b4bcf43140;  alias, 1 drivers
v000001b4bcb37080_0 .var "RegWrite_o", 0 0;
v000001b4bcb38200_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcb37940_0 .net "rd_i", 4 0, L_000001b4bcf42960;  alias, 1 drivers
v000001b4bcb374e0_0 .var "rd_o", 4 0;
v000001b4bcb37120_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
v000001b4bcb371c0_0 .net "rt_i", 31 0, L_000001b4bcf429d0;  alias, 1 drivers
v000001b4bcb36860_0 .var "rt_o", 31 0;
E_000001b4bcb11110 .event posedge, v000001b4bcb37120_0, v000001b4bcb38200_0;
S_000001b4bcaf0ee0 .scope module, "EX_stage" "EX" 3 245, 5 11 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /INPUT 1 "MemtoReg_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 2 "ALUOp_i";
    .port_info 5 /INPUT 1 "ALUSrc_i";
    .port_info 6 /INPUT 32 "rs_data_i";
    .port_info 7 /INPUT 32 "rt_data_i";
    .port_info 8 /INPUT 32 "imm_i";
    .port_info 9 /INPUT 6 "funct_i";
    .port_info 10 /INPUT 5 "rs_addr_i";
    .port_info 11 /INPUT 5 "rt_addr_i";
    .port_info 12 /INPUT 5 "rd_addr_i";
    .port_info 13 /INPUT 32 "EXMEM_ALU_i";
    .port_info 14 /INPUT 32 "MEMWB_WriteData_i";
    .port_info 15 /INPUT 2 "ForwardA_i";
    .port_info 16 /INPUT 2 "ForwardB_i";
    .port_info 17 /OUTPUT 1 "RegWrite_o";
    .port_info 18 /OUTPUT 1 "MemtoReg_o";
    .port_info 19 /OUTPUT 1 "MemRead_o";
    .port_info 20 /OUTPUT 1 "MemWrite_o";
    .port_info 21 /OUTPUT 5 "rs_addr_o";
    .port_info 22 /OUTPUT 5 "rt_addr_o";
    .port_info 23 /OUTPUT 32 "ALU_result_o";
    .port_info 24 /OUTPUT 32 "rt_data_o";
    .port_info 25 /OUTPUT 5 "dest_reg_o";
L_000001b4bcaddbb0 .functor BUFZ 5, v000001b4bced7bd0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001b4bcf42810 .functor BUFZ 5, v000001b4bced7e50_0, C4<00000>, C4<00000>, C4<00000>;
L_000001b4bcf43140 .functor BUFZ 1, v000001b4bced6230_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf42340 .functor BUFZ 1, v000001b4bced7a90_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf423b0 .functor BUFZ 1, v000001b4bced6cd0_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf42c70 .functor BUFZ 1, v000001b4bced69b0_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf42ab0 .functor BUFZ 32, v000001b4bcb379e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b4bcf429d0 .functor BUFZ 32, v000001b4bced71d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b4bcf42960 .functor BUFZ 5, L_000001b4bcf3fc80, C4<00000>, C4<00000>, C4<00000>;
v000001b4bcb36e00_0 .net "ALUOp_i", 1 0, v000001b4bced6ff0_0;  alias, 1 drivers
v000001b4bcb37a80_0 .net "ALUSrc_i", 0 0, v000001b4bced7310_0;  alias, 1 drivers
v000001b4bcb37d00_0 .var "ALU_control", 3 0;
v000001b4bcb36900_0 .net "ALU_result", 31 0, v000001b4bcb379e0_0;  1 drivers
v000001b4bcb36680_0 .net "ALU_result_o", 31 0, L_000001b4bcf42ab0;  alias, 1 drivers
v000001b4bcb37e40_0 .var "ALU_src1", 31 0;
v000001b4bcb36ae0_0 .net "ALU_src2", 31 0, L_000001b4bcf3fb40;  1 drivers
v000001b4bcb37b20_0 .net "EXMEM_ALU_i", 31 0, v000001b4bcb367c0_0;  alias, 1 drivers
v000001b4bcb37ee0_0 .net "ForwardA_i", 1 0, v000001b4bcedeb30_0;  alias, 1 drivers
v000001b4bcb382a0_0 .net "ForwardB_i", 1 0, v000001b4bcedf5d0_0;  alias, 1 drivers
v000001b4bcb383e0_0 .net "MEMWB_WriteData_i", 31 0, L_000001b4bcf3f780;  alias, 1 drivers
v000001b4bcb36c20_0 .net "MemRead_i", 0 0, v000001b4bced6cd0_0;  alias, 1 drivers
v000001b4bcb37260_0 .net "MemRead_o", 0 0, L_000001b4bcf423b0;  alias, 1 drivers
v000001b4bcb37300_0 .net "MemWrite_i", 0 0, v000001b4bced69b0_0;  alias, 1 drivers
v000001b4bcb27030_0 .net "MemWrite_o", 0 0, L_000001b4bcf42c70;  alias, 1 drivers
v000001b4bcb273f0_0 .net "MemtoReg_i", 0 0, v000001b4bced7a90_0;  alias, 1 drivers
v000001b4bcb277b0_0 .net "MemtoReg_o", 0 0, L_000001b4bcf42340;  alias, 1 drivers
v000001b4bced6910_0 .net "RegWrite_i", 0 0, v000001b4bced6230_0;  alias, 1 drivers
v000001b4bced7d10_0 .net "RegWrite_o", 0 0, L_000001b4bcf43140;  alias, 1 drivers
L_000001b4bcee6460 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b4bced7630_0 .net/2u *"_ivl_6", 1 0, L_000001b4bcee6460;  1 drivers
v000001b4bced7db0_0 .net *"_ivl_8", 0 0, L_000001b4bcf3ee20;  1 drivers
v000001b4bced64b0_0 .net "dest_reg", 4 0, L_000001b4bcf3fc80;  1 drivers
v000001b4bced73b0_0 .net "dest_reg_o", 4 0, L_000001b4bcf42960;  alias, 1 drivers
v000001b4bced65f0_0 .net "funct_i", 5 0, v000001b4bced6e10_0;  alias, 1 drivers
v000001b4bced7b30_0 .net "imm_i", 31 0, v000001b4bced7810_0;  alias, 1 drivers
v000001b4bced7450_0 .net "rd_addr_i", 4 0, v000001b4bced6a50_0;  alias, 1 drivers
v000001b4bced79f0_0 .net "rs_addr_i", 4 0, v000001b4bced7bd0_0;  alias, 1 drivers
v000001b4bced76d0_0 .net "rs_addr_o", 4 0, L_000001b4bcaddbb0;  alias, 1 drivers
v000001b4bced7270_0 .net "rs_data_i", 31 0, v000001b4bced7c70_0;  alias, 1 drivers
v000001b4bced6af0_0 .net "rt_addr_i", 4 0, v000001b4bced7e50_0;  alias, 1 drivers
v000001b4bced6190_0 .net "rt_addr_o", 4 0, L_000001b4bcf42810;  alias, 1 drivers
v000001b4bced6b90_0 .net "rt_data_i", 31 0, v000001b4bced6d70_0;  alias, 1 drivers
v000001b4bced7130_0 .net "rt_data_o", 31 0, L_000001b4bcf429d0;  alias, 1 drivers
v000001b4bced71d0_0 .var "rt_forwarded", 31 0;
E_000001b4bcb11690 .event anyedge, v000001b4bcb36e00_0, v000001b4bced65f0_0;
E_000001b4bcb11a90 .event anyedge, v000001b4bcb382a0_0, v000001b4bced6b90_0, v000001b4bcb367c0_0, v000001b4bcb383e0_0;
E_000001b4bcb11f90 .event anyedge, v000001b4bcb37ee0_0, v000001b4bced7270_0, v000001b4bcb367c0_0, v000001b4bcb383e0_0;
L_000001b4bcf3fb40 .functor MUXZ 32, v000001b4bced71d0_0, v000001b4bced7810_0, v000001b4bced7310_0, C4<>;
L_000001b4bcf3ee20 .cmp/eq 2, v000001b4bced6ff0_0, L_000001b4bcee6460;
L_000001b4bcf3fc80 .functor MUXZ 5, v000001b4bced7e50_0, v000001b4bced6a50_0, L_000001b4bcf3ee20, C4<>;
S_000001b4bcacca30 .scope module, "alu" "ALU" 5 115, 6 6 0, S_000001b4bcaf0ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
v000001b4bcb38340_0 .net "ALU_control", 3 0, v000001b4bcb37d00_0;  1 drivers
v000001b4bcb379e0_0 .var "result", 31 0;
v000001b4bcb373a0_0 .net "src1", 31 0, v000001b4bcb37e40_0;  1 drivers
v000001b4bcb380c0_0 .net "src2", 31 0, L_000001b4bcf3fb40;  alias, 1 drivers
E_000001b4bcb11950 .event anyedge, v000001b4bcb38340_0, v000001b4bcb373a0_0, v000001b4bcb380c0_0;
S_000001b4bcac6480 .scope module, "ID_EX_reg" "ID_EX" 3 180, 7 1 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ID_EX_Flush";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 2 "ALUOp_i";
    .port_info 8 /INPUT 1 "ALUSrc_i";
    .port_info 9 /INPUT 32 "rs_i";
    .port_info 10 /INPUT 32 "rt_i";
    .port_info 11 /INPUT 32 "imm_i";
    .port_info 12 /INPUT 6 "funct_i";
    .port_info 13 /INPUT 5 "rs_addr_i";
    .port_info 14 /INPUT 5 "rt_addr_i";
    .port_info 15 /INPUT 5 "rd_addr_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "rs_o";
    .port_info 23 /OUTPUT 32 "rt_o";
    .port_info 24 /OUTPUT 32 "imm_o";
    .port_info 25 /OUTPUT 6 "funct_o";
    .port_info 26 /OUTPUT 5 "rs_addr_o";
    .port_info 27 /OUTPUT 5 "rt_addr_o";
    .port_info 28 /OUTPUT 5 "rd_addr_o";
v000001b4bced7ef0_0 .net "ALUOp_i", 1 0, v000001b4bced8030_0;  alias, 1 drivers
v000001b4bced6ff0_0 .var "ALUOp_o", 1 0;
v000001b4bced6690_0 .net "ALUSrc_i", 0 0, v000001b4bced6370_0;  alias, 1 drivers
v000001b4bced7310_0 .var "ALUSrc_o", 0 0;
v000001b4bced7090_0 .net "ID_EX_Flush", 0 0, v000001b4bcee3b00_0;  alias, 1 drivers
v000001b4bced74f0_0 .net "MemRead_i", 0 0, v000001b4bced6eb0_0;  alias, 1 drivers
v000001b4bced6cd0_0 .var "MemRead_o", 0 0;
v000001b4bced7590_0 .net "MemWrite_i", 0 0, v000001b4bced9460_0;  alias, 1 drivers
v000001b4bced69b0_0 .var "MemWrite_o", 0 0;
v000001b4bced6730_0 .net "MemtoReg_i", 0 0, v000001b4bced8f60_0;  alias, 1 drivers
v000001b4bced7a90_0 .var "MemtoReg_o", 0 0;
v000001b4bced6870_0 .net "RegWrite_i", 0 0, v000001b4bced8ec0_0;  alias, 1 drivers
v000001b4bced6230_0 .var "RegWrite_o", 0 0;
v000001b4bced7770_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bced62d0_0 .net "funct_i", 5 0, L_000001b4bcb29a10;  alias, 1 drivers
v000001b4bced6e10_0 .var "funct_o", 5 0;
v000001b4bced6c30_0 .net "imm_i", 31 0, L_000001b4bcf400e0;  alias, 1 drivers
v000001b4bced7810_0 .var "imm_o", 31 0;
v000001b4bced6f50_0 .net "rd_addr_i", 4 0, L_000001b4bcaf1ea0;  alias, 1 drivers
v000001b4bced6a50_0 .var "rd_addr_o", 4 0;
v000001b4bced78b0_0 .net "rs_addr_i", 4 0, L_000001b4bcb297e0;  alias, 1 drivers
v000001b4bced7bd0_0 .var "rs_addr_o", 4 0;
v000001b4bced6550_0 .net "rs_i", 31 0, L_000001b4bcf3f5a0;  alias, 1 drivers
v000001b4bced7c70_0 .var "rs_o", 31 0;
v000001b4bced67d0_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
v000001b4bced7950_0 .net "rt_addr_i", 4 0, L_000001b4bcaf1730;  alias, 1 drivers
v000001b4bced7e50_0 .var "rt_addr_o", 4 0;
v000001b4bced7f90_0 .net "rt_i", 31 0, L_000001b4bcf3e880;  alias, 1 drivers
v000001b4bced6d70_0 .var "rt_o", 31 0;
S_000001b4bcaf09e0 .scope module, "ID_stage" "ID" 3 102, 8 11 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_plus4_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_WriteAddr_i";
    .port_info 6 /INPUT 32 "WB_WriteData_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 1 "MemWrite_o";
    .port_info 11 /OUTPUT 2 "ALUOp_o";
    .port_info 12 /OUTPUT 1 "ALUSrc_o";
    .port_info 13 /OUTPUT 32 "rs_data_o";
    .port_info 14 /OUTPUT 32 "rt_data_o";
    .port_info 15 /OUTPUT 32 "imm_o";
    .port_info 16 /OUTPUT 6 "funct_o";
    .port_info 17 /OUTPUT 5 "rs_addr_o";
    .port_info 18 /OUTPUT 5 "rt_addr_o";
    .port_info 19 /OUTPUT 5 "rd_addr_o";
    .port_info 20 /OUTPUT 1 "Branch_o";
    .port_info 21 /OUTPUT 1 "Zero_o";
    .port_info 22 /OUTPUT 32 "branch_target_o";
L_000001b4bcb29a10 .functor BUFZ 6, L_000001b4bcee43f0, C4<000000>, C4<000000>, C4<000000>;
L_000001b4bcb297e0 .functor BUFZ 5, L_000001b4bcee5070, C4<00000>, C4<00000>, C4<00000>;
L_000001b4bcaf1730 .functor BUFZ 5, L_000001b4bcee42b0, C4<00000>, C4<00000>, C4<00000>;
L_000001b4bcaf1ea0 .functor BUFZ 5, L_000001b4bcee5610, C4<00000>, C4<00000>, C4<00000>;
v000001b4bceda040_0 .net "ALUOp_o", 1 0, v000001b4bced8030_0;  alias, 1 drivers
v000001b4bced84c0_0 .net "ALUSrc_o", 0 0, v000001b4bced6370_0;  alias, 1 drivers
v000001b4bced8560_0 .net "Branch_o", 0 0, v000001b4bced6410_0;  alias, 1 drivers
v000001b4bced9780_0 .net "MemRead_o", 0 0, v000001b4bced6eb0_0;  alias, 1 drivers
v000001b4bced9820_0 .net "MemWrite_o", 0 0, v000001b4bced9460_0;  alias, 1 drivers
v000001b4bced87e0_0 .net "MemtoReg_o", 0 0, v000001b4bced8f60_0;  alias, 1 drivers
v000001b4bced98c0_0 .net "RegWrite_o", 0 0, v000001b4bced8ec0_0;  alias, 1 drivers
v000001b4bced8a60_0 .net "WB_RegWrite_i", 0 0, v000001b4bcedfb70_0;  alias, 1 drivers
v000001b4bced9960_0 .net "WB_WriteAddr_i", 4 0, v000001b4bcede6d0_0;  alias, 1 drivers
v000001b4bced8880_0 .net "WB_WriteData_i", 31 0, L_000001b4bcf3f780;  alias, 1 drivers
v000001b4bcedd2a0_0 .net "Zero_o", 0 0, L_000001b4bcf3e740;  alias, 1 drivers
v000001b4bceddc00_0 .net *"_ivl_14", 31 0, L_000001b4bcf3ef60;  1 drivers
v000001b4bceddac0_0 .net *"_ivl_16", 29 0, L_000001b4bcf3fdc0;  1 drivers
L_000001b4bcee6418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4bcedd340_0 .net *"_ivl_18", 1 0, L_000001b4bcee6418;  1 drivers
v000001b4bcedc580_0 .net "branch_target_o", 31 0, L_000001b4bcf3e7e0;  alias, 1 drivers
v000001b4bcedcbc0_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcedc4e0_0 .net "funct", 5 0, L_000001b4bcee43f0;  1 drivers
v000001b4bcedc8a0_0 .net "funct_o", 5 0, L_000001b4bcb29a10;  alias, 1 drivers
v000001b4bcedce40_0 .net "imm16", 15 0, L_000001b4bcee51b0;  1 drivers
v000001b4bcedd840_0 .net "imm_o", 31 0, L_000001b4bcf400e0;  alias, 1 drivers
v000001b4bcedc3a0_0 .net "instr_i", 31 0, v000001b4bcedc300_0;  alias, 1 drivers
v000001b4bceddb60_0 .net "opcode", 5 0, L_000001b4bcee4c10;  1 drivers
v000001b4bcedc440_0 .net "pc_plus4_i", 31 0, v000001b4bcedd3e0_0;  alias, 1 drivers
v000001b4bcedcf80_0 .net "rd", 4 0, L_000001b4bcee5610;  1 drivers
v000001b4bcedd020_0 .net "rd_addr_o", 4 0, L_000001b4bcaf1ea0;  alias, 1 drivers
v000001b4bcedde80_0 .net "rs", 4 0, L_000001b4bcee5070;  1 drivers
v000001b4bcedc260_0 .net "rs_addr_o", 4 0, L_000001b4bcb297e0;  alias, 1 drivers
v000001b4bcedc9e0_0 .net "rs_data_o", 31 0, L_000001b4bcf3f5a0;  alias, 1 drivers
v000001b4bceddca0_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
v000001b4bcedc620_0 .net "rt", 4 0, L_000001b4bcee42b0;  1 drivers
v000001b4bcedcda0_0 .net "rt_addr_o", 4 0, L_000001b4bcaf1730;  alias, 1 drivers
v000001b4bcedd160_0 .net "rt_data_o", 31 0, L_000001b4bcf3e880;  alias, 1 drivers
L_000001b4bcee4c10 .part v000001b4bcedc300_0, 26, 6;
L_000001b4bcee5070 .part v000001b4bcedc300_0, 21, 5;
L_000001b4bcee42b0 .part v000001b4bcedc300_0, 16, 5;
L_000001b4bcee5610 .part v000001b4bcedc300_0, 11, 5;
L_000001b4bcee43f0 .part v000001b4bcedc300_0, 0, 6;
L_000001b4bcee51b0 .part v000001b4bcedc300_0, 0, 16;
L_000001b4bcf3e740 .cmp/eq 32, L_000001b4bcf3f5a0, L_000001b4bcf3e880;
L_000001b4bcf3fdc0 .part L_000001b4bcf400e0, 0, 30;
L_000001b4bcf3ef60 .concat [ 2 30 0 0], L_000001b4bcee6418, L_000001b4bcf3fdc0;
L_000001b4bcf3e7e0 .arith/sum 32, v000001b4bcedd3e0_0, L_000001b4bcf3ef60;
S_000001b4bcae6b90 .scope module, "DEC" "Decoder" 8 58, 9 1 0, S_000001b4bcaf09e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 1 "MemtoReg_o";
    .port_info 3 /OUTPUT 1 "MemRead_o";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 1 "ALUSrc_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
v000001b4bced8030_0 .var "ALUOp_o", 1 0;
v000001b4bced6370_0 .var "ALUSrc_o", 0 0;
v000001b4bced6410_0 .var "Branch_o", 0 0;
v000001b4bced6eb0_0 .var "MemRead_o", 0 0;
v000001b4bced9460_0 .var "MemWrite_o", 0 0;
v000001b4bced8f60_0 .var "MemtoReg_o", 0 0;
v000001b4bced8ec0_0 .var "RegWrite_o", 0 0;
v000001b4bced9d20_0 .net "instr_op_i", 5 0, L_000001b4bcee4c10;  alias, 1 drivers
E_000001b4bcb11c90 .event anyedge, v000001b4bced9d20_0;
S_000001b4bcae6d20 .scope module, "RF" "Reg_File" 8 72, 10 1 0, S_000001b4bcaf09e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /OUTPUT 32 "RSdata_o";
    .port_info 5 /OUTPUT 32 "RTdata_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 32 "RDdata_i";
    .port_info 8 /INPUT 1 "RegWrite_i";
L_000001b4bcb29000 .functor AND 1, v000001b4bcedfb70_0, L_000001b4bcee56b0, C4<1>, C4<1>;
L_000001b4bcb29230 .functor AND 1, L_000001b4bcb29000, L_000001b4bcf3fd20, C4<1>, C4<1>;
L_000001b4bcb29690 .functor AND 1, v000001b4bcedfb70_0, L_000001b4bcf3ece0, C4<1>, C4<1>;
L_000001b4bcb29460 .functor AND 1, L_000001b4bcb29690, L_000001b4bcf3e600, C4<1>, C4<1>;
v000001b4bced9dc0_0 .net "RDaddr_i", 4 0, v000001b4bcede6d0_0;  alias, 1 drivers
v000001b4bced9000_0 .net "RDdata_i", 31 0, L_000001b4bcf3f780;  alias, 1 drivers
v000001b4bced8600_0 .net "RSaddr_i", 4 0, L_000001b4bcee5070;  alias, 1 drivers
v000001b4bced8740_0 .net "RSdata_o", 31 0, L_000001b4bcf3f5a0;  alias, 1 drivers
v000001b4bced8c40_0 .net "RTaddr_i", 4 0, L_000001b4bcee42b0;  alias, 1 drivers
v000001b4bced89c0_0 .net "RTdata_o", 31 0, L_000001b4bcf3e880;  alias, 1 drivers
v000001b4bced9e60_0 .net "RegWrite_i", 0 0, v000001b4bcedfb70_0;  alias, 1 drivers
v000001b4bced8ce0_0 .net *"_ivl_0", 0 0, L_000001b4bcee56b0;  1 drivers
v000001b4bced8b00_0 .net *"_ivl_10", 0 0, L_000001b4bcf3fd20;  1 drivers
v000001b4bced81a0_0 .net *"_ivl_13", 0 0, L_000001b4bcb29230;  1 drivers
v000001b4bced82e0_0 .net *"_ivl_14", 31 0, L_000001b4bcf3f6e0;  1 drivers
v000001b4bced95a0_0 .net *"_ivl_16", 6 0, L_000001b4bcf3ffa0;  1 drivers
L_000001b4bcee62f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4bced9be0_0 .net *"_ivl_19", 1 0, L_000001b4bcee62f8;  1 drivers
v000001b4bced90a0_0 .net *"_ivl_22", 0 0, L_000001b4bcf3ece0;  1 drivers
v000001b4bced9140_0 .net *"_ivl_25", 0 0, L_000001b4bcb29690;  1 drivers
v000001b4bced8d80_0 .net *"_ivl_26", 31 0, L_000001b4bcf3ed80;  1 drivers
L_000001b4bcee6340 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4bced8420_0 .net *"_ivl_29", 26 0, L_000001b4bcee6340;  1 drivers
v000001b4bced9b40_0 .net *"_ivl_3", 0 0, L_000001b4bcb29000;  1 drivers
L_000001b4bcee6388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4bced9aa0_0 .net/2u *"_ivl_30", 31 0, L_000001b4bcee6388;  1 drivers
v000001b4bced8920_0 .net *"_ivl_32", 0 0, L_000001b4bcf3e600;  1 drivers
v000001b4bced8e20_0 .net *"_ivl_35", 0 0, L_000001b4bcb29460;  1 drivers
v000001b4bced91e0_0 .net *"_ivl_36", 31 0, L_000001b4bcf3e420;  1 drivers
v000001b4bced9280_0 .net *"_ivl_38", 6 0, L_000001b4bcf3e6a0;  1 drivers
v000001b4bced93c0_0 .net *"_ivl_4", 31 0, L_000001b4bcf3eec0;  1 drivers
L_000001b4bcee63d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4bced9320_0 .net *"_ivl_41", 1 0, L_000001b4bcee63d0;  1 drivers
L_000001b4bcee6268 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4bced9f00_0 .net *"_ivl_7", 26 0, L_000001b4bcee6268;  1 drivers
L_000001b4bcee62b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4bced9500_0 .net/2u *"_ivl_8", 31 0, L_000001b4bcee62b0;  1 drivers
v000001b4bced86a0_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bced9640_0 .var/i "i", 31 0;
v000001b4bced96e0 .array "registers", 31 0, 31 0;
v000001b4bced9c80_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
L_000001b4bcee56b0 .cmp/eq 5, L_000001b4bcee5070, v000001b4bcede6d0_0;
L_000001b4bcf3eec0 .concat [ 5 27 0 0], v000001b4bcede6d0_0, L_000001b4bcee6268;
L_000001b4bcf3fd20 .cmp/ne 32, L_000001b4bcf3eec0, L_000001b4bcee62b0;
L_000001b4bcf3f6e0 .array/port v000001b4bced96e0, L_000001b4bcf3ffa0;
L_000001b4bcf3ffa0 .concat [ 5 2 0 0], L_000001b4bcee5070, L_000001b4bcee62f8;
L_000001b4bcf3f5a0 .functor MUXZ 32, L_000001b4bcf3f6e0, L_000001b4bcf3f780, L_000001b4bcb29230, C4<>;
L_000001b4bcf3ece0 .cmp/eq 5, L_000001b4bcee42b0, v000001b4bcede6d0_0;
L_000001b4bcf3ed80 .concat [ 5 27 0 0], v000001b4bcede6d0_0, L_000001b4bcee6340;
L_000001b4bcf3e600 .cmp/ne 32, L_000001b4bcf3ed80, L_000001b4bcee6388;
L_000001b4bcf3e420 .array/port v000001b4bced96e0, L_000001b4bcf3e6a0;
L_000001b4bcf3e6a0 .concat [ 5 2 0 0], L_000001b4bcee42b0, L_000001b4bcee63d0;
L_000001b4bcf3e880 .functor MUXZ 32, L_000001b4bcf3e420, L_000001b4bcf3f780, L_000001b4bcb29460, C4<>;
S_000001b4bcaa6f90 .scope module, "SE" "Sign_Extend" 8 92, 11 1 0, S_000001b4bcaf09e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001b4bced8240_0 .net *"_ivl_1", 0 0, L_000001b4bcf3fbe0;  1 drivers
v000001b4bced8380_0 .net *"_ivl_2", 15 0, L_000001b4bcf3e4c0;  1 drivers
v000001b4bced9fa0_0 .net "data_i", 15 0, L_000001b4bcee51b0;  alias, 1 drivers
v000001b4bced8ba0_0 .net "data_o", 31 0, L_000001b4bcf400e0;  alias, 1 drivers
L_000001b4bcf3fbe0 .part L_000001b4bcee51b0, 15, 1;
LS_000001b4bcf3e4c0_0_0 .concat [ 1 1 1 1], L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0;
LS_000001b4bcf3e4c0_0_4 .concat [ 1 1 1 1], L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0;
LS_000001b4bcf3e4c0_0_8 .concat [ 1 1 1 1], L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0;
LS_000001b4bcf3e4c0_0_12 .concat [ 1 1 1 1], L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0, L_000001b4bcf3fbe0;
L_000001b4bcf3e4c0 .concat [ 4 4 4 4], LS_000001b4bcf3e4c0_0_0, LS_000001b4bcf3e4c0_0_4, LS_000001b4bcf3e4c0_0_8, LS_000001b4bcf3e4c0_0_12;
L_000001b4bcf400e0 .concat [ 16 16 0 0], L_000001b4bcee51b0, L_000001b4bcf3e4c0;
S_000001b4bcaa7120 .scope module, "IF_ID_reg" "IF_ID" 3 73, 12 1 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IF_ID_Write";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "instr_o";
    .port_info 6 /OUTPUT 32 "pc_o";
v000001b4bceddf20_0 .net "IF_ID_Write", 0 0, v000001b4bcee3380_0;  alias, 1 drivers
v000001b4bceddd40_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcedc800_0 .net "instr_i", 31 0, L_000001b4bcb29150;  alias, 1 drivers
v000001b4bcedc300_0 .var "instr_o", 31 0;
v000001b4bceddfc0_0 .net "pc_i", 31 0, L_000001b4bcee5570;  alias, 1 drivers
v000001b4bcedd3e0_0 .var "pc_o", 31 0;
v000001b4bcedc760_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
S_000001b4bca9eb50 .scope module, "IF_stage" "IF" 3 51, 13 10 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "Branch_i";
    .port_info 4 /INPUT 1 "Zero_i";
    .port_info 5 /INPUT 32 "branch_target_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_o";
    .port_info 8 /OUTPUT 1 "branch_taken_o";
L_000001b4bcb295b0 .functor AND 1, v000001b4bced6410_0, L_000001b4bcf3e740, C4<1>, C4<1>;
L_000001b4bcb299a0 .functor BUFZ 1, L_000001b4bcb295b0, C4<0>, C4<0>, C4<0>;
v000001b4bcedcb20_0 .net "Branch_i", 0 0, v000001b4bced6410_0;  alias, 1 drivers
v000001b4bcedc1c0_0 .net "PC_Write", 0 0, v000001b4bcee3880_0;  alias, 1 drivers
v000001b4bcedd0c0_0 .net "Zero_i", 0 0, L_000001b4bcf3e740;  alias, 1 drivers
L_000001b4bcee6220 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b4bcedd5c0_0 .net/2u *"_ivl_10", 31 0, L_000001b4bcee6220;  1 drivers
L_000001b4bcee61d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b4bcedd660_0 .net/2u *"_ivl_4", 31 0, L_000001b4bcee61d8;  1 drivers
v000001b4bcedd7a0_0 .net *"_ivl_6", 31 0, L_000001b4bcee5430;  1 drivers
v000001b4bcedcc60_0 .net "branch_taken", 0 0, L_000001b4bcb295b0;  1 drivers
v000001b4bcedc940_0 .net "branch_taken_o", 0 0, L_000001b4bcb299a0;  alias, 1 drivers
v000001b4bcedd980_0 .net "branch_target_i", 31 0, L_000001b4bcf3e7e0;  alias, 1 drivers
v000001b4bcede060_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcedd8e0_0 .net "instr_o", 31 0, L_000001b4bcb29150;  alias, 1 drivers
v000001b4bcedc6c0_0 .net "pc_next", 31 0, L_000001b4bcee4ad0;  1 drivers
v000001b4bcedca80_0 .net "pc_plus4_o", 31 0, L_000001b4bcee5570;  alias, 1 drivers
v000001b4bcedcd00_0 .var "pc_reg", 31 0;
v000001b4bcedd200_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
L_000001b4bcee5430 .arith/sum 32, v000001b4bcedcd00_0, L_000001b4bcee61d8;
L_000001b4bcee4ad0 .functor MUXZ 32, L_000001b4bcee5430, L_000001b4bcf3e7e0, L_000001b4bcb295b0, C4<>;
L_000001b4bcee5570 .arith/sum 32, v000001b4bcedcd00_0, L_000001b4bcee6220;
S_000001b4bca9ece0 .scope module, "IMEM" "Instr_Memory" 13 55, 14 1 0, S_000001b4bca9eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001b4bcb29150 .functor BUFZ 32, L_000001b4bcee4b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4bcedd480_0 .net *"_ivl_0", 31 0, L_000001b4bcee4b70;  1 drivers
v000001b4bcedd520_0 .net *"_ivl_3", 29 0, L_000001b4bcee5110;  1 drivers
v000001b4bcedcee0_0 .net "addr_i", 31 0, v000001b4bcedcd00_0;  1 drivers
v000001b4bcedda20_0 .net "instr_o", 31 0, L_000001b4bcb29150;  alias, 1 drivers
v000001b4bcedd700 .array "memory", 255 0, 31 0;
L_000001b4bcee4b70 .array/port v000001b4bcedd700, L_000001b4bcee5110;
L_000001b4bcee5110 .part v000001b4bcedcd00_0, 2, 30;
S_000001b4bcabc360 .scope module, "MEM_WB_reg" "MEM_WB" 3 349, 15 1 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "read_data_i";
    .port_info 5 /INPUT 32 "ALU_i";
    .port_info 6 /INPUT 5 "rd_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "read_data_o";
    .port_info 10 /OUTPUT 32 "ALU_o";
    .port_info 11 /OUTPUT 5 "rd_o";
v000001b4bcedfd50_0 .net "ALU_i", 31 0, L_000001b4bcf42b90;  alias, 1 drivers
v000001b4bcede9f0_0 .var "ALU_o", 31 0;
v000001b4bcedec70_0 .net "MemtoReg_i", 0 0, L_000001b4bcf42500;  alias, 1 drivers
v000001b4bcedfdf0_0 .var "MemtoReg_o", 0 0;
v000001b4bcedf990_0 .net "RegWrite_i", 0 0, L_000001b4bcf42b20;  alias, 1 drivers
v000001b4bcedfb70_0 .var "RegWrite_o", 0 0;
v000001b4bcedff30_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcede810_0 .net "rd_i", 4 0, L_000001b4bcf422d0;  alias, 1 drivers
v000001b4bcede6d0_0 .var "rd_o", 4 0;
v000001b4bcede3b0_0 .net "read_data_i", 31 0, L_000001b4bcf3fe60;  alias, 1 drivers
v000001b4bcedf710_0 .var "read_data_o", 31 0;
v000001b4bcede770_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
S_000001b4bcabc4f0 .scope module, "MEM_stage" "MEM" 3 321, 16 9 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_result_i";
    .port_info 7 /INPUT 32 "rt_data_i";
    .port_info 8 /INPUT 5 "dest_reg_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 32 "read_data_o";
    .port_info 12 /OUTPUT 32 "ALU_result_o";
    .port_info 13 /OUTPUT 5 "dest_reg_o";
L_000001b4bcf42b20 .functor BUFZ 1, v000001b4bcb37080_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf42500 .functor BUFZ 1, v000001b4bcb38020_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf42b90 .functor BUFZ 32, v000001b4bcb367c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b4bcf422d0 .functor BUFZ 5, v000001b4bcb374e0_0, C4<00000>, C4<00000>, C4<00000>;
v000001b4bcede450_0 .net "ALU_result_i", 31 0, v000001b4bcb367c0_0;  alias, 1 drivers
v000001b4bcedfcb0_0 .net "ALU_result_o", 31 0, L_000001b4bcf42b90;  alias, 1 drivers
v000001b4bcedf210_0 .net "MemRead_i", 0 0, v000001b4bcb37800_0;  alias, 1 drivers
v000001b4bcedfe90_0 .net "MemWrite_i", 0 0, v000001b4bcb365e0_0;  alias, 1 drivers
v000001b4bcedf3f0_0 .net "MemtoReg_i", 0 0, v000001b4bcb38020_0;  alias, 1 drivers
v000001b4bcedf670_0 .net "MemtoReg_o", 0 0, L_000001b4bcf42500;  alias, 1 drivers
v000001b4bcedf530_0 .net "RegWrite_i", 0 0, v000001b4bcb37080_0;  alias, 1 drivers
v000001b4bcedf490_0 .net "RegWrite_o", 0 0, L_000001b4bcf42b20;  alias, 1 drivers
v000001b4bcede8b0_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcedf8f0_0 .net "dest_reg_i", 4 0, v000001b4bcb374e0_0;  alias, 1 drivers
v000001b4bcedf030_0 .net "dest_reg_o", 4 0, L_000001b4bcf422d0;  alias, 1 drivers
v000001b4bcedf350_0 .net "read_data_o", 31 0, L_000001b4bcf3fe60;  alias, 1 drivers
v000001b4bceded10_0 .net "rst", 0 0, v000001b4bcee5930_0;  alias, 1 drivers
v000001b4bcedef90_0 .net "rt_data_i", 31 0, v000001b4bcb36860_0;  alias, 1 drivers
S_000001b4bcaa83b0 .scope module, "DMEM" "DataMemory" 16 34, 17 5 0, S_000001b4bcabc4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead_i";
    .port_info 2 /INPUT 1 "MemWrite_i";
    .port_info 3 /INPUT 32 "addr_i";
    .port_info 4 /INPUT 32 "write_data_i";
    .port_info 5 /OUTPUT 32 "read_data_o";
v000001b4bcedf7b0_0 .net "MemRead_i", 0 0, v000001b4bcb37800_0;  alias, 1 drivers
v000001b4bcededb0_0 .net "MemWrite_i", 0 0, v000001b4bcb365e0_0;  alias, 1 drivers
v000001b4bcedee50_0 .net *"_ivl_0", 31 0, L_000001b4bcf3f8c0;  1 drivers
v000001b4bcedf850_0 .net *"_ivl_3", 29 0, L_000001b4bcf3f280;  1 drivers
L_000001b4bcee64a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4bcedf2b0_0 .net/2u *"_ivl_4", 31 0, L_000001b4bcee64a8;  1 drivers
v000001b4bcede1d0_0 .net "addr_i", 31 0, v000001b4bcb367c0_0;  alias, 1 drivers
v000001b4bcedfa30_0 .net "clk", 0 0, v000001b4bcee4a30_0;  alias, 1 drivers
v000001b4bcede310 .array "memory", 255 0, 31 0;
v000001b4bcedeef0_0 .net "read_data_o", 31 0, L_000001b4bcf3fe60;  alias, 1 drivers
v000001b4bcedfc10_0 .net "write_data_i", 31 0, v000001b4bcb36860_0;  alias, 1 drivers
E_000001b4bcb11b10 .event posedge, v000001b4bcb38200_0;
L_000001b4bcf3f8c0 .array/port v000001b4bcede310, L_000001b4bcf3f280;
L_000001b4bcf3f280 .part v000001b4bcb367c0_0, 2, 30;
L_000001b4bcf3fe60 .functor MUXZ 32, L_000001b4bcee64a8, L_000001b4bcf3f8c0, v000001b4bcb37800_0, C4<>;
S_000001b4bcaa8540 .scope module, "WB_stage" "WB" 3 373, 18 8 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /INPUT 1 "MemtoReg_i";
    .port_info 2 /INPUT 32 "read_data_i";
    .port_info 3 /INPUT 32 "ALU_result_i";
    .port_info 4 /INPUT 5 "dest_reg_i";
    .port_info 5 /OUTPUT 1 "WB_RegWrite_o";
    .port_info 6 /OUTPUT 5 "WB_WriteAddr_o";
    .port_info 7 /OUTPUT 32 "WB_WriteData_o";
L_000001b4bcf43060 .functor BUFZ 1, v000001b4bcedfb70_0, C4<0>, C4<0>, C4<0>;
L_000001b4bcf428f0 .functor BUFZ 5, v000001b4bcede6d0_0, C4<00000>, C4<00000>, C4<00000>;
v000001b4bcedfad0_0 .net "ALU_result_i", 31 0, v000001b4bcede9f0_0;  alias, 1 drivers
v000001b4bcedf0d0_0 .net "MemtoReg_i", 0 0, v000001b4bcedfdf0_0;  alias, 1 drivers
v000001b4bcedf170_0 .net "RegWrite_i", 0 0, v000001b4bcedfb70_0;  alias, 1 drivers
v000001b4bcede950_0 .net "WB_RegWrite_o", 0 0, L_000001b4bcf43060;  alias, 1 drivers
v000001b4bcede270_0 .net "WB_WriteAddr_o", 4 0, L_000001b4bcf428f0;  alias, 1 drivers
v000001b4bcedffd0_0 .net "WB_WriteData_o", 31 0, L_000001b4bcf3f780;  alias, 1 drivers
v000001b4bcede590_0 .net "dest_reg_i", 4 0, v000001b4bcede6d0_0;  alias, 1 drivers
v000001b4bcee0070_0 .net "read_data_i", 31 0, v000001b4bcedf710_0;  alias, 1 drivers
L_000001b4bcf3f780 .functor MUXZ 32, v000001b4bcede9f0_0, v000001b4bcedf710_0, v000001b4bcedfdf0_0, C4<>;
S_000001b4bcee1380 .scope module, "forward" "Forwarding_Unit" 3 224, 19 5 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_EX_rs";
    .port_info 1 /INPUT 5 "ID_EX_rt";
    .port_info 2 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 3 /INPUT 5 "EX_MEM_rd";
    .port_info 4 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 5 /INPUT 5 "MEM_WB_rd";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001b4bcede4f0_0 .net "EX_MEM_RegWrite", 0 0, v000001b4bcb37080_0;  alias, 1 drivers
v000001b4bcedea90_0 .net "EX_MEM_rd", 4 0, v000001b4bcb374e0_0;  alias, 1 drivers
v000001b4bcedeb30_0 .var "ForwardA", 1 0;
v000001b4bcedf5d0_0 .var "ForwardB", 1 0;
v000001b4bcede630_0 .net "ID_EX_rs", 4 0, v000001b4bced7bd0_0;  alias, 1 drivers
v000001b4bcedebd0_0 .net "ID_EX_rt", 4 0, v000001b4bced7e50_0;  alias, 1 drivers
v000001b4bcee37e0_0 .net "MEM_WB_RegWrite", 0 0, v000001b4bcedfb70_0;  alias, 1 drivers
v000001b4bcee32e0_0 .net "MEM_WB_rd", 4 0, v000001b4bcede6d0_0;  alias, 1 drivers
E_000001b4bcb11190/0 .event anyedge, v000001b4bcb37080_0, v000001b4bcb374e0_0, v000001b4bced79f0_0, v000001b4bced9e60_0;
E_000001b4bcb11190/1 .event anyedge, v000001b4bced9dc0_0, v000001b4bced6af0_0;
E_000001b4bcb11190 .event/or E_000001b4bcb11190/0, E_000001b4bcb11190/1;
S_000001b4bcee1e70 .scope module, "hazard" "Hazard_Detection_Unit" 3 138, 20 5 0, S_000001b4bcb3e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ID_EX_MemRead";
    .port_info 1 /INPUT 5 "ID_EX_rt";
    .port_info 2 /INPUT 5 "IF_ID_rs";
    .port_info 3 /INPUT 5 "IF_ID_rt";
    .port_info 4 /OUTPUT 1 "PC_Write";
    .port_info 5 /OUTPUT 1 "IF_ID_Write";
    .port_info 6 /OUTPUT 1 "ID_EX_Flush";
    .port_info 7 /INPUT 1 "IF_ID_isBranch";
    .port_info 8 /INPUT 1 "ID_EX_RegWrite";
    .port_info 9 /INPUT 5 "ID_EX_writeReg";
    .port_info 10 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 11 /INPUT 5 "EX_MEM_writeReg";
    .port_info 12 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 13 /INPUT 5 "MEM_WB_writeReg";
v000001b4bcee2a20_0 .net "EX_MEM_RegWrite", 0 0, v000001b4bcb37080_0;  alias, 1 drivers
v000001b4bcee3ba0_0 .net "EX_MEM_writeReg", 4 0, v000001b4bcb374e0_0;  alias, 1 drivers
v000001b4bcee3b00_0 .var "ID_EX_Flush", 0 0;
v000001b4bcee27a0_0 .net "ID_EX_MemRead", 0 0, v000001b4bced6cd0_0;  alias, 1 drivers
v000001b4bcee3c40_0 .net "ID_EX_RegWrite", 0 0, v000001b4bced6230_0;  alias, 1 drivers
v000001b4bcee2840_0 .net "ID_EX_rt", 4 0, v000001b4bced7e50_0;  alias, 1 drivers
v000001b4bcee40a0_0 .net "ID_EX_writeReg", 4 0, v000001b4bced7e50_0;  alias, 1 drivers
v000001b4bcee3380_0 .var "IF_ID_Write", 0 0;
v000001b4bcee3740_0 .net "IF_ID_isBranch", 0 0, L_000001b4bcb299a0;  alias, 1 drivers
v000001b4bcee3f60_0 .net "IF_ID_rs", 4 0, L_000001b4bcb297e0;  alias, 1 drivers
v000001b4bcee36a0_0 .net "IF_ID_rt", 4 0, L_000001b4bcaf1730;  alias, 1 drivers
v000001b4bcee3420_0 .net "MEM_WB_RegWrite", 0 0, v000001b4bcedfb70_0;  alias, 1 drivers
v000001b4bcee2980_0 .net "MEM_WB_writeReg", 4 0, v000001b4bcede6d0_0;  alias, 1 drivers
v000001b4bcee3880_0 .var "PC_Write", 0 0;
E_000001b4bcb119d0/0 .event anyedge, v000001b4bcb36c20_0, v000001b4bced6af0_0, v000001b4bced78b0_0, v000001b4bced7950_0;
E_000001b4bcb119d0/1 .event anyedge, v000001b4bcedc940_0, v000001b4bced6910_0, v000001b4bced6af0_0, v000001b4bcb37080_0;
E_000001b4bcb119d0/2 .event anyedge, v000001b4bcb374e0_0, v000001b4bced9e60_0, v000001b4bced9dc0_0;
E_000001b4bcb119d0 .event/or E_000001b4bcb119d0/0, E_000001b4bcb119d0/1, E_000001b4bcb119d0/2;
    .scope S_000001b4bca9ece0;
T_0 ;
    %vpi_call 14 16 "$readmemb", "instruction3.txt", v000001b4bcedd700 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001b4bca9eb50;
T_1 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bcedd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcedcd00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b4bcedc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001b4bcedc6c0_0;
    %assign/vec4 v000001b4bcedcd00_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b4bcaa7120;
T_2 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bcedc760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcedc300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcedd3e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b4bceddf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001b4bcedc800_0;
    %assign/vec4 v000001b4bcedc300_0, 0;
    %load/vec4 v000001b4bceddfc0_0;
    %assign/vec4 v000001b4bcedd3e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b4bcae6b90;
T_3 ;
    %wait E_000001b4bcb11c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced8f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced6eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced6370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bced8030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced6410_0, 0, 1;
    %load/vec4 v000001b4bced9d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bced6370_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b4bced8030_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced8ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced8f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced6eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced6370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bced8030_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced9460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced6370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bced8030_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced8ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced6370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bced8030_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bced6410_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b4bcae6d20;
T_4 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bced9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4bced9640_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b4bced9640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b4bced9640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4bced96e0, 0, 4;
    %load/vec4 v000001b4bced9640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4bced9640_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b4bced9e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000001b4bced9dc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b4bced9000_0;
    %load/vec4 v000001b4bced9dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4bced96e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b4bcee1e70;
T_5 ;
    %wait E_000001b4bcb119d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3b00_0, 0, 1;
    %load/vec4 v000001b4bcee27a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b4bcee2840_0;
    %load/vec4 v000001b4bcee3f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.3, 4;
    %load/vec4 v000001b4bcee2840_0;
    %load/vec4 v000001b4bcee36a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.3;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3b00_0, 0, 1;
T_5.0 ;
    %load/vec4 v000001b4bcee3740_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.8, 11;
    %load/vec4 v000001b4bcee3c40_0;
    %and;
T_5.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v000001b4bcee40a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001b4bcee40a0_0;
    %load/vec4 v000001b4bcee3f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.9, 4;
    %load/vec4 v000001b4bcee40a0_0;
    %load/vec4 v000001b4bcee36a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.9;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3b00_0, 0, 1;
T_5.4 ;
    %load/vec4 v000001b4bcee3740_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.14, 11;
    %load/vec4 v000001b4bcee2a20_0;
    %and;
T_5.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v000001b4bcee3ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v000001b4bcee3ba0_0;
    %load/vec4 v000001b4bcee3f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.15, 4;
    %load/vec4 v000001b4bcee3ba0_0;
    %load/vec4 v000001b4bcee36a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.15;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3b00_0, 0, 1;
T_5.10 ;
    %load/vec4 v000001b4bcee3740_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.20, 11;
    %load/vec4 v000001b4bcee3420_0;
    %and;
T_5.20;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.19, 10;
    %load/vec4 v000001b4bcee2980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.18, 9;
    %load/vec4 v000001b4bcee2980_0;
    %load/vec4 v000001b4bcee3f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.21, 4;
    %load/vec4 v000001b4bcee2980_0;
    %load/vec4 v000001b4bcee36a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.21;
    %and;
T_5.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee3b00_0, 0, 1;
T_5.16 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b4bcac6480;
T_6 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bced67d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v000001b4bced7090_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001b4bced69b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4bced6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4bced7a90_0, 0;
    %assign/vec4 v000001b4bced6230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4bced6ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4bced7310_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b4bced6e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bced7c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bced6d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bced7810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b4bced7bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b4bced7e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b4bced6a50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b4bced6870_0;
    %assign/vec4 v000001b4bced6230_0, 0;
    %load/vec4 v000001b4bced6730_0;
    %assign/vec4 v000001b4bced7a90_0, 0;
    %load/vec4 v000001b4bced74f0_0;
    %assign/vec4 v000001b4bced6cd0_0, 0;
    %load/vec4 v000001b4bced7590_0;
    %assign/vec4 v000001b4bced69b0_0, 0;
    %load/vec4 v000001b4bced7ef0_0;
    %assign/vec4 v000001b4bced6ff0_0, 0;
    %load/vec4 v000001b4bced6690_0;
    %assign/vec4 v000001b4bced7310_0, 0;
    %load/vec4 v000001b4bced62d0_0;
    %assign/vec4 v000001b4bced6e10_0, 0;
    %load/vec4 v000001b4bced6550_0;
    %assign/vec4 v000001b4bced7c70_0, 0;
    %load/vec4 v000001b4bced7f90_0;
    %assign/vec4 v000001b4bced6d70_0, 0;
    %load/vec4 v000001b4bced6c30_0;
    %assign/vec4 v000001b4bced7810_0, 0;
    %load/vec4 v000001b4bced78b0_0;
    %assign/vec4 v000001b4bced7bd0_0, 0;
    %load/vec4 v000001b4bced7950_0;
    %assign/vec4 v000001b4bced7e50_0, 0;
    %load/vec4 v000001b4bced6f50_0;
    %assign/vec4 v000001b4bced6a50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b4bcee1380;
T_7 ;
    %wait E_000001b4bcb11190;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bcedeb30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4bcedf5d0_0, 0, 2;
    %load/vec4 v000001b4bcede4f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000001b4bcedea90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001b4bcedea90_0;
    %load/vec4 v000001b4bcede630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b4bcedeb30_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b4bcee37e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v000001b4bcee32e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001b4bcee32e0_0;
    %load/vec4 v000001b4bcede630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b4bcedeb30_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %load/vec4 v000001b4bcede4f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v000001b4bcedea90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v000001b4bcedea90_0;
    %load/vec4 v000001b4bcedebd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b4bcedf5d0_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001b4bcee37e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v000001b4bcee32e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000001b4bcee32e0_0;
    %load/vec4 v000001b4bcedebd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b4bcedf5d0_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b4bcacca30;
T_8 ;
    %wait E_000001b4bcb11950;
    %load/vec4 v000001b4bcb38340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000001b4bcb373a0_0;
    %load/vec4 v000001b4bcb380c0_0;
    %and;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001b4bcb373a0_0;
    %load/vec4 v000001b4bcb380c0_0;
    %or;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001b4bcb373a0_0;
    %load/vec4 v000001b4bcb380c0_0;
    %add;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001b4bcb373a0_0;
    %load/vec4 v000001b4bcb380c0_0;
    %sub;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001b4bcb373a0_0;
    %load/vec4 v000001b4bcb380c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v000001b4bcb379e0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b4bcaf0ee0;
T_9 ;
    %wait E_000001b4bcb11f90;
    %load/vec4 v000001b4bcb37ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v000001b4bced7270_0;
    %store/vec4 v000001b4bcb37e40_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001b4bced7270_0;
    %store/vec4 v000001b4bcb37e40_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001b4bcb37b20_0;
    %store/vec4 v000001b4bcb37e40_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001b4bcb383e0_0;
    %store/vec4 v000001b4bcb37e40_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b4bcaf0ee0;
T_10 ;
    %wait E_000001b4bcb11a90;
    %load/vec4 v000001b4bcb382a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v000001b4bced6b90_0;
    %store/vec4 v000001b4bced71d0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001b4bced6b90_0;
    %store/vec4 v000001b4bced71d0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001b4bcb37b20_0;
    %store/vec4 v000001b4bced71d0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001b4bcb383e0_0;
    %store/vec4 v000001b4bced71d0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b4bcaf0ee0;
T_11 ;
    %wait E_000001b4bcb11690;
    %load/vec4 v000001b4bcb36e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000001b4bced65f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b4bcb37d00_0, 0, 4;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b4bcb3e1f0;
T_12 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bcb37120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001b4bcb365e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4bcb37800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4bcb38020_0, 0;
    %assign/vec4 v000001b4bcb37080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcb367c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcb36860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b4bcb374e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b4bcb36720_0;
    %assign/vec4 v000001b4bcb37080_0, 0;
    %load/vec4 v000001b4bcb36cc0_0;
    %assign/vec4 v000001b4bcb38020_0, 0;
    %load/vec4 v000001b4bcb37f80_0;
    %assign/vec4 v000001b4bcb37800_0, 0;
    %load/vec4 v000001b4bcb36b80_0;
    %assign/vec4 v000001b4bcb365e0_0, 0;
    %load/vec4 v000001b4bcb36f40_0;
    %assign/vec4 v000001b4bcb367c0_0, 0;
    %load/vec4 v000001b4bcb371c0_0;
    %assign/vec4 v000001b4bcb36860_0, 0;
    %load/vec4 v000001b4bcb37940_0;
    %assign/vec4 v000001b4bcb374e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b4bcaa83b0;
T_13 ;
    %wait E_000001b4bcb11b10;
    %load/vec4 v000001b4bcededb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001b4bcedfc10_0;
    %load/vec4 v000001b4bcede1d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4bcede310, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b4bcabc360;
T_14 ;
    %wait E_000001b4bcb11110;
    %load/vec4 v000001b4bcede770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4bcedfb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4bcedfdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcedf710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4bcede9f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b4bcede6d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001b4bcedf990_0;
    %assign/vec4 v000001b4bcedfb70_0, 0;
    %load/vec4 v000001b4bcedec70_0;
    %assign/vec4 v000001b4bcedfdf0_0, 0;
    %load/vec4 v000001b4bcede3b0_0;
    %assign/vec4 v000001b4bcedf710_0, 0;
    %load/vec4 v000001b4bcedfd50_0;
    %assign/vec4 v000001b4bcede9f0_0, 0;
    %load/vec4 v000001b4bcede810_0;
    %assign/vec4 v000001b4bcede6d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001b4bcb258d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee4a30_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v000001b4bcee4a30_0;
    %inv;
    %store/vec4 v000001b4bcee4a30_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_000001b4bcb258d0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4bcee5930_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4bcee5930_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001b4bcb258d0;
T_17 ;
    %vpi_call 2 29 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b4bcb258d0 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 35 "$display", "=== Simulation Finished ===" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top_module.v";
    "./EX/EX_MEM.v";
    "./EX/EX.v";
    "./EX/ALU.v";
    "./ID/ID_EX.v";
    "./ID/ID.v";
    "./ID/decoder.v";
    "./ID/reg_file.v";
    "./ID/sign_extend.v";
    "./IF/IF_ID.v";
    "./IF/IF.v";
    "./IF/instruction_memory.v";
    "./MEM/MEM_WB.v";
    "./MEM/MEM.v";
    "./MEM/data_memory.v";
    "./WB/WB.v";
    "./common/forwarding_unit.v";
    "./common/hazard_detection_unit.v";
