<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\impl\gwsynthesis\arduino_io_4b_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 24 04:58:38 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4671</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3321</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>100.035(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.003</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.962</td>
</tr>
<tr>
<td>2</td>
<td>0.083</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.882</td>
</tr>
<tr>
<td>3</td>
<td>0.083</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.882</td>
</tr>
<tr>
<td>4</td>
<td>0.170</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.795</td>
</tr>
<tr>
<td>5</td>
<td>0.170</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.795</td>
</tr>
<tr>
<td>6</td>
<td>0.216</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.749</td>
</tr>
<tr>
<td>7</td>
<td>0.269</td>
<td>myprocessorcore/reg_statemachine_command_3_s1/Q</td>
<td>myprocessorcore/cpu_address_0_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.696</td>
</tr>
<tr>
<td>8</td>
<td>0.283</td>
<td>myprocessorcore/cpu_data_0_3_s0/Q</td>
<td>myprocessorcore/mem_cmd_ad_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.682</td>
</tr>
<tr>
<td>9</td>
<td>0.309</td>
<td>myprocessorcore/cpu_data_0_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>myprocessorcore/cpu_data_1_0_s0/Q</td>
<td>myprocessorcore/cpu_address_0_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.646</td>
</tr>
<tr>
<td>11</td>
<td>0.343</td>
<td>myprocessorcore/cpu_data_0_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.622</td>
</tr>
<tr>
<td>12</td>
<td>0.354</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>13</td>
<td>0.354</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_8_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_9_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_10_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_14_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_15_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr>
<td>19</td>
<td>0.497</td>
<td>myprocessorcore/cpu_data_1_0_s0/Q</td>
<td>myprocessorcore/cpu_address_0_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.468</td>
</tr>
<tr>
<td>20</td>
<td>0.514</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.451</td>
</tr>
<tr>
<td>21</td>
<td>0.520</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_ce_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.445</td>
</tr>
<tr>
<td>22</td>
<td>0.613</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_11_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.352</td>
</tr>
<tr>
<td>23</td>
<td>0.613</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/usr_wideptr_F_13_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.352</td>
</tr>
<tr>
<td>24</td>
<td>0.614</td>
<td>myprocessorcore/cpu_data_0_3_s0/Q</td>
<td>myprocessorcore/reg_programcounter_6_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.351</td>
</tr>
<tr>
<td>25</td>
<td>0.625</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/mem_src_ad_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.340</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.538</td>
<td>myprocessorcore/n14560_s9/I0</td>
<td>myprocessorcore/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.579</td>
<td>myprocessorcore/n16180_s13/I0</td>
<td>myprocessorcore/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.200</td>
<td>myprocessorcore/n14722_s8/I2</td>
<td>myprocessorcore/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.574</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.048</td>
<td>myprocessorcore/n14720_s10/I2</td>
<td>myprocessorcore/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.726</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>myprocessorcore/reg_commandbuffer_1_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_1_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_0_s0/Q</td>
<td>myprocessorcore/mem_src_din_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_1_s0/Q</td>
<td>myprocessorcore/mem_src_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_3_s0/Q</td>
<td>myprocessorcore/mem_src_din_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_4_s0/Q</td>
<td>myprocessorcore/mem_src_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/Q</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>myprocessorcore/cpu_address_1_8_s0/Q</td>
<td>myprocessorcore/cpu_address_1_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>myprocessorcore/cpu_address_1_12_s0/Q</td>
<td>myprocessorcore/cpu_address_1_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>myprocessorcore/usr_data_3_0_s0/Q</td>
<td>myprocessorcore/usr_data_3_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>myarduino_io/reg_statemachine_commit_1_s5/Q</td>
<td>myarduino_io/reg_statemachine_commit_1_s5/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>myprocessorcore/cpu_address_1_11_s0/Q</td>
<td>myprocessorcore/cpu_address_1_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_4_0_s0/Q</td>
<td>myprocessorcore/usr_address_4_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_6_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_6_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>myprocessorcore/usr_data_C_0_s0/Q</td>
<td>myprocessorcore/usr_data_C_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/Q</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.429</td>
<td>myprocessorcore/usr_wideptr_0_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_0_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>myprocessorcore/usr_wideptr_2_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_2_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>myprocessorcore/usr_wideptr_3_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_3_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_cmd_ad_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/arduino_datain_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/mem_key_ad_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td>myprocessorcore/n14548_s13/I0</td>
</tr>
<tr>
<td>11.578</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14548_s13/F</td>
</tr>
<tr>
<td>11.580</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/n14548_s12/I2</td>
</tr>
<tr>
<td>12.150</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14548_s12/F</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.585, 35.988%; route: 6.145, 61.683%; tC2Q: 0.232, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[2][B]</td>
<td>myprocessorcore/n14554_s13/I0</td>
</tr>
<tr>
<td>11.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C12[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14554_s13/F</td>
</tr>
<tr>
<td>11.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/n14554_s12/I2</td>
</tr>
<tr>
<td>12.070</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14554_s12/F</td>
</tr>
<tr>
<td>12.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 36.066%; route: 6.086, 61.587%; tC2Q: 0.232, 2.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[3][B]</td>
<td>myprocessorcore/n14546_s13/I0</td>
</tr>
<tr>
<td>11.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C12[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14546_s13/F</td>
</tr>
<tr>
<td>11.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/n14546_s12/I2</td>
</tr>
<tr>
<td>12.070</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14546_s12/F</td>
</tr>
<tr>
<td>12.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 36.066%; route: 6.086, 61.587%; tC2Q: 0.232, 2.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td>myprocessorcore/n14550_s13/I0</td>
</tr>
<tr>
<td>11.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14550_s13/F</td>
</tr>
<tr>
<td>11.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td>myprocessorcore/n14550_s12/I2</td>
</tr>
<tr>
<td>11.983</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14550_s12/F</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td>myprocessorcore/mem_src_din_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][B]</td>
<td>myprocessorcore/mem_src_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 35.498%; route: 6.086, 62.134%; tC2Q: 0.232, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>myprocessorcore/n14544_s13/I0</td>
</tr>
<tr>
<td>11.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14544_s13/F</td>
</tr>
<tr>
<td>11.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td>myprocessorcore/n14544_s12/I2</td>
</tr>
<tr>
<td>11.983</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14544_s12/F</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td>myprocessorcore/mem_src_din_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[0][B]</td>
<td>myprocessorcore/mem_src_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 35.498%; route: 6.086, 62.134%; tC2Q: 0.232, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.012</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>myprocessorcore/n14540_s13/I0</td>
</tr>
<tr>
<td>11.474</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14540_s13/F</td>
</tr>
<tr>
<td>11.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][B]</td>
<td>myprocessorcore/n14540_s12/I2</td>
</tr>
<tr>
<td>11.937</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14540_s12/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][B]</td>
<td>myprocessorcore/mem_src_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C14[0][B]</td>
<td>myprocessorcore/mem_src_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 35.666%; route: 6.040, 61.954%; tC2Q: 0.232, 2.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>myprocessorcore/reg_statemachine_command_3_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R23C25[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_3_s1/Q</td>
</tr>
<tr>
<td>3.948</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[3][B]</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_7_s3/I2</td>
</tr>
<tr>
<td>4.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R34C40[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/reg_statemachine_opcode_jmp_7_s3/F</td>
</tr>
<tr>
<td>6.576</td>
<td>2.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>myprocessorcore/n14562_s19/I2</td>
</tr>
<tr>
<td>6.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s19/F</td>
</tr>
<tr>
<td>7.641</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>myprocessorcore/n14588_s18/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s18/F</td>
</tr>
<tr>
<td>9.665</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>myprocessorcore/n14588_s12/I3</td>
</tr>
<tr>
<td>10.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s12/F</td>
</tr>
<tr>
<td>11.335</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>myprocessorcore/n14588_s9/I2</td>
</tr>
<tr>
<td>11.884</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s9/F</td>
</tr>
<tr>
<td>11.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 26.268%; route: 6.917, 71.339%; tC2Q: 0.232, 2.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>myprocessorcore/cpu_data_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_3_s0/Q</td>
</tr>
<tr>
<td>4.110</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>myprocessorcore/usr_data_2_7_s6/I0</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s6/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td>myprocessorcore/usr_data_2_7_s5/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s5/F</td>
</tr>
<tr>
<td>6.935</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>myprocessorcore/n14312_s11/I2</td>
</tr>
<tr>
<td>7.306</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14312_s11/F</td>
</tr>
<tr>
<td>7.310</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>myprocessorcore/n14312_s10/I1</td>
</tr>
<tr>
<td>7.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14312_s10/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>myprocessorcore/n16174_s8/I3</td>
</tr>
<tr>
<td>9.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16174_s8/F</td>
</tr>
<tr>
<td>10.286</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>myprocessorcore/n16174_s7/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16174_s7/F</td>
</tr>
<tr>
<td>11.321</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>myprocessorcore/n16174_s6/I0</td>
</tr>
<tr>
<td>11.870</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16174_s6/F</td>
</tr>
<tr>
<td>11.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.581, 36.988%; route: 5.869, 60.616%; tC2Q: 0.232, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>myprocessorcore/cpu_data_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_3_s0/Q</td>
</tr>
<tr>
<td>4.110</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>myprocessorcore/usr_data_2_7_s6/I0</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s6/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>myprocessorcore/n16176_s12/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16176_s12/F</td>
</tr>
<tr>
<td>7.131</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[3][B]</td>
<td>myprocessorcore/n14588_s19/I0</td>
</tr>
<tr>
<td>7.584</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s19/F</td>
</tr>
<tr>
<td>9.047</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>myprocessorcore/n14578_s25/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14578_s25/F</td>
</tr>
<tr>
<td>9.831</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>myprocessorcore/n14578_s17/I3</td>
</tr>
<tr>
<td>10.401</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14578_s17/F</td>
</tr>
<tr>
<td>10.573</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>myprocessorcore/n14578_s11/I3</td>
</tr>
<tr>
<td>11.122</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14578_s11/F</td>
</tr>
<tr>
<td>11.295</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>myprocessorcore/n14578_s9/I1</td>
</tr>
<tr>
<td>11.844</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14578_s9/F</td>
</tr>
<tr>
<td>11.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>myprocessorcore/cpu_address_0_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>myprocessorcore/cpu_address_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.602, 37.304%; route: 5.822, 60.293%; tC2Q: 0.232, 2.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>myprocessorcore/cpu_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_0_s0/Q</td>
</tr>
<tr>
<td>4.259</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>myprocessorcore/n14580_s56/I0</td>
</tr>
<tr>
<td>4.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s56/F</td>
</tr>
<tr>
<td>6.049</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td>myprocessorcore/n14564_s63/I1</td>
</tr>
<tr>
<td>6.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s63/F</td>
</tr>
<tr>
<td>7.017</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>myprocessorcore/n14564_s41/I1</td>
</tr>
<tr>
<td>7.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s41/F</td>
</tr>
<tr>
<td>8.731</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>myprocessorcore/n14564_s27/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s27/F</td>
</tr>
<tr>
<td>9.581</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>myprocessorcore/n14564_s17/I1</td>
</tr>
<tr>
<td>10.034</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s17/F</td>
</tr>
<tr>
<td>10.913</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>myprocessorcore/n14564_s11/I2</td>
</tr>
<tr>
<td>11.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s11/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>myprocessorcore/n14564_s9/I1</td>
</tr>
<tr>
<td>11.834</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s9/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>myprocessorcore/cpu_address_0_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.453, 35.798%; route: 5.961, 61.797%; tC2Q: 0.232, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>myprocessorcore/cpu_data_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_3_s0/Q</td>
</tr>
<tr>
<td>4.110</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>myprocessorcore/usr_data_2_7_s6/I0</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s6/F</td>
</tr>
<tr>
<td>6.003</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>myprocessorcore/n14564_s29/I1</td>
</tr>
<tr>
<td>6.520</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s29/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>myprocessorcore/n14566_s13/I0</td>
</tr>
<tr>
<td>7.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14566_s13/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>myprocessorcore/n14562_s15/I2</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s15/F</td>
</tr>
<tr>
<td>9.950</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>myprocessorcore/n14572_s15/I2</td>
</tr>
<tr>
<td>10.412</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14572_s15/F</td>
</tr>
<tr>
<td>10.584</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>myprocessorcore/n14572_s11/I2</td>
</tr>
<tr>
<td>11.101</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14572_s11/F</td>
</tr>
<tr>
<td>11.349</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>myprocessorcore/n14572_s9/I1</td>
</tr>
<tr>
<td>11.811</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14572_s9/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>myprocessorcore/cpu_address_0_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 36.197%; route: 5.907, 61.392%; tC2Q: 0.232, 2.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>10.874</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[2][A]</td>
<td>myprocessorcore/n14552_s13/I0</td>
</tr>
<tr>
<td>11.336</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14552_s13/F</td>
</tr>
<tr>
<td>11.337</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/n14552_s12/I2</td>
</tr>
<tr>
<td>11.799</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14552_s12/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 36.178%; route: 5.902, 61.408%; tC2Q: 0.232, 2.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>10.874</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>myprocessorcore/n14542_s13/I0</td>
</tr>
<tr>
<td>11.336</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14542_s13/F</td>
</tr>
<tr>
<td>11.337</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td>myprocessorcore/n14542_s12/I2</td>
</tr>
<tr>
<td>11.799</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14542_s12/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td>myprocessorcore/mem_src_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13[0][B]</td>
<td>myprocessorcore/mem_src_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 36.178%; route: 5.902, 61.408%; tC2Q: 0.232, 2.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.726</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>myprocessorcore/usr_wideptr_F_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>myprocessorcore/usr_wideptr_F_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.237%; route: 6.898, 72.330%; tC2Q: 0.232, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.726</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>myprocessorcore/usr_wideptr_F_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>myprocessorcore/usr_wideptr_F_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.237%; route: 6.898, 72.330%; tC2Q: 0.232, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.726</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>myprocessorcore/usr_wideptr_F_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>myprocessorcore/usr_wideptr_F_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.237%; route: 6.898, 72.330%; tC2Q: 0.232, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.726</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_14_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.237%; route: 6.898, 72.330%; tC2Q: 0.232, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.726</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.237%; route: 6.898, 72.330%; tC2Q: 0.232, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>myprocessorcore/cpu_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_0_s0/Q</td>
</tr>
<tr>
<td>4.202</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>myprocessorcore/n14562_s70/I3</td>
</tr>
<tr>
<td>4.757</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s70/F</td>
</tr>
<tr>
<td>6.113</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>myprocessorcore/n14580_s51/I0</td>
</tr>
<tr>
<td>6.630</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s51/F</td>
</tr>
<tr>
<td>7.286</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>myprocessorcore/n14580_s30/I3</td>
</tr>
<tr>
<td>7.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s30/F</td>
</tr>
<tr>
<td>9.058</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>myprocessorcore/n14580_s16/I1</td>
</tr>
<tr>
<td>9.613</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s16/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>myprocessorcore/n14580_s10/I2</td>
</tr>
<tr>
<td>10.673</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s10/F</td>
</tr>
<tr>
<td>11.087</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>myprocessorcore/n14580_s9/I0</td>
</tr>
<tr>
<td>11.657</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14580_s9/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>myprocessorcore/cpu_address_0_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>myprocessorcore/cpu_address_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.103, 32.772%; route: 6.133, 64.778%; tC2Q: 0.232, 2.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>1.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>myprocessorcore/n21619_s2/I1</td>
</tr>
<tr>
<td>4.745</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s2/F</td>
</tr>
<tr>
<td>4.750</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>myprocessorcore/n21619_s1/I3</td>
</tr>
<tr>
<td>5.203</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s1/F</td>
</tr>
<tr>
<td>6.635</td>
<td>1.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>myprocessorcore/n16126_s6/I2</td>
</tr>
<tr>
<td>7.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16126_s6/F</td>
</tr>
<tr>
<td>7.276</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>myprocessorcore/n16176_s27/I3</td>
</tr>
<tr>
<td>7.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16176_s27/F</td>
</tr>
<tr>
<td>9.275</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>myprocessorcore/n16148_s8/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16148_s8/F</td>
</tr>
<tr>
<td>10.456</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>myprocessorcore/n16168_s7/I0</td>
</tr>
<tr>
<td>11.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16168_s7/F</td>
</tr>
<tr>
<td>11.177</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myprocessorcore/n16168_s6/I2</td>
</tr>
<tr>
<td>11.639</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16168_s6/F</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myprocessorcore/mem_cmd_ad_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myprocessorcore/mem_cmd_ad_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.597, 38.059%; route: 5.622, 59.486%; tC2Q: 0.232, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>myprocessorcore/n14556_s15/I3</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14556_s15/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>myprocessorcore/n14558_s9/I1</td>
</tr>
<tr>
<td>11.633</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14558_s9/F</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>myprocessorcore/mem_src_ce_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>myprocessorcore/mem_src_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.123, 33.066%; route: 6.090, 64.478%; tC2Q: 0.232, 2.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.738%; route: 6.713, 71.781%; tC2Q: 0.232, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_F_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>myprocessorcore/mem_src_ad_13_s11/I2</td>
</tr>
<tr>
<td>4.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>148</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s11/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.656</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>myprocessorcore/usr_data_F_7_s16/I1</td>
</tr>
<tr>
<td>7.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>9.112</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[3][B]</td>
<td>myprocessorcore/usr_wideptr_F_15_s10/I3</td>
</tr>
<tr>
<td>9.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s10/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/usr_wideptr_F_15_s9/I3</td>
</tr>
<tr>
<td>10.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_F_15_s9/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_F_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_F_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_F_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 25.738%; route: 6.713, 71.781%; tC2Q: 0.232, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_programcounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>myprocessorcore/cpu_data_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_3_s0/Q</td>
</tr>
<tr>
<td>4.110</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>myprocessorcore/usr_data_2_7_s6/I0</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s6/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td>myprocessorcore/usr_data_2_7_s5/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_2_7_s5/F</td>
</tr>
<tr>
<td>6.935</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>myprocessorcore/n14312_s11/I2</td>
</tr>
<tr>
<td>7.306</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14312_s11/F</td>
</tr>
<tr>
<td>7.310</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>myprocessorcore/n14312_s10/I1</td>
</tr>
<tr>
<td>7.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14312_s10/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>myprocessorcore/n16065_s25/I0</td>
</tr>
<tr>
<td>9.095</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16065_s25/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>myprocessorcore/n16077_s10/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16077_s10/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>myprocessorcore/n16077_s8/I2</td>
</tr>
<tr>
<td>11.540</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16077_s8/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>myprocessorcore/reg_programcounter_6_s1/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>myprocessorcore/reg_programcounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.602, 38.518%; route: 5.517, 59.001%; tC2Q: 0.232, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_ad_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>3.390</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>myprocessorcore/n21901_s3/I0</td>
</tr>
<tr>
<td>3.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21901_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/mem_src_ad_13_s6/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s6/F</td>
</tr>
<tr>
<td>6.370</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>myprocessorcore/n21933_s1/I1</td>
</tr>
<tr>
<td>6.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21933_s1/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>myprocessorcore/n14512_s18/I2</td>
</tr>
<tr>
<td>8.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14512_s18/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>myprocessorcore/n14538_s14/I1</td>
</tr>
<tr>
<td>10.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14538_s14/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>myprocessorcore/n14538_s12/I3</td>
</tr>
<tr>
<td>11.528</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14538_s12/F</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_ad_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>myprocessorcore/mem_src_ad_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>myprocessorcore/mem_src_ad_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 32.281%; route: 6.093, 65.235%; tC2Q: 0.232, 2.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14560_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R26C20[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n14560_s9/I0</td>
</tr>
<tr>
<td>0.236</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s9/F</td>
</tr>
<tr>
<td>0.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.444%; route: 0.000, 0.000%; tC2Q: 0.004, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n16180_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C25[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n16180_s13/I0</td>
</tr>
<tr>
<td>0.480</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s13/F</td>
</tr>
<tr>
<td>0.483</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>myprocessorcore/n16180_s10/I0</td>
</tr>
<tr>
<td>0.827</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s10/F</td>
</tr>
<tr>
<td>0.831</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>myprocessorcore/n16180_s8/I1</td>
</tr>
<tr>
<td>1.195</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s8/F</td>
</tr>
<tr>
<td>1.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.052, 88.045%; route: 0.007, 0.587%; tC2Q: 0.136, 11.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14722_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C29[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n14722_s8/I2</td>
</tr>
<tr>
<td>1.088</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14722_s8/F</td>
</tr>
<tr>
<td>1.210</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>myprocessorcore/n14722_s6/I2</td>
</tr>
<tr>
<td>1.574</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14722_s6/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 37.869%; route: 0.122, 7.760%; tC2Q: 0.856, 54.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14720_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R23C22[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n14720_s10/I2</td>
</tr>
<tr>
<td>1.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14720_s10/F</td>
</tr>
<tr>
<td>1.362</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>myprocessorcore/n14720_s6/I3</td>
</tr>
<tr>
<td>1.726</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14720_s6/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 34.521%; route: 0.004, 0.203%; tC2Q: 1.127, 65.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_1_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_1_s2/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>myprocessorcore/n16103_s7/I2</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16103_s7/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_1_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_0_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/n14554_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14554_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C13[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_1_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/n14552_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14552_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_3_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/n14548_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14548_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/n14546_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14546_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.00000010_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>myprocessorcore/n16136_s8/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16136_s8/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.00000010_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_address_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>myprocessorcore/cpu_address_1_8_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_8_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>myprocessorcore/n14142_s12/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14142_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>myprocessorcore/cpu_address_1_8_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>myprocessorcore/cpu_address_1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_address_1_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>myprocessorcore/cpu_address_1_12_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_12_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>myprocessorcore/n14134_s12/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14134_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>myprocessorcore/cpu_address_1_12_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>myprocessorcore/cpu_address_1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>myprocessorcore/usr_data_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C38[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_3_0_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>myprocessorcore/n14981_s12/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14981_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_3_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>myprocessorcore/usr_data_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C17[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td>myarduino_io/n10_s10/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n10_s10/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C17[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/reg_statemachine_commit_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/reg_statemachine_commit_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>myarduino_io/reg_statemachine_commit_1_s5/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C13[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_commit_1_s5/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>myarduino_io/n523_s8/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n523_s8/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_commit_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>myarduino_io/reg_statemachine_commit_1_s5/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>myarduino_io/reg_statemachine_commit_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>myprocessorcore/n16091_s7/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16091_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_address_1_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>myprocessorcore/cpu_address_1_11_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_11_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>myprocessorcore/n14136_s12/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14136_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>myprocessorcore/cpu_address_1_11_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>myprocessorcore/cpu_address_1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_4_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_4_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>myprocessorcore/usr_address_4_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R31C39[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_4_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>myprocessorcore/n15877_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15877_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_4_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>myprocessorcore/usr_address_4_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>myprocessorcore/usr_address_4_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_6_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>myprocessorcore/usr_wideptr_6_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R40C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_6_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>myprocessorcore/n15349_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15349_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_6_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>myprocessorcore/usr_wideptr_6_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>myprocessorcore/usr_wideptr_6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_C_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_C_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>myprocessorcore/usr_data_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_C_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>myprocessorcore/n14837_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14837_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_C_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>myprocessorcore/usr_data_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>myprocessorcore/usr_data_C_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.11111111_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>myprocessorcore/n16144_s7/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16144_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.11111111_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>myprocessorcore/usr_wideptr_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_0_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>myprocessorcore/n15541_s12/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15541_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>myprocessorcore/usr_wideptr_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>myprocessorcore/usr_wideptr_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>myprocessorcore/usr_wideptr_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_2_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>myprocessorcore/n15477_s12/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15477_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>myprocessorcore/usr_wideptr_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>myprocessorcore/usr_wideptr_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_3_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>myprocessorcore/n15445_s12/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15445_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_B_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>myprocessorcore/n15189_s12/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15189_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_B_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>976</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_cmd_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_cmd_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_cmd_ad_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_cmd_ad_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_cmd_ad_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/arduino_datain_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/arduino_datain_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/arduino_datain_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/mem_key_ad_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/mem_key_ad_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/mem_key_ad_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>976</td>
<td>sysclk_d</td>
<td>0.003</td>
<td>1.859</td>
</tr>
<tr>
<td>462</td>
<td>n14779_19</td>
<td>1.117</td>
<td>2.836</td>
</tr>
<tr>
<td>445</td>
<td>n14777_19</td>
<td>0.721</td>
<td>3.083</td>
</tr>
<tr>
<td>305</td>
<td>usr_register_select[8]</td>
<td>1.732</td>
<td>2.810</td>
</tr>
<tr>
<td>208</td>
<td>usr_data_F_7_16</td>
<td>0.721</td>
<td>2.094</td>
</tr>
<tr>
<td>153</td>
<td>usr_register_select[9]</td>
<td>2.353</td>
<td>2.894</td>
</tr>
<tr>
<td>148</td>
<td>mem_src_ad_13_14</td>
<td>0.341</td>
<td>2.122</td>
</tr>
<tr>
<td>129</td>
<td>usr_register_select[0]</td>
<td>6.944</td>
<td>1.918</td>
</tr>
<tr>
<td>121</td>
<td>usr_data_F_7_18</td>
<td>1.103</td>
<td>2.023</td>
</tr>
<tr>
<td>120</td>
<td>cpu_address_0_13_8</td>
<td>0.341</td>
<td>1.785</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C32</td>
<td>93.06%</td>
</tr>
<tr>
<td>R26C29</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C39</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R23C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R39C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C39</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
