#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 29 20:39:41 2024
# Process ID: 18768
# Current directory: C:/Users/Alexander.Sick/Vivado/ece281-lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21952 C:\Users\Alexander.Sick\Vivado\ece281-lab5\basic_cpu.xpr
# Log file: C:/Users/Alexander.Sick/Vivado/ece281-lab5/vivado.log
# Journal file: C:/Users/Alexander.Sick/Vivado/ece281-lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:06:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 22:06:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:07:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 22:07:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:14:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 22:14:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:35:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 22:35:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.738 ; gain = 195.348
INFO: [Common 17-344] 'open_run' was cancelled
open_run impl_1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1738.105 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1738.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1813.066 ; gain = 704.328
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1833.000 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1833.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:49:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 22:55:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 22:55:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1843.918 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1843.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property target_constrs_file C:/Users/Alexander.Sick/Vivado/ece281-lab5/src/hdl/Basys3_Master.xdc [current_fileset -constrset]
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 30 23:04:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Tue Apr 30 23:04:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 07:31:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 07:31:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 07:45:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 07:45:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 07:47:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 07:47:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/anode_MUX.vhd w ]
add_files C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/anode_MUX.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/sevenSegDecoder_neg.vhd w ]
add_files C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/sevenSegDecoder_neg.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/seg_MUX.vhd w ]
add_files C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/seg_MUX.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:26:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:26:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:27:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:27:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:31:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:31:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:34:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:34:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:35:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:35:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 10:52:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 10:52:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2024.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2024.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

export_ip_user_files -of_objects  [get_files C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/4Bit4To1MUX.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.srcs/sources_1/new/4Bit4To1MUX.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 11:07:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 11:07:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2076.590 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2076.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 11:15:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 11:15:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 11:36:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/synth_1/runme.log
[Wed May  1 11:36:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Alexander.Sick/Vivado/ece281-lab5/basic_cpu.runs/impl_1/runme.log
reset_run synth_1
