// Seed: 443030211
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    output wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    output wand id_15,
    output tri0 id_16,
    output tri1 id_17,
    input uwire id_18,
    input wor id_19,
    input tri0 id_20,
    output wor id_21,
    output uwire id_22,
    input tri1 id_23,
    input wor id_24,
    input supply0 id_25
    , id_35,
    input wand id_26,
    input tri0 id_27,
    input wor id_28,
    output tri0 id_29,
    input uwire id_30,
    input tri id_31,
    output tri0 id_32,
    input wand id_33
);
  assign id_35 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    output wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13
);
  wire id_15;
  module_0(
      id_8,
      id_6,
      id_4,
      id_6,
      id_12,
      id_7,
      id_7,
      id_4,
      id_7,
      id_5,
      id_9,
      id_10,
      id_7,
      id_8,
      id_8,
      id_7,
      id_6,
      id_12,
      id_4,
      id_5,
      id_10,
      id_12,
      id_7,
      id_2,
      id_8,
      id_9,
      id_9,
      id_4,
      id_4,
      id_7,
      id_8,
      id_1,
      id_12,
      id_13
  );
endmodule
