Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 22:40:21 2025
| Host         : mdxps15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              23 |            6 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            8 |
| Yes          | Yes                   | No                     |              22 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[7]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[3]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[2]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[4]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[1]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[5]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[6]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_byte_mem[0]            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart2pkt_parser_0/checksum[7]_i_1_n_0 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_0/next_clk_count_0            | rst_IBUF         |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG | uart2pkt_parser_0/pd[15]_i_1_n_0      | rst_IBUF         |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG |                                       | rst_IBUF         |                8 |             29 |         3.62 |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+


