Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jan 30 17:23:00 2025
| Host         : secil3.siame.univ-tlse3.fr running 64-bit Fedora Linux 40 (Forty)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_timing_summary_routed.rpt -pb pulse_gen_timing_summary_routed.pb -rpx pulse_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                    4        0.199        0.000                      0                    4        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MCLK   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK                6.386        0.000                      0                    4        0.199        0.000                      0                    4        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        MCLK                        
(none)                      MCLK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK
  To Clock:  MCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.770%)  route 1.014ns (61.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.847     5.945    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.463 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           1.014     7.477    cpt[1]
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.124     7.601 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.601    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671    13.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism              0.486    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.077    13.986    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.668ns (39.717%)  route 1.014ns (60.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.847     5.945    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.463 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           1.014     7.477    cpt[1]
    SLICE_X112Y76        LUT4 (Prop_lut4_I1_O)        0.150     7.627 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.627    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671    13.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism              0.486    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.118    14.027    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.773ns (52.587%)  route 0.697ns (47.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.847     5.945    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478     6.423 f  ppulse.cpt_reg[2]/Q
                         net (fo=2, routed)           0.697     7.120    cpt[2]
    SLICE_X113Y76        LUT3 (Prop_lut3_I0_O)        0.295     7.415 r  P_i_2/O
                         net (fo=1, routed)           0.000     7.415    P_i_2_n_0
    SLICE_X113Y76        FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671    13.459    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C
                         clock pessimism              0.464    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.029    13.916    P_reg
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.698%)  route 0.676ns (51.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.847     5.945    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.463 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.676     7.139    cpt[0]
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.124     7.263 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.263    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671    13.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism              0.486    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.081    13.990    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  6.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.624     1.734    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.898 f  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.094     1.992    cpt[1]
    SLICE_X113Y76        LUT3 (Prop_lut3_I2_O)        0.045     2.037 r  P_i_2/O
                         net (fo=1, routed)           0.000     2.037    P_i_2_n_0
    SLICE_X113Y76        FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C
                         clock pessimism             -0.512     1.747    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.091     1.838    P_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.624     1.734    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.898 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.244     2.142    cpt[0]
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.045     2.187 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.187    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism             -0.525     1.734    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.121     1.855    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.208ns (40.516%)  route 0.305ns (59.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.624     1.734    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.898 r  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.305     2.203    cpt[0]
    SLICE_X112Y76        LUT4 (Prop_lut4_I2_O)        0.044     2.247 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism             -0.525     1.734    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.131     1.865    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.631%)  route 0.305ns (59.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.624     1.734    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.898 r  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.305     2.203    cpt[0]
    SLICE_X112Y76        LUT3 (Prop_lut3_I2_O)        0.045     2.248 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.248    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism             -0.525     1.734    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.120     1.854    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  MCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y76   P_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y76   ppulse.cpt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y76   ppulse.cpt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y76   ppulse.cpt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y76   P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y76   P_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y76   P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y76   P_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   ppulse.cpt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 4.037ns (60.402%)  route 2.647ns (39.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.847     5.945    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.456     6.401 r  P_reg/Q
                         net (fo=1, routed)           2.647     9.047    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.628 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    12.628    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.422ns (65.550%)  route 0.748ns (34.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.624     1.734    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141     1.875 r  P_reg/Q
                         net (fo=1, routed)           0.748     2.623    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.904 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     3.904    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MCLK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.596ns (42.795%)  route 2.134ns (57.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 f  RST_IBUF_inst/O
                         net (fo=4, routed)           1.747     3.219    RST_IBUF
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.124     3.343 r  P_i_1/O
                         net (fo=1, routed)           0.387     3.730    P_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671     5.459    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.596ns (50.983%)  route 1.535ns (49.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=4, routed)           1.535     3.007    RST_IBUF
    SLICE_X112Y76        LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.131    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671     5.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 1.596ns (51.163%)  route 1.524ns (48.837%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=4, routed)           1.524     2.996    RST_IBUF
    SLICE_X112Y76        LUT3 (Prop_lut3_I0_O)        0.124     3.120 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.120    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671     5.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.588ns (51.038%)  route 1.524ns (48.962%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=4, routed)           1.524     2.996    RST_IBUF
    SLICE_X112Y76        LUT4 (Prop_lut4_I0_O)        0.116     3.112 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.112    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.671     5.459    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.285ns (30.352%)  route 0.655ns (69.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.895    RST_IBUF
    SLICE_X112Y76        LUT3 (Prop_lut3_I0_O)        0.045     0.940 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.940    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.288ns (30.573%)  route 0.655ns (69.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.895    RST_IBUF
    SLICE_X112Y76        LUT4 (Prop_lut4_I0_O)        0.048     0.943 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.943    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.285ns (30.223%)  route 0.659ns (69.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=4, routed)           0.659     0.899    RST_IBUF
    SLICE_X112Y76        LUT2 (Prop_lut2_I0_O)        0.045     0.944 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.285ns (25.247%)  route 0.845ns (74.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 f  RST_IBUF_inst/O
                         net (fo=4, routed)           0.726     0.966    RST_IBUF
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  P_i_1/O
                         net (fo=1, routed)           0.119     1.130    P_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.260    MCLK_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  P_reg/C





