// Seed: 2026732401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_6;
  module_2(
      id_4, id_6, id_1, id_4, id_3, id_4, id_5, id_5, id_4, id_6, id_6, id_4, id_3, id_4, id_4
  );
  wand id_7 = 1;
  id_8 :
  assert property (@(posedge id_7++) id_6)
  else id_8 = id_5 || 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output tri   id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
