
RPM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005294  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08005424  08005424  00015424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005518  08005518  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005518  08005518  00015518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005520  08005520  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005520  08005520  00015520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005524  08005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000070  08005598  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08005598  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e99  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000288d  00000000  00000000  00033f39  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001138  00000000  00000000  000367c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ff0  00000000  00000000  00037900  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000040d7  00000000  00000000  000388f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d722  00000000  00000000  0003c9c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ada5c  00000000  00000000  0004a0e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f7b45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dfc  00000000  00000000  000f7bc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800540c 	.word	0x0800540c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800540c 	.word	0x0800540c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <app_SeleccionDisplay>:
}

/* Seleccion del display, su uso es para 4 displays de 7 segmentos */
/* Es necesario el usado de transistores */
void app_SeleccionDisplay(uint8_t Display)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
	switch(Display)
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	2b03      	cmp	r3, #3
 800057e:	d86f      	bhi.n	8000660 <app_SeleccionDisplay+0xf0>
 8000580:	a201      	add	r2, pc, #4	; (adr r2, 8000588 <app_SeleccionDisplay+0x18>)
 8000582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000586:	bf00      	nop
 8000588:	08000599 	.word	0x08000599
 800058c:	080005cb 	.word	0x080005cb
 8000590:	080005fd 	.word	0x080005fd
 8000594:	0800062f 	.word	0x0800062f
	{
		case 0:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 8000598:	2201      	movs	r2, #1
 800059a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800059e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a2:	f001 fbe3 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b0:	f001 fbdc 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2120      	movs	r1, #32
 80005b8:	4837      	ldr	r0, [pc, #220]	; (8000698 <app_SeleccionDisplay+0x128>)
 80005ba:	f001 fbd7 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	2110      	movs	r1, #16
 80005c2:	4835      	ldr	r0, [pc, #212]	; (8000698 <app_SeleccionDisplay+0x128>)
 80005c4:	f001 fbd2 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80005c8:	e062      	b.n	8000690 <app_SeleccionDisplay+0x120>
		case 1:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d4:	f001 fbca 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e2:	f001 fbc3 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	482b      	ldr	r0, [pc, #172]	; (8000698 <app_SeleccionDisplay+0x128>)
 80005ec:	f001 fbbe 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2110      	movs	r1, #16
 80005f4:	4828      	ldr	r0, [pc, #160]	; (8000698 <app_SeleccionDisplay+0x128>)
 80005f6:	f001 fbb9 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80005fa:	e049      	b.n	8000690 <app_SeleccionDisplay+0x120>
		case 2:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000606:	f001 fbb1 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000614:	f001 fbaa 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	2120      	movs	r1, #32
 800061c:	481e      	ldr	r0, [pc, #120]	; (8000698 <app_SeleccionDisplay+0x128>)
 800061e:	f001 fba5 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2110      	movs	r1, #16
 8000626:	481c      	ldr	r0, [pc, #112]	; (8000698 <app_SeleccionDisplay+0x128>)
 8000628:	f001 fba0 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 800062c:	e030      	b.n	8000690 <app_SeleccionDisplay+0x120>
		case 3:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000638:	f001 fb98 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000642:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000646:	f001 fb91 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 800064a:	2200      	movs	r2, #0
 800064c:	2120      	movs	r1, #32
 800064e:	4812      	ldr	r0, [pc, #72]	; (8000698 <app_SeleccionDisplay+0x128>)
 8000650:	f001 fb8c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 8000654:	2201      	movs	r2, #1
 8000656:	2110      	movs	r1, #16
 8000658:	480f      	ldr	r0, [pc, #60]	; (8000698 <app_SeleccionDisplay+0x128>)
 800065a:	f001 fb87 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 800065e:	e017      	b.n	8000690 <app_SeleccionDisplay+0x120>
		default:
		{
			/* Envia todos los displays a 1 logicos */
			HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000666:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066a:	f001 fb7f 	bl	8001d6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 800066e:	2201      	movs	r2, #1
 8000670:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000678:	f001 fb78 	bl	8001d6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 800067c:	2201      	movs	r2, #1
 800067e:	2120      	movs	r1, #32
 8000680:	4805      	ldr	r0, [pc, #20]	; (8000698 <app_SeleccionDisplay+0x128>)
 8000682:	f001 fb73 	bl	8001d6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 8000686:	2201      	movs	r2, #1
 8000688:	2110      	movs	r1, #16
 800068a:	4803      	ldr	r0, [pc, #12]	; (8000698 <app_SeleccionDisplay+0x128>)
 800068c:	f001 fb6e 	bl	8001d6c <HAL_GPIO_WritePin>
		}
	}
}
 8000690:	bf00      	nop
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	48000400 	.word	0x48000400

0800069c <app_LetrasADisplay>:

}

/* Impresion de letras en display de 7 segmentos */
void app_LetrasADisplay(char Letras)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
	//volatile uint8_t i=0;
	switch(Letras)
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	3b61      	subs	r3, #97	; 0x61
 80006aa:	2b18      	cmp	r3, #24
 80006ac:	f200 82f7 	bhi.w	8000c9e <app_LetrasADisplay+0x602>
 80006b0:	a201      	add	r2, pc, #4	; (adr r2, 80006b8 <app_LetrasADisplay+0x1c>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	0800071d 	.word	0x0800071d
 80006bc:	0800076b 	.word	0x0800076b
 80006c0:	080007b9 	.word	0x080007b9
 80006c4:	08000807 	.word	0x08000807
 80006c8:	08000855 	.word	0x08000855
 80006cc:	080008a3 	.word	0x080008a3
 80006d0:	080008f1 	.word	0x080008f1
 80006d4:	0800093f 	.word	0x0800093f
 80006d8:	0800098d 	.word	0x0800098d
 80006dc:	080009db 	.word	0x080009db
 80006e0:	08000c9f 	.word	0x08000c9f
 80006e4:	08000a29 	.word	0x08000a29
 80006e8:	08000c9f 	.word	0x08000c9f
 80006ec:	08000a7d 	.word	0x08000a7d
 80006f0:	08000acb 	.word	0x08000acb
 80006f4:	08000c9f 	.word	0x08000c9f
 80006f8:	08000c9f 	.word	0x08000c9f
 80006fc:	08000b19 	.word	0x08000b19
 8000700:	08000b67 	.word	0x08000b67
 8000704:	08000c9f 	.word	0x08000c9f
 8000708:	08000c03 	.word	0x08000c03
 800070c:	08000bb5 	.word	0x08000bb5
 8000710:	08000c9f 	.word	0x08000c9f
 8000714:	08000c9f 	.word	0x08000c9f
 8000718:	08000c51 	.word	0x08000c51
		{
			case 'A' | 'a':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 800071c:	2201      	movs	r2, #1
 800071e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000722:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000726:	f001 fb21 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800072a:	2201      	movs	r2, #1
 800072c:	2102      	movs	r1, #2
 800072e:	48d2      	ldr	r0, [pc, #840]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000730:	f001 fb1c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000734:	2201      	movs	r2, #1
 8000736:	2104      	movs	r1, #4
 8000738:	48cf      	ldr	r0, [pc, #828]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800073a:	f001 fb17 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 800073e:	2200      	movs	r2, #0
 8000740:	2101      	movs	r1, #1
 8000742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000746:	f001 fb11 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 800074a:	2201      	movs	r2, #1
 800074c:	2110      	movs	r1, #16
 800074e:	48ca      	ldr	r0, [pc, #808]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000750:	f001 fb0c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000754:	2201      	movs	r2, #1
 8000756:	2140      	movs	r1, #64	; 0x40
 8000758:	48c7      	ldr	r0, [pc, #796]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800075a:	f001 fb07 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800075e:	2201      	movs	r2, #1
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	48c5      	ldr	r0, [pc, #788]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000764:	f001 fb02 	bl	8001d6c <HAL_GPIO_WritePin>

			}break;
 8000768:	e299      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'B' | 'b':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000774:	f001 fafa 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000778:	2200      	movs	r2, #0
 800077a:	2102      	movs	r1, #2
 800077c:	48be      	ldr	r0, [pc, #760]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800077e:	f001 faf5 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000782:	2201      	movs	r2, #1
 8000784:	2104      	movs	r1, #4
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000788:	f001 faf0 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 800078c:	2201      	movs	r2, #1
 800078e:	2101      	movs	r1, #1
 8000790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000794:	f001 faea 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000798:	2201      	movs	r2, #1
 800079a:	2110      	movs	r1, #16
 800079c:	48b6      	ldr	r0, [pc, #728]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800079e:	f001 fae5 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2140      	movs	r1, #64	; 0x40
 80007a6:	48b4      	ldr	r0, [pc, #720]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007a8:	f001 fae0 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80007ac:	2201      	movs	r2, #1
 80007ae:	2180      	movs	r1, #128	; 0x80
 80007b0:	48b1      	ldr	r0, [pc, #708]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007b2:	f001 fadb 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80007b6:	e272      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'C' | 'c':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007c2:	f001 fad3 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2102      	movs	r1, #2
 80007ca:	48ab      	ldr	r0, [pc, #684]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007cc:	f001 face 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2104      	movs	r1, #4
 80007d4:	48a8      	ldr	r0, [pc, #672]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007d6:	f001 fac9 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80007da:	2201      	movs	r2, #1
 80007dc:	2101      	movs	r1, #1
 80007de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e2:	f001 fac3 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80007e6:	2201      	movs	r2, #1
 80007e8:	2110      	movs	r1, #16
 80007ea:	48a3      	ldr	r0, [pc, #652]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007ec:	f001 fabe 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2140      	movs	r1, #64	; 0x40
 80007f4:	48a0      	ldr	r0, [pc, #640]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80007f6:	f001 fab9 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	489e      	ldr	r0, [pc, #632]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000800:	f001 fab4 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000804:	e24b      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'D' | 'd':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 7180 	mov.w	r1, #256	; 0x100
 800080c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000810:	f001 faac 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000814:	2201      	movs	r2, #1
 8000816:	2102      	movs	r1, #2
 8000818:	4897      	ldr	r0, [pc, #604]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800081a:	f001 faa7 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800081e:	2201      	movs	r2, #1
 8000820:	2104      	movs	r1, #4
 8000822:	4895      	ldr	r0, [pc, #596]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000824:	f001 faa2 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000828:	2201      	movs	r2, #1
 800082a:	2101      	movs	r1, #1
 800082c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000830:	f001 fa9c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000834:	2201      	movs	r2, #1
 8000836:	2110      	movs	r1, #16
 8000838:	488f      	ldr	r0, [pc, #572]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800083a:	f001 fa97 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2140      	movs	r1, #64	; 0x40
 8000842:	488d      	ldr	r0, [pc, #564]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000844:	f001 fa92 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000848:	2201      	movs	r2, #1
 800084a:	2180      	movs	r1, #128	; 0x80
 800084c:	488a      	ldr	r0, [pc, #552]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800084e:	f001 fa8d 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000852:	e224      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'E' | 'e':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 7180 	mov.w	r1, #256	; 0x100
 800085a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800085e:	f001 fa85 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	2102      	movs	r1, #2
 8000866:	4884      	ldr	r0, [pc, #528]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000868:	f001 fa80 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	2104      	movs	r1, #4
 8000870:	4881      	ldr	r0, [pc, #516]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000872:	f001 fa7b 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000876:	2201      	movs	r2, #1
 8000878:	2101      	movs	r1, #1
 800087a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087e:	f001 fa75 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000882:	2201      	movs	r2, #1
 8000884:	2110      	movs	r1, #16
 8000886:	487c      	ldr	r0, [pc, #496]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000888:	f001 fa70 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800088c:	2201      	movs	r2, #1
 800088e:	2140      	movs	r1, #64	; 0x40
 8000890:	4879      	ldr	r0, [pc, #484]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000892:	f001 fa6b 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000896:	2201      	movs	r2, #1
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	4877      	ldr	r0, [pc, #476]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800089c:	f001 fa66 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80008a0:	e1fd      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'F' | 'f':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80008a2:	2201      	movs	r2, #1
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ac:	f001 fa5e 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2102      	movs	r1, #2
 80008b4:	4870      	ldr	r0, [pc, #448]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80008b6:	f001 fa59 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2104      	movs	r1, #4
 80008be:	486e      	ldr	r0, [pc, #440]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80008c0:	f001 fa54 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80008c4:	2200      	movs	r2, #0
 80008c6:	2101      	movs	r1, #1
 80008c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008cc:	f001 fa4e 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2110      	movs	r1, #16
 80008d4:	4868      	ldr	r0, [pc, #416]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80008d6:	f001 fa49 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80008da:	2201      	movs	r2, #1
 80008dc:	2140      	movs	r1, #64	; 0x40
 80008de:	4866      	ldr	r0, [pc, #408]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80008e0:	f001 fa44 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80008e4:	2201      	movs	r2, #1
 80008e6:	2180      	movs	r1, #128	; 0x80
 80008e8:	4863      	ldr	r0, [pc, #396]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80008ea:	f001 fa3f 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80008ee:	e1d6      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'G' | 'g':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008fa:	f001 fa37 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80008fe:	2201      	movs	r2, #1
 8000900:	2102      	movs	r1, #2
 8000902:	485d      	ldr	r0, [pc, #372]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000904:	f001 fa32 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000908:	2201      	movs	r2, #1
 800090a:	2104      	movs	r1, #4
 800090c:	485a      	ldr	r0, [pc, #360]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800090e:	f001 fa2d 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000912:	2201      	movs	r2, #1
 8000914:	2101      	movs	r1, #1
 8000916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091a:	f001 fa27 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800091e:	2200      	movs	r2, #0
 8000920:	2110      	movs	r1, #16
 8000922:	4855      	ldr	r0, [pc, #340]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000924:	f001 fa22 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000928:	2201      	movs	r2, #1
 800092a:	2140      	movs	r1, #64	; 0x40
 800092c:	4852      	ldr	r0, [pc, #328]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800092e:	f001 fa1d 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000932:	2201      	movs	r2, #1
 8000934:	2180      	movs	r1, #128	; 0x80
 8000936:	4850      	ldr	r0, [pc, #320]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000938:	f001 fa18 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 800093c:	e1af      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'H' | 'h':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000948:	f001 fa10 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800094c:	2201      	movs	r2, #1
 800094e:	2102      	movs	r1, #2
 8000950:	4849      	ldr	r0, [pc, #292]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000952:	f001 fa0b 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000956:	2201      	movs	r2, #1
 8000958:	2104      	movs	r1, #4
 800095a:	4847      	ldr	r0, [pc, #284]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800095c:	f001 fa06 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000960:	2200      	movs	r2, #0
 8000962:	2101      	movs	r1, #1
 8000964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000968:	f001 fa00 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 800096c:	2201      	movs	r2, #1
 800096e:	2110      	movs	r1, #16
 8000970:	4841      	ldr	r0, [pc, #260]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000972:	f001 f9fb 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000976:	2201      	movs	r2, #1
 8000978:	2140      	movs	r1, #64	; 0x40
 800097a:	483f      	ldr	r0, [pc, #252]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 800097c:	f001 f9f6 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000980:	2201      	movs	r2, #1
 8000982:	2180      	movs	r1, #128	; 0x80
 8000984:	483c      	ldr	r0, [pc, #240]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000986:	f001 f9f1 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 800098a:	e188      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'I' | 'i':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000996:	f001 f9e9 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 800099a:	2200      	movs	r2, #0
 800099c:	2102      	movs	r1, #2
 800099e:	4836      	ldr	r0, [pc, #216]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009a0:	f001 f9e4 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2104      	movs	r1, #4
 80009a8:	4833      	ldr	r0, [pc, #204]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009aa:	f001 f9df 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2101      	movs	r1, #1
 80009b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b6:	f001 f9d9 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2110      	movs	r1, #16
 80009be:	482e      	ldr	r0, [pc, #184]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009c0:	f001 f9d4 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2140      	movs	r1, #64	; 0x40
 80009c8:	482b      	ldr	r0, [pc, #172]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009ca:	f001 f9cf 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	4829      	ldr	r0, [pc, #164]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009d4:	f001 f9ca 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 80009d8:	e161      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'J' | 'j':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e4:	f001 f9c2 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2102      	movs	r1, #2
 80009ec:	4822      	ldr	r0, [pc, #136]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009ee:	f001 f9bd 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80009f2:	2201      	movs	r2, #1
 80009f4:	2104      	movs	r1, #4
 80009f6:	4820      	ldr	r0, [pc, #128]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 80009f8:	f001 f9b8 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80009fc:	2201      	movs	r2, #1
 80009fe:	2101      	movs	r1, #1
 8000a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a04:	f001 f9b2 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2110      	movs	r1, #16
 8000a0c:	481a      	ldr	r0, [pc, #104]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a0e:	f001 f9ad 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2140      	movs	r1, #64	; 0x40
 8000a16:	4818      	ldr	r0, [pc, #96]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a18:	f001 f9a8 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2180      	movs	r1, #128	; 0x80
 8000a20:	4815      	ldr	r0, [pc, #84]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a22:	f001 f9a3 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000a26:	e13a      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'L' | 'l':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a32:	f001 f99b 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2102      	movs	r1, #2
 8000a3a:	480f      	ldr	r0, [pc, #60]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a3c:	f001 f996 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2104      	movs	r1, #4
 8000a44:	480c      	ldr	r0, [pc, #48]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a46:	f001 f991 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a52:	f001 f98b 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000a56:	2201      	movs	r2, #1
 8000a58:	2110      	movs	r1, #16
 8000a5a:	4807      	ldr	r0, [pc, #28]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a5c:	f001 f986 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000a60:	2201      	movs	r2, #1
 8000a62:	2140      	movs	r1, #64	; 0x40
 8000a64:	4804      	ldr	r0, [pc, #16]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a66:	f001 f981 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2180      	movs	r1, #128	; 0x80
 8000a6e:	4802      	ldr	r0, [pc, #8]	; (8000a78 <app_LetrasADisplay+0x3dc>)
 8000a70:	f001 f97c 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000a74:	e113      	b.n	8000c9e <app_LetrasADisplay+0x602>
 8000a76:	bf00      	nop
 8000a78:	48000800 	.word	0x48000800
			case 'N' | 'n':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a86:	f001 f971 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	4886      	ldr	r0, [pc, #536]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000a90:	f001 f96c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2104      	movs	r1, #4
 8000a98:	4883      	ldr	r0, [pc, #524]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000a9a:	f001 f967 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa6:	f001 f961 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000aaa:	2201      	movs	r2, #1
 8000aac:	2110      	movs	r1, #16
 8000aae:	487e      	ldr	r0, [pc, #504]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000ab0:	f001 f95c 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	487b      	ldr	r0, [pc, #492]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000aba:	f001 f957 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	2180      	movs	r1, #128	; 0x80
 8000ac2:	4879      	ldr	r0, [pc, #484]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000ac4:	f001 f952 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000ac8:	e0e9      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'O' | 'o':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad4:	f001 f94a 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2102      	movs	r1, #2
 8000adc:	4872      	ldr	r0, [pc, #456]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000ade:	f001 f945 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	2104      	movs	r1, #4
 8000ae6:	4870      	ldr	r0, [pc, #448]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000ae8:	f001 f940 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2101      	movs	r1, #1
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af4:	f001 f93a 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000af8:	2201      	movs	r2, #1
 8000afa:	2110      	movs	r1, #16
 8000afc:	486a      	ldr	r0, [pc, #424]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000afe:	f001 f935 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2140      	movs	r1, #64	; 0x40
 8000b06:	4868      	ldr	r0, [pc, #416]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b08:	f001 f930 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2180      	movs	r1, #128	; 0x80
 8000b10:	4865      	ldr	r0, [pc, #404]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b12:	f001 f92b 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000b16:	e0c2      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'R' | 'r':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b22:	f001 f923 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2102      	movs	r1, #2
 8000b2a:	485f      	ldr	r0, [pc, #380]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b2c:	f001 f91e 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2104      	movs	r1, #4
 8000b34:	485c      	ldr	r0, [pc, #368]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b36:	f001 f919 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b42:	f001 f913 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000b46:	2201      	movs	r2, #1
 8000b48:	2110      	movs	r1, #16
 8000b4a:	4857      	ldr	r0, [pc, #348]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b4c:	f001 f90e 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2140      	movs	r1, #64	; 0x40
 8000b54:	4854      	ldr	r0, [pc, #336]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b56:	f001 f909 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2180      	movs	r1, #128	; 0x80
 8000b5e:	4852      	ldr	r0, [pc, #328]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b60:	f001 f904 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000b64:	e09b      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'S' | 's':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000b66:	2201      	movs	r2, #1
 8000b68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b70:	f001 f8fc 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2102      	movs	r1, #2
 8000b78:	484b      	ldr	r0, [pc, #300]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b7a:	f001 f8f7 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2104      	movs	r1, #4
 8000b82:	4849      	ldr	r0, [pc, #292]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b84:	f001 f8f2 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b90:	f001 f8ec 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2110      	movs	r1, #16
 8000b98:	4843      	ldr	r0, [pc, #268]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000b9a:	f001 f8e7 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	2140      	movs	r1, #64	; 0x40
 8000ba2:	4841      	ldr	r0, [pc, #260]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000ba4:	f001 f8e2 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000ba8:	2201      	movs	r2, #1
 8000baa:	2180      	movs	r1, #128	; 0x80
 8000bac:	483e      	ldr	r0, [pc, #248]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000bae:	f001 f8dd 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000bb2:	e074      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'T' | 'r':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bbe:	f001 f8d5 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4838      	ldr	r0, [pc, #224]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000bc8:	f001 f8d0 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2104      	movs	r1, #4
 8000bd0:	4835      	ldr	r0, [pc, #212]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000bd2:	f001 f8cb 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	2101      	movs	r1, #1
 8000bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bde:	f001 f8c5 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000be2:	2201      	movs	r2, #1
 8000be4:	2110      	movs	r1, #16
 8000be6:	4830      	ldr	r0, [pc, #192]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000be8:	f001 f8c0 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000bec:	2201      	movs	r2, #1
 8000bee:	2140      	movs	r1, #64	; 0x40
 8000bf0:	482d      	ldr	r0, [pc, #180]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000bf2:	f001 f8bb 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	482b      	ldr	r0, [pc, #172]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000bfc:	f001 f8b6 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000c00:	e04d      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'U' | 'u':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000c02:	2200      	movs	r2, #0
 8000c04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0c:	f001 f8ae 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000c10:	2201      	movs	r2, #1
 8000c12:	2102      	movs	r1, #2
 8000c14:	4824      	ldr	r0, [pc, #144]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c16:	f001 f8a9 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	2104      	movs	r1, #4
 8000c1e:	4822      	ldr	r0, [pc, #136]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c20:	f001 f8a4 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2101      	movs	r1, #1
 8000c28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2c:	f001 f89e 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2110      	movs	r1, #16
 8000c34:	481c      	ldr	r0, [pc, #112]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c36:	f001 f899 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2140      	movs	r1, #64	; 0x40
 8000c3e:	481a      	ldr	r0, [pc, #104]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c40:	f001 f894 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2180      	movs	r1, #128	; 0x80
 8000c48:	4817      	ldr	r0, [pc, #92]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c4a:	f001 f88f 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000c4e:	e026      	b.n	8000c9e <app_LetrasADisplay+0x602>
			case 'Y' | 'y':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000c50:	2200      	movs	r2, #0
 8000c52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c5a:	f001 f887 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2102      	movs	r1, #2
 8000c62:	4811      	ldr	r0, [pc, #68]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c64:	f001 f882 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	480e      	ldr	r0, [pc, #56]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c6e:	f001 f87d 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000c72:	2201      	movs	r2, #1
 8000c74:	2101      	movs	r1, #1
 8000c76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7a:	f001 f877 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2110      	movs	r1, #16
 8000c82:	4809      	ldr	r0, [pc, #36]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c84:	f001 f872 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2140      	movs	r1, #64	; 0x40
 8000c8c:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c8e:	f001 f86d 	bl	8001d6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2180      	movs	r1, #128	; 0x80
 8000c96:	4804      	ldr	r0, [pc, #16]	; (8000ca8 <app_LetrasADisplay+0x60c>)
 8000c98:	f001 f868 	bl	8001d6c <HAL_GPIO_WritePin>
			}break;
 8000c9c:	bf00      	nop
			default:
			{
				/*No hace nada */
			}
		}
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	48000800 	.word	0x48000800

08000cac <app_LecturaEncoder>:

/* Variables gloables */
uint16_t Primero = 0,Segundo = 0,Tercero = 0,Cuarto = 0, Total = 0;

uint8_t app_LecturaEncoder(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
	/* Inicia el Timer de bajo consumo */
	HAL_LPTIM_Encoder_Start(&hlptim1, 36);
 8000cb2:	2124      	movs	r1, #36	; 0x24
 8000cb4:	4808      	ldr	r0, [pc, #32]	; (8000cd8 <app_LecturaEncoder+0x2c>)
 8000cb6:	f001 f95d 	bl	8001f74 <HAL_LPTIM_Encoder_Start>

	/* Definicion de las variables */
	volatile uint8_t ValorEncoder = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	71fb      	strb	r3, [r7, #7]

	/* Lectura del valor del encoder */
	ValorEncoder = HAL_LPTIM_ReadCounter(&hlptim1)/4;
 8000cbe:	4806      	ldr	r0, [pc, #24]	; (8000cd8 <app_LecturaEncoder+0x2c>)
 8000cc0:	f001 f9a4 	bl	800200c <HAL_LPTIM_ReadCounter>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	71fb      	strb	r3, [r7, #7]


	/*Devuelve valor del encoder*/
	return ValorEncoder;
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	b2db      	uxtb	r3, r3

	/* Desabilita el Encoder */
		HAL_LPTIM_Encoder_Stop(&hlptim1);
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	200000a4 	.word	0x200000a4

08000cdc <app_SeleccionEncoder>:

void app_SeleccionEncoder(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	if(Aumento > 4)
 8000ce0:	4b3b      	ldr	r3, [pc, #236]	; (8000dd0 <app_SeleccionEncoder+0xf4>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	d903      	bls.n	8000cf0 <app_SeleccionEncoder+0x14>
		  {
			  Aumento = 0;
 8000ce8:	4b39      	ldr	r3, [pc, #228]	; (8000dd0 <app_SeleccionEncoder+0xf4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
				  {

				  }
			  }
		  }
}
 8000cee:	e06c      	b.n	8000dca <app_SeleccionEncoder+0xee>
			  switch(Aumento)
 8000cf0:	4b37      	ldr	r3, [pc, #220]	; (8000dd0 <app_SeleccionEncoder+0xf4>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d868      	bhi.n	8000dca <app_SeleccionEncoder+0xee>
 8000cf8:	a201      	add	r2, pc, #4	; (adr r2, 8000d00 <app_SeleccionEncoder+0x24>)
 8000cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfe:	bf00      	nop
 8000d00:	08000d15 	.word	0x08000d15
 8000d04:	08000d39 	.word	0x08000d39
 8000d08:	08000d6b 	.word	0x08000d6b
 8000d0c:	08000d9b 	.word	0x08000d9b
 8000d10:	08000dc9 	.word	0x08000dc9
					  Primero = app_LecturaEncoder()*1000;
 8000d14:	f7ff ffca 	bl	8000cac <app_LecturaEncoder>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	0152      	lsls	r2, r2, #5
 8000d20:	1ad2      	subs	r2, r2, r3
 8000d22:	0092      	lsls	r2, r2, #2
 8000d24:	4413      	add	r3, r2
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	b29a      	uxth	r2, r3
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <app_SeleccionEncoder+0xf8>)
 8000d2c:	801a      	strh	r2, [r3, #0]
					  Total = Primero;
 8000d2e:	4b29      	ldr	r3, [pc, #164]	; (8000dd4 <app_SeleccionEncoder+0xf8>)
 8000d30:	881a      	ldrh	r2, [r3, #0]
 8000d32:	4b29      	ldr	r3, [pc, #164]	; (8000dd8 <app_SeleccionEncoder+0xfc>)
 8000d34:	801a      	strh	r2, [r3, #0]
				  }break;
 8000d36:	e048      	b.n	8000dca <app_SeleccionEncoder+0xee>
					  Segundo = app_LecturaEncoder()*100;
 8000d38:	f7ff ffb8 	bl	8000cac <app_LecturaEncoder>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	461a      	mov	r2, r3
 8000d42:	0092      	lsls	r2, r2, #2
 8000d44:	4413      	add	r3, r2
 8000d46:	461a      	mov	r2, r3
 8000d48:	0091      	lsls	r1, r2, #2
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	4413      	add	r3, r2
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <app_SeleccionEncoder+0x100>)
 8000d56:	801a      	strh	r2, [r3, #0]
					  Total = Primero +Segundo;
 8000d58:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <app_SeleccionEncoder+0xf8>)
 8000d5a:	881a      	ldrh	r2, [r3, #0]
 8000d5c:	4b1f      	ldr	r3, [pc, #124]	; (8000ddc <app_SeleccionEncoder+0x100>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	4413      	add	r3, r2
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <app_SeleccionEncoder+0xfc>)
 8000d66:	801a      	strh	r2, [r3, #0]
				  }break;
 8000d68:	e02f      	b.n	8000dca <app_SeleccionEncoder+0xee>
					  Tercero = app_LecturaEncoder()*10;
 8000d6a:	f7ff ff9f 	bl	8000cac <app_LecturaEncoder>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	461a      	mov	r2, r3
 8000d74:	0092      	lsls	r2, r2, #2
 8000d76:	4413      	add	r3, r2
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <app_SeleccionEncoder+0x104>)
 8000d7e:	801a      	strh	r2, [r3, #0]
					  Total = Primero +Segundo+Tercero;
 8000d80:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <app_SeleccionEncoder+0xf8>)
 8000d82:	881a      	ldrh	r2, [r3, #0]
 8000d84:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <app_SeleccionEncoder+0x100>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	4413      	add	r3, r2
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <app_SeleccionEncoder+0x104>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	4413      	add	r3, r2
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	4b10      	ldr	r3, [pc, #64]	; (8000dd8 <app_SeleccionEncoder+0xfc>)
 8000d96:	801a      	strh	r2, [r3, #0]
				  }break;
 8000d98:	e017      	b.n	8000dca <app_SeleccionEncoder+0xee>
					  Cuarto = app_LecturaEncoder()*1;
 8000d9a:	f7ff ff87 	bl	8000cac <app_LecturaEncoder>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <app_SeleccionEncoder+0x108>)
 8000da4:	801a      	strh	r2, [r3, #0]
					  Total = Primero +Segundo+Tercero+Cuarto;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <app_SeleccionEncoder+0xf8>)
 8000da8:	881a      	ldrh	r2, [r3, #0]
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <app_SeleccionEncoder+0x100>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <app_SeleccionEncoder+0x104>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	4413      	add	r3, r2
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <app_SeleccionEncoder+0x108>)
 8000dbc:	881b      	ldrh	r3, [r3, #0]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <app_SeleccionEncoder+0xfc>)
 8000dc4:	801a      	strh	r2, [r3, #0]
				  }break;
 8000dc6:	e000      	b.n	8000dca <app_SeleccionEncoder+0xee>
				  }break;
 8000dc8:	bf00      	nop
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000096 	.word	0x20000096
 8000dd4:	2000008c 	.word	0x2000008c
 8000dd8:	20000094 	.word	0x20000094
 8000ddc:	2000008e 	.word	0x2000008e
 8000de0:	20000090 	.word	0x20000090
 8000de4:	20000092 	.word	0x20000092

08000de8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */
/* Variables globales */

uint8_t Aumento = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_pin == Boton_encoder_Pin)
 8000df2:	88fb      	ldrh	r3, [r7, #6]
 8000df4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000df8:	d10a      	bne.n	8000e10 <HAL_GPIO_EXTI_Callback+0x28>
	{
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dfe:	4806      	ldr	r0, [pc, #24]	; (8000e18 <HAL_GPIO_EXTI_Callback+0x30>)
 8000e00:	f000 ffcc 	bl	8001d9c <HAL_GPIO_TogglePin>
		Aumento++;
 8000e04:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <HAL_GPIO_EXTI_Callback+0x34>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <HAL_GPIO_EXTI_Callback+0x34>)
 8000e0e:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		/* No realiza ninguna funcion */
	}
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	48000400 	.word	0x48000400
 8000e1c:	20000096 	.word	0x20000096

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e24:	f000 fc8b 	bl	800173e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e28:	f000 f816 	bl	8000e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2c:	f000 f946 	bl	80010bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e30:	f000 f914 	bl	800105c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000e34:	f000 f8c4 	bl	8000fc0 <MX_TIM2_Init>
  MX_LPTIM1_Init();
 8000e38:	f000 f88c 	bl	8000f54 <MX_LPTIM1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//  app_Tacometro();
	  app_SeleccionEncoder();
 8000e3c:	f7ff ff4e 	bl	8000cdc <app_SeleccionEncoder>
	  printf("Total: %d \r \n",Total);
 8000e40:	4b03      	ldr	r3, [pc, #12]	; (8000e50 <main+0x30>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	4619      	mov	r1, r3
 8000e46:	4803      	ldr	r0, [pc, #12]	; (8000e54 <main+0x34>)
 8000e48:	f003 fbfc 	bl	8004644 <iprintf>
	  app_SeleccionEncoder();
 8000e4c:	e7f6      	b.n	8000e3c <main+0x1c>
 8000e4e:	bf00      	nop
 8000e50:	20000094 	.word	0x20000094
 8000e54:	08005424 	.word	0x08005424

08000e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b0a4      	sub	sp, #144	; 0x90
 8000e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e62:	2244      	movs	r2, #68	; 0x44
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f003 fbe4 	bl	8004634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2234      	movs	r2, #52	; 0x34
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f003 fbd6 	bl	8004634 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000e88:	f001 fa26 	bl	80022d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000e8c:	4b30      	ldr	r3, [pc, #192]	; (8000f50 <SystemClock_Config+0xf8>)
 8000e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e92:	4a2f      	ldr	r2, [pc, #188]	; (8000f50 <SystemClock_Config+0xf8>)
 8000e94:	f023 0318 	bic.w	r3, r3, #24
 8000e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e9c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ea0:	f001 fa38 	bl	8002314 <HAL_PWREx_ControlVoltageScaling>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000eaa:	f000 f9e7 	bl	800127c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000eae:	2314      	movs	r3, #20
 8000eb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ebe:	2360      	movs	r3, #96	; 0x60
 8000ec0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 45;
 8000ed0:	232d      	movs	r3, #45	; 0x2d
 8000ed2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000edc:	2304      	movs	r3, #4
 8000ede:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f001 fa6a 	bl	80023c0 <HAL_RCC_OscConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ef2:	f000 f9c3 	bl	800127c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efa:	2303      	movs	r3, #3
 8000efc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f0c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f10:	2102      	movs	r1, #2
 8000f12:	4618      	mov	r0, r3
 8000f14:	f001 feba 	bl	8002c8c <HAL_RCC_ClockConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000f1e:	f000 f9ad 	bl	800127c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPTIM1;
 8000f22:	f240 2302 	movw	r3, #514	; 0x202
 8000f26:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4618      	mov	r0, r3
 8000f34:	f002 f8ae 	bl	8003094 <HAL_RCCEx_PeriphCLKConfig>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000f3e:	f000 f99d 	bl	800127c <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000f42:	f002 fa2d 	bl	80033a0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000f46:	bf00      	nop
 8000f48:	3790      	adds	r7, #144	; 0x90
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8000f58:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f5a:	4a18      	ldr	r2, [pc, #96]	; (8000fbc <MX_LPTIM1_Init+0x68>)
 8000f5c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8000f5e:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING_FALLING;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_2TRANSITIONS;
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f72:	2208      	movs	r2, #8
 8000f74:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000f76:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f7c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f8c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000f90:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	631a      	str	r2, [r3, #48]	; 0x30
  hlptim1.Init.RepetitionCounter = 200;
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000fa0:	22c8      	movs	r2, #200	; 0xc8
 8000fa2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_LPTIM1_Init+0x64>)
 8000fa6:	f000 ff2b 	bl	8001e00 <HAL_LPTIM_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_LPTIM1_Init+0x60>
  {
    Error_Handler();
 8000fb0:	f000 f964 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200000a4 	.word	0x200000a4
 8000fbc:	40007c00 	.word	0x40007c00

08000fc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fde:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <MX_TIM2_Init+0x98>)
 8000fe0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fe4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 45000-1;
 8000fe6:	4b1c      	ldr	r3, [pc, #112]	; (8001058 <MX_TIM2_Init+0x98>)
 8000fe8:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8000fec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	; (8001058 <MX_TIM2_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	; (8001058 <MX_TIM2_Init+0x98>)
 8000ff6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ffa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <MX_TIM2_Init+0x98>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <MX_TIM2_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001008:	4813      	ldr	r0, [pc, #76]	; (8001058 <MX_TIM2_Init+0x98>)
 800100a:	f002 f9d9 	bl	80033c0 <HAL_TIM_Base_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001014:	f000 f932 	bl	800127c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800101e:	f107 0310 	add.w	r3, r7, #16
 8001022:	4619      	mov	r1, r3
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <MX_TIM2_Init+0x98>)
 8001026:	f002 fb15 	bl	8003654 <HAL_TIM_ConfigClockSource>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001030:	f000 f924 	bl	800127c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	; (8001058 <MX_TIM2_Init+0x98>)
 8001042:	f002 fcf1 	bl	8003a28 <HAL_TIMEx_MasterConfigSynchronization>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800104c:	f000 f916 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	200000e0 	.word	0x200000e0

0800105c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001060:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001062:	4a15      	ldr	r2, [pc, #84]	; (80010b8 <MX_USART2_UART_Init+0x5c>)
 8001064:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001066:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001068:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800106c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001082:	220c      	movs	r2, #12
 8001084:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800108c:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001092:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800109e:	4805      	ldr	r0, [pc, #20]	; (80010b4 <MX_USART2_UART_Init+0x58>)
 80010a0:	f002 fd46 	bl	8003b30 <HAL_UART_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010aa:	f000 f8e7 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000134 	.word	0x20000134
 80010b8:	40004400 	.word	0x40004400

080010bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	4b5c      	ldr	r3, [pc, #368]	; (8001244 <MX_GPIO_Init+0x188>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d6:	4a5b      	ldr	r2, [pc, #364]	; (8001244 <MX_GPIO_Init+0x188>)
 80010d8:	f043 0304 	orr.w	r3, r3, #4
 80010dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010de:	4b59      	ldr	r3, [pc, #356]	; (8001244 <MX_GPIO_Init+0x188>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	613b      	str	r3, [r7, #16]
 80010e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ea:	4b56      	ldr	r3, [pc, #344]	; (8001244 <MX_GPIO_Init+0x188>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ee:	4a55      	ldr	r2, [pc, #340]	; (8001244 <MX_GPIO_Init+0x188>)
 80010f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010f6:	4b53      	ldr	r3, [pc, #332]	; (8001244 <MX_GPIO_Init+0x188>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	4b50      	ldr	r3, [pc, #320]	; (8001244 <MX_GPIO_Init+0x188>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001106:	4a4f      	ldr	r2, [pc, #316]	; (8001244 <MX_GPIO_Init+0x188>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800110e:	4b4d      	ldr	r3, [pc, #308]	; (8001244 <MX_GPIO_Init+0x188>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	4b4a      	ldr	r3, [pc, #296]	; (8001244 <MX_GPIO_Init+0x188>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111e:	4a49      	ldr	r2, [pc, #292]	; (8001244 <MX_GPIO_Init+0x188>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001126:	4b47      	ldr	r3, [pc, #284]	; (8001244 <MX_GPIO_Init+0x188>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8001138:	4843      	ldr	r0, [pc, #268]	; (8001248 <MX_GPIO_Init+0x18c>)
 800113a:	f000 fe17 	bl	8001d6c <HAL_GPIO_WritePin>
                          |Segmento_G_Pin|Segmento_H_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 800113e:	2200      	movs	r2, #0
 8001140:	f241 5131 	movw	r1, #5425	; 0x1531
 8001144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001148:	f000 fe10 	bl	8001d6c <HAL_GPIO_WritePin>
                          |Display_0_Pin|Display_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|Display_3_Pin|Display_2_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	f242 0130 	movw	r1, #8240	; 0x2030
 8001152:	483e      	ldr	r0, [pc, #248]	; (800124c <MX_GPIO_Init+0x190>)
 8001154:	f000 fe0a 	bl	8001d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Boton_azul_Pin */
  GPIO_InitStruct.Pin = Boton_azul_Pin;
 8001158:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800115c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800115e:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <MX_GPIO_Init+0x194>)
 8001160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Boton_azul_GPIO_Port, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4836      	ldr	r0, [pc, #216]	; (8001248 <MX_GPIO_Init+0x18c>)
 800116e:	f000 fc8b 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : Segmento_B_Pin Segmento_C_Pin Segmento_E_Pin Segmento_F_Pin 
                           Segmento_G_Pin Segmento_H_Pin */
  GPIO_InitStruct.Pin = Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 8001172:	f44f 73eb 	mov.w	r3, #470	; 0x1d6
 8001176:	617b      	str	r3, [r7, #20]
                          |Segmento_G_Pin|Segmento_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	482f      	ldr	r0, [pc, #188]	; (8001248 <MX_GPIO_Init+0x18c>)
 800118c:	f000 fc7c 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : Segmento_D_Pin SMPS_EN_Pin SMPS_V1_Pin Segmento_A_Pin 
                           Display_0_Pin Display_1_Pin */
  GPIO_InitStruct.Pin = Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 8001190:	f241 5331 	movw	r3, #5425	; 0x1531
 8001194:	617b      	str	r3, [r7, #20]
                          |Display_0_Pin|Display_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ac:	f000 fc6c 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin Display_3_Pin Display_2_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|Display_3_Pin|Display_2_Pin;
 80011b0:	f242 0330 	movw	r3, #8240	; 0x2030
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b6:	2301      	movs	r3, #1
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4619      	mov	r1, r3
 80011c8:	4820      	ldr	r0, [pc, #128]	; (800124c <MX_GPIO_Init+0x190>)
 80011ca:	f000 fc5d 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : Detener_Pin */
  GPIO_InitStruct.Pin = Detener_Pin;
 80011ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d8:	2301      	movs	r3, #1
 80011da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Detener_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4619      	mov	r1, r3
 80011e2:	4819      	ldr	r0, [pc, #100]	; (8001248 <MX_GPIO_Init+0x18c>)
 80011e4:	f000 fc50 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : Entrada_Pin */
  GPIO_InitStruct.Pin = Entrada_Pin;
 80011e8:	2340      	movs	r3, #64	; 0x40
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Entrada_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	4814      	ldr	r0, [pc, #80]	; (800124c <MX_GPIO_Init+0x190>)
 80011fc:	f000 fc44 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : Boton_encoder_Pin */
  GPIO_InitStruct.Pin = Boton_encoder_Pin;
 8001200:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001206:	4b13      	ldr	r3, [pc, #76]	; (8001254 <MX_GPIO_Init+0x198>)
 8001208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Boton_encoder_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	480d      	ldr	r0, [pc, #52]	; (800124c <MX_GPIO_Init+0x190>)
 8001216:	f000 fc37 	bl	8001a88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2017      	movs	r0, #23
 8001220:	f000 fbfb 	bl	8001a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001224:	2017      	movs	r0, #23
 8001226:	f000 fc14 	bl	8001a52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2028      	movs	r0, #40	; 0x28
 8001230:	f000 fbf3 	bl	8001a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001234:	2028      	movs	r0, #40	; 0x28
 8001236:	f000 fc0c 	bl	8001a52 <HAL_NVIC_EnableIRQ>

}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	; 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000
 8001248:	48000800 	.word	0x48000800
 800124c:	48000400 	.word	0x48000400
 8001250:	10210000 	.word	0x10210000
 8001254:	10110000 	.word	0x10110000

08001258 <__io_putchar>:
 * @brief Retargets the C library printf function to the USART.
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 /* Place your implementation of fputc here */
 /* e.g. write a character to the USART2 and Loop until the end of transmission */
 HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001260:	1d39      	adds	r1, r7, #4
 8001262:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001266:	2201      	movs	r2, #1
 8001268:	4803      	ldr	r0, [pc, #12]	; (8001278 <__io_putchar+0x20>)
 800126a:	f002 fcaf 	bl	8003bcc <HAL_UART_Transmit>

return ch;
 800126e:	687b      	ldr	r3, [r7, #4]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000134 	.word	0x20000134

0800127c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_MspInit+0x44>)
 8001294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001296:	4a0e      	ldr	r2, [pc, #56]	; (80012d0 <HAL_MspInit+0x44>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6613      	str	r3, [r2, #96]	; 0x60
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <HAL_MspInit+0x44>)
 80012a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <HAL_MspInit+0x44>)
 80012ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ae:	4a08      	ldr	r2, [pc, #32]	; (80012d0 <HAL_MspInit+0x44>)
 80012b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b4:	6593      	str	r3, [r2, #88]	; 0x58
 80012b6:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_MspInit+0x44>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	; 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  if(hlptim->Instance==LPTIM1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a25      	ldr	r2, [pc, #148]	; (8001388 <HAL_LPTIM_MspInit+0xb4>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d143      	bne.n	800137e <HAL_LPTIM_MspInit+0xaa>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80012f6:	4b25      	ldr	r3, [pc, #148]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 80012f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012fa:	4a24      	ldr	r2, [pc, #144]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 80012fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001300:	6593      	str	r3, [r2, #88]	; 0x58
 8001302:	4b22      	ldr	r3, [pc, #136]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001306:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800130e:	4b1f      	ldr	r3, [pc, #124]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a1e      	ldr	r2, [pc, #120]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b1c      	ldr	r3, [pc, #112]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0304 	and.w	r3, r3, #4
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	4a18      	ldr	r2, [pc, #96]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <HAL_LPTIM_MspInit+0xb8>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration    
    PC0     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800133e:	2301      	movs	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001346:	2301      	movs	r3, #1
 8001348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800134e:	2301      	movs	r3, #1
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	480d      	ldr	r0, [pc, #52]	; (8001390 <HAL_LPTIM_MspInit+0xbc>)
 800135a:	f000 fb95 	bl	8001a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001366:	2301      	movs	r3, #1
 8001368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800136e:	2301      	movs	r3, #1
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	4619      	mov	r1, r3
 8001378:	4806      	ldr	r0, [pc, #24]	; (8001394 <HAL_LPTIM_MspInit+0xc0>)
 800137a:	f000 fb85 	bl	8001a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800137e:	bf00      	nop
 8001380:	3728      	adds	r7, #40	; 0x28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40007c00 	.word	0x40007c00
 800138c:	40021000 	.word	0x40021000
 8001390:	48000800 	.word	0x48000800
 8001394:	48000400 	.word	0x48000400

08001398 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013a8:	d113      	bne.n	80013d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <HAL_TIM_Base_MspInit+0x44>)
 80013ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <HAL_TIM_Base_MspInit+0x44>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6593      	str	r3, [r2, #88]	; 0x58
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_TIM_Base_MspInit+0x44>)
 80013b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	201c      	movs	r0, #28
 80013c8:	f000 fb27 	bl	8001a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013cc:	201c      	movs	r0, #28
 80013ce:	f000 fb40 	bl	8001a52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000

080013e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a17      	ldr	r2, [pc, #92]	; (800145c <HAL_UART_MspInit+0x7c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d128      	bne.n	8001454 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001402:	4b17      	ldr	r3, [pc, #92]	; (8001460 <HAL_UART_MspInit+0x80>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001406:	4a16      	ldr	r2, [pc, #88]	; (8001460 <HAL_UART_MspInit+0x80>)
 8001408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800140c:	6593      	str	r3, [r2, #88]	; 0x58
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <HAL_UART_MspInit+0x80>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <HAL_UART_MspInit+0x80>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141e:	4a10      	ldr	r2, [pc, #64]	; (8001460 <HAL_UART_MspInit+0x80>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001426:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <HAL_UART_MspInit+0x80>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001432:	230c      	movs	r3, #12
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001442:	2307      	movs	r3, #7
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001450:	f000 fb1a 	bl	8001a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	; 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40004400 	.word	0x40004400
 8001460:	40021000 	.word	0x40021000

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  char mensaje[]= {'e','r','r','o'};
 800147a:	4b14      	ldr	r3, [pc, #80]	; (80014cc <HardFault_Handler+0x58>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	607b      	str	r3, [r7, #4]
	  app_SeleccionDisplay(0);
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff f875 	bl	8000570 <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[0]);
 8001486:	793b      	ldrb	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f907 	bl	800069c <app_LetrasADisplay>
	  HAL_Delay(3);
 800148e:	2003      	movs	r0, #3
 8001490:	f000 f9c6 	bl	8001820 <HAL_Delay>
	  app_SeleccionDisplay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f7ff f86b 	bl	8000570 <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[1]);
 800149a:	797b      	ldrb	r3, [r7, #5]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f8fd 	bl	800069c <app_LetrasADisplay>
	  HAL_Delay(3);
 80014a2:	2003      	movs	r0, #3
 80014a4:	f000 f9bc 	bl	8001820 <HAL_Delay>
	  app_SeleccionDisplay(2);
 80014a8:	2002      	movs	r0, #2
 80014aa:	f7ff f861 	bl	8000570 <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[2]);
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff f8f3 	bl	800069c <app_LetrasADisplay>
	  HAL_Delay(3);
 80014b6:	2003      	movs	r0, #3
 80014b8:	f000 f9b2 	bl	8001820 <HAL_Delay>
	  app_SeleccionDisplay(3);
 80014bc:	2003      	movs	r0, #3
 80014be:	f7ff f857 	bl	8000570 <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[3]);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff f8e9 	bl	800069c <app_LetrasADisplay>
  {
 80014ca:	e7d6      	b.n	800147a <HardFault_Handler+0x6>
 80014cc:	08005434 	.word	0x08005434

080014d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <MemManage_Handler+0x4>

080014d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <BusFault_Handler+0x4>

080014dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <UsageFault_Handler+0x4>

080014e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001510:	f000 f968 	bl	80017e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800151c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001520:	f000 fc56 	bl	8001dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}

08001528 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800152c:	4802      	ldr	r0, [pc, #8]	; (8001538 <TIM2_IRQHandler+0x10>)
 800152e:	f001 ff72 	bl	8003416 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000e0 	.word	0x200000e0

0800153c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001540:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001544:	f000 fc44 	bl	8001dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}

0800154c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
 800155c:	e00a      	b.n	8001574 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800155e:	f3af 8000 	nop.w
 8001562:	4601      	mov	r1, r0
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	60ba      	str	r2, [r7, #8]
 800156a:	b2ca      	uxtb	r2, r1
 800156c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	dbf0      	blt.n	800155e <_read+0x12>
	}

return len;
 800157c:	687b      	ldr	r3, [r7, #4]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b086      	sub	sp, #24
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
 8001596:	e009      	b.n	80015ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	1c5a      	adds	r2, r3, #1
 800159c:	60ba      	str	r2, [r7, #8]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fe59 	bl	8001258 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	3301      	adds	r3, #1
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	dbf1      	blt.n	8001598 <_write+0x12>
	}
	return len;
 80015b4:	687b      	ldr	r3, [r7, #4]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <_close>:

int _close(int file)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
	return -1;
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
 80015de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e6:	605a      	str	r2, [r3, #4]
	return 0;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <_isatty>:

int _isatty(int file)
{
 80015f6:	b480      	push	{r7}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
	return 1;
 80015fe:	2301      	movs	r3, #1
}
 8001600:	4618      	mov	r0, r3
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
	return 0;
 8001618:	2300      	movs	r3, #0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
	...

08001628 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001630:	4b11      	ldr	r3, [pc, #68]	; (8001678 <_sbrk+0x50>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d102      	bne.n	800163e <_sbrk+0x16>
		heap_end = &end;
 8001638:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <_sbrk+0x50>)
 800163a:	4a10      	ldr	r2, [pc, #64]	; (800167c <_sbrk+0x54>)
 800163c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <_sbrk+0x50>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001644:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <_sbrk+0x50>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4413      	add	r3, r2
 800164c:	466a      	mov	r2, sp
 800164e:	4293      	cmp	r3, r2
 8001650:	d907      	bls.n	8001662 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001652:	f002 ffc5 	bl	80045e0 <__errno>
 8001656:	4602      	mov	r2, r0
 8001658:	230c      	movs	r3, #12
 800165a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800165c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001660:	e006      	b.n	8001670 <_sbrk+0x48>
	}

	heap_end += incr;
 8001662:	4b05      	ldr	r3, [pc, #20]	; (8001678 <_sbrk+0x50>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	4a03      	ldr	r2, [pc, #12]	; (8001678 <_sbrk+0x50>)
 800166c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800166e:	68fb      	ldr	r3, [r7, #12]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000098 	.word	0x20000098
 800167c:	200001c0 	.word	0x200001c0

08001680 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <SystemInit+0x64>)
 8001686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800168a:	4a16      	ldr	r2, [pc, #88]	; (80016e4 <SystemInit+0x64>)
 800168c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001690:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <SystemInit+0x68>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <SystemInit+0x68>)
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <SystemInit+0x68>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <SystemInit+0x68>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a0f      	ldr	r2, [pc, #60]	; (80016e8 <SystemInit+0x68>)
 80016ac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80016b0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80016b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <SystemInit+0x68>)
 80016b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016bc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <SystemInit+0x68>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a09      	ldr	r2, [pc, #36]	; (80016e8 <SystemInit+0x68>)
 80016c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <SystemInit+0x68>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <SystemInit+0x64>)
 80016d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016d6:	609a      	str	r2, [r3, #8]
#endif
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	e000ed00 	.word	0xe000ed00
 80016e8:	40021000 	.word	0x40021000

080016ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001724 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80016f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80016f2:	e003      	b.n	80016fc <LoopCopyDataInit>

080016f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80016f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80016f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80016fa:	3104      	adds	r1, #4

080016fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <LoopForever+0xa>)
	ldr	r3, =_edata
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001700:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001702:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001704:	d3f6      	bcc.n	80016f4 <CopyDataInit>
	ldr	r2, =_sbss
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001708:	e002      	b.n	8001710 <LoopFillZerobss>

0800170a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800170a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800170c:	f842 3b04 	str.w	r3, [r2], #4

08001710 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001710:	4b09      	ldr	r3, [pc, #36]	; (8001738 <LoopForever+0x16>)
	cmp	r2, r3
 8001712:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001714:	d3f9      	bcc.n	800170a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001716:	f7ff ffb3 	bl	8001680 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800171a:	f002 ff67 	bl	80045ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800171e:	f7ff fb7f 	bl	8000e20 <main>

08001722 <LoopForever>:

LoopForever:
    b LoopForever
 8001722:	e7fe      	b.n	8001722 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001724:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8001728:	08005528 	.word	0x08005528
	ldr	r0, =_sdata
 800172c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001730:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8001734:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001738:	200001bc 	.word	0x200001bc

0800173c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800173c:	e7fe      	b.n	800173c <ADC1_2_IRQHandler>

0800173e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001744:	2300      	movs	r3, #0
 8001746:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 f95b 	bl	8001a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800174e:	2000      	movs	r0, #0
 8001750:	f000 f80e 	bl	8001770 <HAL_InitTick>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d002      	beq.n	8001760 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	e001      	b.n	8001764 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001760:	f7ff fd94 	bl	800128c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001764:	79fb      	ldrb	r3, [r7, #7]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800177c:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <HAL_InitTick+0x68>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d022      	beq.n	80017ca <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <HAL_InitTick+0x6c>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <HAL_InitTick+0x68>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001790:	fbb1 f3f3 	udiv	r3, r1, r3
 8001794:	fbb2 f3f3 	udiv	r3, r2, r3
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f968 	bl	8001a6e <HAL_SYSTICK_Config>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10f      	bne.n	80017c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b0f      	cmp	r3, #15
 80017a8:	d809      	bhi.n	80017be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017aa:	2200      	movs	r2, #0
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017b2:	f000 f932 	bl	8001a1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017b6:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <HAL_InitTick+0x70>)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	e007      	b.n	80017ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	e004      	b.n	80017ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	e001      	b.n	80017ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000008 	.word	0x20000008
 80017dc:	20000000 	.word	0x20000000
 80017e0:	20000004 	.word	0x20000004

080017e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_IncTick+0x1c>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <HAL_IncTick+0x20>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4413      	add	r3, r2
 80017f2:	4a03      	ldr	r2, [pc, #12]	; (8001800 <HAL_IncTick+0x1c>)
 80017f4:	6013      	str	r3, [r2, #0]
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	200001b4 	.word	0x200001b4
 8001804:	20000008 	.word	0x20000008

08001808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	200001b4 	.word	0x200001b4

08001820 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001828:	f7ff ffee 	bl	8001808 <HAL_GetTick>
 800182c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001838:	d004      	beq.n	8001844 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <HAL_Delay+0x40>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4413      	add	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001844:	bf00      	nop
 8001846:	f7ff ffdf 	bl	8001808 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	429a      	cmp	r2, r3
 8001854:	d8f7      	bhi.n	8001846 <HAL_Delay+0x26>
  {
  }
}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000008 	.word	0x20000008

08001864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800188c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001896:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	60d3      	str	r3, [r2, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b0:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <__NVIC_GetPriorityGrouping+0x18>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	f003 0307 	and.w	r3, r3, #7
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db0b      	blt.n	80018f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	4907      	ldr	r1, [pc, #28]	; (8001900 <__NVIC_EnableIRQ+0x38>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db0a      	blt.n	800192e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	490c      	ldr	r1, [pc, #48]	; (8001950 <__NVIC_SetPriority+0x4c>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	0112      	lsls	r2, r2, #4
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	440b      	add	r3, r1
 8001928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800192c:	e00a      	b.n	8001944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4908      	ldr	r1, [pc, #32]	; (8001954 <__NVIC_SetPriority+0x50>)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	3b04      	subs	r3, #4
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	440b      	add	r3, r1
 8001942:	761a      	strb	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000e100 	.word	0xe000e100
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	; 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f1c3 0307 	rsb	r3, r3, #7
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf28      	it	cs
 8001976:	2304      	movcs	r3, #4
 8001978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3304      	adds	r3, #4
 800197e:	2b06      	cmp	r3, #6
 8001980:	d902      	bls.n	8001988 <NVIC_EncodePriority+0x30>
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3b03      	subs	r3, #3
 8001986:	e000      	b.n	800198a <NVIC_EncodePriority+0x32>
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43d9      	mvns	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	4313      	orrs	r3, r2
         );
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3724      	adds	r7, #36	; 0x24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019d0:	d301      	bcc.n	80019d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00f      	b.n	80019f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019d6:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <SysTick_Config+0x40>)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019de:	210f      	movs	r1, #15
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019e4:	f7ff ff8e 	bl	8001904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e8:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <SysTick_Config+0x40>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ee:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <SysTick_Config+0x40>)
 80019f0:	2207      	movs	r2, #7
 80019f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	e000e010 	.word	0xe000e010

08001a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff ff29 	bl	8001864 <__NVIC_SetPriorityGrouping>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4603      	mov	r3, r0
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
 8001a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a2c:	f7ff ff3e 	bl	80018ac <__NVIC_GetPriorityGrouping>
 8001a30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	68b9      	ldr	r1, [r7, #8]
 8001a36:	6978      	ldr	r0, [r7, #20]
 8001a38:	f7ff ff8e 	bl	8001958 <NVIC_EncodePriority>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a42:	4611      	mov	r1, r2
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff ff5d 	bl	8001904 <__NVIC_SetPriority>
}
 8001a4a:	bf00      	nop
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff31 	bl	80018c8 <__NVIC_EnableIRQ>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff ffa2 	bl	80019c0 <SysTick_Config>
 8001a7c:	4603      	mov	r3, r0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b087      	sub	sp, #28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a96:	e14e      	b.n	8001d36 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 8140 	beq.w	8001d30 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d00b      	beq.n	8001ad0 <HAL_GPIO_Init+0x48>
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d007      	beq.n	8001ad0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ac4:	2b11      	cmp	r3, #17
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b12      	cmp	r3, #18
 8001ace:	d130      	bne.n	8001b32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	2203      	movs	r2, #3
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b06:	2201      	movs	r2, #1
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	4013      	ands	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	091b      	lsrs	r3, r3, #4
 8001b1c:	f003 0201 	and.w	r2, r3, #1
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43db      	mvns	r3, r3
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4013      	ands	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0xea>
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b12      	cmp	r3, #18
 8001b70:	d123      	bne.n	8001bba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	08da      	lsrs	r2, r3, #3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	3208      	adds	r2, #8
 8001b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f003 0307 	and.w	r3, r3, #7
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	220f      	movs	r2, #15
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	691a      	ldr	r2, [r3, #16]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	08da      	lsrs	r2, r3, #3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3208      	adds	r2, #8
 8001bb4:	6939      	ldr	r1, [r7, #16]
 8001bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0203 	and.w	r2, r3, #3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 809a 	beq.w	8001d30 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfc:	4b55      	ldr	r3, [pc, #340]	; (8001d54 <HAL_GPIO_Init+0x2cc>)
 8001bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c00:	4a54      	ldr	r2, [pc, #336]	; (8001d54 <HAL_GPIO_Init+0x2cc>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6613      	str	r3, [r2, #96]	; 0x60
 8001c08:	4b52      	ldr	r3, [pc, #328]	; (8001d54 <HAL_GPIO_Init+0x2cc>)
 8001c0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c14:	4a50      	ldr	r2, [pc, #320]	; (8001d58 <HAL_GPIO_Init+0x2d0>)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f003 0303 	and.w	r3, r3, #3
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	220f      	movs	r2, #15
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c3e:	d013      	beq.n	8001c68 <HAL_GPIO_Init+0x1e0>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a46      	ldr	r2, [pc, #280]	; (8001d5c <HAL_GPIO_Init+0x2d4>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d00d      	beq.n	8001c64 <HAL_GPIO_Init+0x1dc>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a45      	ldr	r2, [pc, #276]	; (8001d60 <HAL_GPIO_Init+0x2d8>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d007      	beq.n	8001c60 <HAL_GPIO_Init+0x1d8>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a44      	ldr	r2, [pc, #272]	; (8001d64 <HAL_GPIO_Init+0x2dc>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d101      	bne.n	8001c5c <HAL_GPIO_Init+0x1d4>
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e006      	b.n	8001c6a <HAL_GPIO_Init+0x1e2>
 8001c5c:	2307      	movs	r3, #7
 8001c5e:	e004      	b.n	8001c6a <HAL_GPIO_Init+0x1e2>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e002      	b.n	8001c6a <HAL_GPIO_Init+0x1e2>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e000      	b.n	8001c6a <HAL_GPIO_Init+0x1e2>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	f002 0203 	and.w	r2, r2, #3
 8001c70:	0092      	lsls	r2, r2, #2
 8001c72:	4093      	lsls	r3, r2
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c7a:	4937      	ldr	r1, [pc, #220]	; (8001d58 <HAL_GPIO_Init+0x2d0>)
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	089b      	lsrs	r3, r3, #2
 8001c80:	3302      	adds	r3, #2
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c88:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	43db      	mvns	r3, r3
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cac:	4a2e      	ldr	r2, [pc, #184]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001cb2:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cd6:	4a24      	ldr	r2, [pc, #144]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cdc:	4b22      	ldr	r3, [pc, #136]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d00:	4a19      	ldr	r2, [pc, #100]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d06:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d2a:	4a0f      	ldr	r2, [pc, #60]	; (8001d68 <HAL_GPIO_Init+0x2e0>)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f47f aea9 	bne.w	8001a98 <HAL_GPIO_Init+0x10>
  }
}
 8001d46:	bf00      	nop
 8001d48:	371c      	adds	r7, #28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	48000400 	.word	0x48000400
 8001d60:	48000800 	.word	0x48000800
 8001d64:	48000c00 	.word	0x48000c00
 8001d68:	40010400 	.word	0x40010400

08001d6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d7c:	787b      	ldrb	r3, [r7, #1]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d82:	887a      	ldrh	r2, [r7, #2]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d88:	e002      	b.n	8001d90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d8a:	887a      	ldrh	r2, [r7, #2]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	695a      	ldr	r2, [r3, #20]
 8001dac:	887b      	ldrh	r3, [r7, #2]
 8001dae:	4013      	ands	r3, r2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001db4:	887a      	ldrh	r2, [r7, #2]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001dba:	e002      	b.n	8001dc2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dbc:	887a      	ldrh	r2, [r7, #2]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	619a      	str	r2, [r3, #24]
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001dda:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ddc:	695a      	ldr	r2, [r3, #20]
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	4013      	ands	r3, r2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d006      	beq.n	8001df4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001de6:	4a05      	ldr	r2, [pc, #20]	; (8001dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001dec:	88fb      	ldrh	r3, [r7, #6]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fffa 	bl	8000de8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40010400 	.word	0x40010400

08001e00 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e0a7      	b.n	8001f62 <HAL_LPTIM_Init+0x162>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_LPTIM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff fa54 	bl	80012d4 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2202      	movs	r2, #2
 8001e30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if defined(LPTIM_RCR_REP)

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	691a      	ldr	r2, [r3, #16]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f042 0201 	orr.w	r2, r2, #1
 8001e42:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e4c:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e56:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8001e58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f8f1 	bl	8002044 <LPTIM_WaitForFlag>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	d101      	bne.n	8001e6c <HAL_LPTIM_Init+0x6c>
  {
    return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e07a      	b.n	8001f62 <HAL_LPTIM_Init+0x162>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f919 	bl	80020a4 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f8d7 	bl	8002026 <HAL_LPTIM_GetState>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b03      	cmp	r3, #3
 8001e7c:	d101      	bne.n	8001e82 <HAL_LPTIM_Init+0x82>
  {
    return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e06f      	b.n	8001f62 <HAL_LPTIM_Init+0x162>
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d004      	beq.n	8001e9c <HAL_LPTIM_Init+0x9c>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e9a:	d103      	bne.n	8001ea4 <HAL_LPTIM_Init+0xa4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f023 031e 	bic.w	r3, r3, #30
 8001ea2:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d005      	beq.n	8001ebc <HAL_LPTIM_Init+0xbc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001eb6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001eba:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_LPTIM_Init+0x16c>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001ecc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8001ed2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8001ed8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8001ede:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d004      	beq.n	8001ef8 <HAL_LPTIM_Init+0xf8>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001ef6:	d107      	bne.n	8001f08 <HAL_LPTIM_Init+0x108>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001f00:	4313      	orrs	r3, r2
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d00a      	beq.n	8001f2a <HAL_LPTIM_Init+0x12a>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f1c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8001f22:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_LPTIM_Init+0x170>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d108      	bne.n	8001f4e <HAL_LPTIM_Init+0x14e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	621a      	str	r2, [r3, #32]
 8001f4c:	e004      	b.n	8001f58 <HAL_LPTIM_Init+0x158>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f56:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	ff19f1f8 	.word	0xff19f1f8
 8001f70:	40007c00 	.word	0x40007c00

08001f74 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2202      	movs	r2, #2
 8001f82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f023 0306 	bic.w	r3, r3, #6
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001fb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691a      	ldr	r2, [r3, #16]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2210      	movs	r2, #16
 8001fce:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8001fd8:	2110      	movs	r1, #16
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f832 	bl	8002044 <LPTIM_WaitForFlag>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	d101      	bne.n	8001fea <HAL_LPTIM_Encoder_Start+0x76>
  {
    return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e00c      	b.n	8002004 <HAL_LPTIM_Encoder_Start+0x90>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	691a      	ldr	r2, [r3, #16]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f042 0204 	orr.w	r2, r2, #4
 8001ff8:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(LPTIM_HandleTypeDef *hlptim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	69db      	ldr	r3, [r3, #28]
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002034:	b2db      	uxtb	r3, r3
}
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800204e:	2300      	movs	r3, #0
 8002050:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8002052:	4b12      	ldr	r3, [pc, #72]	; (800209c <LPTIM_WaitForFlag+0x58>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <LPTIM_WaitForFlag+0x5c>)
 8002058:	fba2 2303 	umull	r2, r3, r2, r3
 800205c:	0b9b      	lsrs	r3, r3, #14
 800205e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002062:	fb02 f303 	mul.w	r3, r2, r3
 8002066:	60bb      	str	r3, [r7, #8]
    do
    {
      count--;
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	3b01      	subs	r3, #1
 800206c:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <LPTIM_WaitForFlag+0x34>
      {
        result = HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	73fb      	strb	r3, [r7, #15]
      }
    }
    while((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	4013      	ands	r3, r2
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d002      	beq.n	800208e <LPTIM_WaitForFlag+0x4a>
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1ec      	bne.n	8002068 <LPTIM_WaitForFlag+0x24>

    return result;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	20000000 	.word	0x20000000
 80020a0:	d1b71759 	.word	0xd1b71759

080020a4 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	627b      	str	r3, [r7, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b0:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a85      	ldr	r2, [pc, #532]	; (80022cc <LPTIM_Disable+0x228>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d003      	beq.n	80020c4 <LPTIM_Disable+0x20>
 80020bc:	4a84      	ldr	r2, [pc, #528]	; (80022d0 <LPTIM_Disable+0x22c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <LPTIM_Disable+0x2e>
     case LPTIM2_BASE:
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
       break;
#endif /* LPTIM2 */
     default:
       break;
 80020c2:	e00d      	b.n	80020e0 <LPTIM_Disable+0x3c>
       tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80020c4:	4b83      	ldr	r3, [pc, #524]	; (80022d4 <LPTIM_Disable+0x230>)
 80020c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ca:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 80020d0:	e006      	b.n	80020e0 <LPTIM_Disable+0x3c>
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80020d2:	4b80      	ldr	r3, [pc, #512]	; (80022d4 <LPTIM_Disable+0x230>)
 80020d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 80020de:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	613b      	str	r3, [r7, #16]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	60fb      	str	r3, [r7, #12]
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a6d      	ldr	r2, [pc, #436]	; (80022cc <LPTIM_Disable+0x228>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d003      	beq.n	8002122 <LPTIM_Disable+0x7e>
 800211a:	4a6d      	ldr	r2, [pc, #436]	; (80022d0 <LPTIM_Disable+0x22c>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00d      	beq.n	800213c <LPTIM_Disable+0x98>
       __HAL_RCC_LPTIM2_FORCE_RESET();
       __HAL_RCC_LPTIM2_RELEASE_RESET();
       break;
#endif /* LPTIM2 */
     default:
       break;
 8002120:	e019      	b.n	8002156 <LPTIM_Disable+0xb2>
       __HAL_RCC_LPTIM1_FORCE_RESET();
 8002122:	4b6c      	ldr	r3, [pc, #432]	; (80022d4 <LPTIM_Disable+0x230>)
 8002124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002126:	4a6b      	ldr	r2, [pc, #428]	; (80022d4 <LPTIM_Disable+0x230>)
 8002128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800212c:	6393      	str	r3, [r2, #56]	; 0x38
       __HAL_RCC_LPTIM1_RELEASE_RESET();
 800212e:	4b69      	ldr	r3, [pc, #420]	; (80022d4 <LPTIM_Disable+0x230>)
 8002130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002132:	4a68      	ldr	r2, [pc, #416]	; (80022d4 <LPTIM_Disable+0x230>)
 8002134:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002138:	6393      	str	r3, [r2, #56]	; 0x38
       break;
 800213a:	e00c      	b.n	8002156 <LPTIM_Disable+0xb2>
       __HAL_RCC_LPTIM2_FORCE_RESET();
 800213c:	4b65      	ldr	r3, [pc, #404]	; (80022d4 <LPTIM_Disable+0x230>)
 800213e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002140:	4a64      	ldr	r2, [pc, #400]	; (80022d4 <LPTIM_Disable+0x230>)
 8002142:	f043 0320 	orr.w	r3, r3, #32
 8002146:	63d3      	str	r3, [r2, #60]	; 0x3c
       __HAL_RCC_LPTIM2_RELEASE_RESET();
 8002148:	4b62      	ldr	r3, [pc, #392]	; (80022d4 <LPTIM_Disable+0x230>)
 800214a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800214c:	4a61      	ldr	r2, [pc, #388]	; (80022d4 <LPTIM_Disable+0x230>)
 800214e:	f023 0320 	bic.w	r3, r3, #32
 8002152:	63d3      	str	r3, [r2, #60]	; 0x3c
       break;
 8002154:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d106      	bne.n	800216a <LPTIM_Disable+0xc6>
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d103      	bne.n	800216a <LPTIM_Disable+0xc6>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 8096 	beq.w	8002296 <LPTIM_Disable+0x1f2>
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a57      	ldr	r2, [pc, #348]	; (80022cc <LPTIM_Disable+0x228>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d003      	beq.n	800217c <LPTIM_Disable+0xd8>
 8002174:	4a56      	ldr	r2, [pc, #344]	; (80022d0 <LPTIM_Disable+0x22c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d009      	beq.n	800218e <LPTIM_Disable+0xea>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
         break;
#endif /* LPTIM2 */
       default:
         break;
 800217a:	e011      	b.n	80021a0 <LPTIM_Disable+0xfc>
         __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800217c:	4b55      	ldr	r3, [pc, #340]	; (80022d4 <LPTIM_Disable+0x230>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002182:	4a54      	ldr	r2, [pc, #336]	; (80022d4 <LPTIM_Disable+0x230>)
 8002184:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
         break;
 800218c:	e008      	b.n	80021a0 <LPTIM_Disable+0xfc>
         __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 800218e:	4b51      	ldr	r3, [pc, #324]	; (80022d4 <LPTIM_Disable+0x230>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002194:	4a4f      	ldr	r2, [pc, #316]	; (80022d4 <LPTIM_Disable+0x230>)
 8002196:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800219a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
         break;
 800219e:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d01a      	beq.n	80021dc <LPTIM_Disable+0x138>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	691a      	ldr	r2, [r3, #16]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0201 	orr.w	r2, r2, #1
 80021b4:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80021be:	2108      	movs	r1, #8
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff ff3f 	bl	8002044 <LPTIM_WaitForFlag>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	d103      	bne.n	80021d4 <LPTIM_Disable+0x130>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2208      	movs	r2, #8
 80021da:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d01a      	beq.n	8002218 <LPTIM_Disable+0x174>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	691a      	ldr	r2, [r3, #16]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0201 	orr.w	r2, r2, #1
 80021f0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80021fa:	2110      	movs	r1, #16
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ff21 	bl	8002044 <LPTIM_WaitForFlag>
 8002202:	4603      	mov	r3, r0
 8002204:	2b03      	cmp	r3, #3
 8002206:	d103      	bne.n	8002210 <LPTIM_Disable+0x16c>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2203      	movs	r2, #3
 800220c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2210      	movs	r2, #16
 8002216:	605a      	str	r2, [r3, #4]
    }
#if defined(LPTIM_RCR_REP)

    if (tmpRCR != 0UL)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d01c      	beq.n	8002258 <LPTIM_Disable+0x1b4>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	691a      	ldr	r2, [r3, #16]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f042 0201 	orr.w	r2, r2, #1
 800222c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8002236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff ff02 	bl	8002044 <LPTIM_WaitForFlag>
 8002240:	4603      	mov	r3, r0
 8002242:	2b03      	cmp	r3, #3
 8002244:	d103      	bne.n	800224e <LPTIM_Disable+0x1aa>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2203      	movs	r2, #3
 800224a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002256:	605a      	str	r2, [r3, #4]
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a1b      	ldr	r2, [pc, #108]	; (80022cc <LPTIM_Disable+0x228>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d003      	beq.n	800226a <LPTIM_Disable+0x1c6>
 8002262:	4a1b      	ldr	r2, [pc, #108]	; (80022d0 <LPTIM_Disable+0x22c>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d00b      	beq.n	8002280 <LPTIM_Disable+0x1dc>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
         break;
#endif /* LPTIM2 */
       default:
         break;
 8002268:	e016      	b.n	8002298 <LPTIM_Disable+0x1f4>
         __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <LPTIM_Disable+0x230>)
 800226c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002270:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002274:	4917      	ldr	r1, [pc, #92]	; (80022d4 <LPTIM_Disable+0x230>)
 8002276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
         break;
 800227e:	e00b      	b.n	8002298 <LPTIM_Disable+0x1f4>
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8002280:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <LPTIM_Disable+0x230>)
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002286:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800228a:	4912      	ldr	r1, [pc, #72]	; (80022d4 <LPTIM_Disable+0x230>)
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	4313      	orrs	r3, r2
 8002290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
         break;
 8002294:	e000      	b.n	8002298 <LPTIM_Disable+0x1f4>
    }
  }
 8002296:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	691a      	ldr	r2, [r3, #16]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0201 	bic.w	r2, r2, #1
 80022a6:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6a3a      	ldr	r2, [r7, #32]
 80022ae:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	69fa      	ldr	r2, [r7, #28]
 80022b6:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 80022c0:	b662      	cpsie	i

  __enable_irq();
}
 80022c2:	bf00      	nop
 80022c4:	3728      	adds	r7, #40	; 0x28
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40007c00 	.word	0x40007c00
 80022d0:	40009400 	.word	0x40009400
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80022e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e6:	6013      	str	r3, [r2, #0]
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	40007000 	.word	0x40007000

080022f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80022fc:	4b04      	ldr	r3, [pc, #16]	; (8002310 <HAL_PWREx_GetVoltageRange+0x18>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40007000 	.word	0x40007000

08002314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002322:	d130      	bne.n	8002386 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002324:	4b23      	ldr	r3, [pc, #140]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800232c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002330:	d038      	beq.n	80023a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002332:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800233a:	4a1e      	ldr	r2, [pc, #120]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800233c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002340:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002342:	4b1d      	ldr	r3, [pc, #116]	; (80023b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2232      	movs	r2, #50	; 0x32
 8002348:	fb02 f303 	mul.w	r3, r2, r3
 800234c:	4a1b      	ldr	r2, [pc, #108]	; (80023bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	0c9b      	lsrs	r3, r3, #18
 8002354:	3301      	adds	r3, #1
 8002356:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002358:	e002      	b.n	8002360 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3b01      	subs	r3, #1
 800235e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800236c:	d102      	bne.n	8002374 <HAL_PWREx_ControlVoltageScaling+0x60>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1f2      	bne.n	800235a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002374:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800237c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002380:	d110      	bne.n	80023a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e00f      	b.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800238e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002392:	d007      	beq.n	80023a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800239c:	4a05      	ldr	r2, [pc, #20]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800239e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3714      	adds	r7, #20
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40007000 	.word	0x40007000
 80023b8:	20000000 	.word	0x20000000
 80023bc:	431bde83 	.word	0x431bde83

080023c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d102      	bne.n	80023d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f000 bc56 	b.w	8002c80 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d4:	4ba1      	ldr	r3, [pc, #644]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 030c 	and.w	r3, r3, #12
 80023dc:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023de:	4b9f      	ldr	r3, [pc, #636]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0310 	and.w	r3, r3, #16
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 80e6 	beq.w	80025c2 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d007      	beq.n	800240c <HAL_RCC_OscConfig+0x4c>
 80023fc:	6a3b      	ldr	r3, [r7, #32]
 80023fe:	2b0c      	cmp	r3, #12
 8002400:	f040 808d 	bne.w	800251e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	2b01      	cmp	r3, #1
 8002408:	f040 8089 	bne.w	800251e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800240c:	4b93      	ldr	r3, [pc, #588]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d006      	beq.n	8002426 <HAL_RCC_OscConfig+0x66>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	f000 bc2d 	b.w	8002c80 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800242a:	4b8c      	ldr	r3, [pc, #560]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d004      	beq.n	8002440 <HAL_RCC_OscConfig+0x80>
 8002436:	4b89      	ldr	r3, [pc, #548]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800243e:	e005      	b.n	800244c <HAL_RCC_OscConfig+0x8c>
 8002440:	4b86      	ldr	r3, [pc, #536]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002442:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002446:	091b      	lsrs	r3, r3, #4
 8002448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800244c:	4293      	cmp	r3, r2
 800244e:	d224      	bcs.n	800249a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fdbd 	bl	8002fd4 <RCC_SetFlashLatencyFromMSIRange>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	f000 bc0d 	b.w	8002c80 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002466:	4b7d      	ldr	r3, [pc, #500]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a7c      	ldr	r2, [pc, #496]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800246c:	f043 0308 	orr.w	r3, r3, #8
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b7a      	ldr	r3, [pc, #488]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	4977      	ldr	r1, [pc, #476]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002480:	4313      	orrs	r3, r2
 8002482:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002484:	4b75      	ldr	r3, [pc, #468]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	4972      	ldr	r1, [pc, #456]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
 8002498:	e025      	b.n	80024e6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800249a:	4b70      	ldr	r3, [pc, #448]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a6f      	ldr	r2, [pc, #444]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024a0:	f043 0308 	orr.w	r3, r3, #8
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	4b6d      	ldr	r3, [pc, #436]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	496a      	ldr	r1, [pc, #424]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024b8:	4b68      	ldr	r3, [pc, #416]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	4965      	ldr	r1, [pc, #404]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024cc:	6a3b      	ldr	r3, [r7, #32]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 fd7c 	bl	8002fd4 <RCC_SetFlashLatencyFromMSIRange>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e3cc      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024e6:	f000 fcb3 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 80024ea:	4601      	mov	r1, r0
 80024ec:	4b5b      	ldr	r3, [pc, #364]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	091b      	lsrs	r3, r3, #4
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	4a5a      	ldr	r2, [pc, #360]	; (8002660 <HAL_RCC_OscConfig+0x2a0>)
 80024f8:	5cd3      	ldrb	r3, [r2, r3]
 80024fa:	f003 031f 	and.w	r3, r3, #31
 80024fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002502:	4a58      	ldr	r2, [pc, #352]	; (8002664 <HAL_RCC_OscConfig+0x2a4>)
 8002504:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002506:	4b58      	ldr	r3, [pc, #352]	; (8002668 <HAL_RCC_OscConfig+0x2a8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f930 	bl	8001770 <HAL_InitTick>
 8002510:	4603      	mov	r3, r0
 8002512:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8002514:	7dfb      	ldrb	r3, [r7, #23]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d052      	beq.n	80025c0 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	e3b0      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d032      	beq.n	800258c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002526:	4b4d      	ldr	r3, [pc, #308]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a4c      	ldr	r2, [pc, #304]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002532:	f7ff f969 	bl	8001808 <HAL_GetTick>
 8002536:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800253a:	f7ff f965 	bl	8001808 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e399      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800254c:	4b43      	ldr	r3, [pc, #268]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0f0      	beq.n	800253a <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002558:	4b40      	ldr	r3, [pc, #256]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a3f      	ldr	r2, [pc, #252]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800255e:	f043 0308 	orr.w	r3, r3, #8
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b3d      	ldr	r3, [pc, #244]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002570:	493a      	ldr	r1, [pc, #232]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002572:	4313      	orrs	r3, r2
 8002574:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002576:	4b39      	ldr	r3, [pc, #228]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	4935      	ldr	r1, [pc, #212]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002586:	4313      	orrs	r3, r2
 8002588:	604b      	str	r3, [r1, #4]
 800258a:	e01a      	b.n	80025c2 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800258c:	4b33      	ldr	r3, [pc, #204]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a32      	ldr	r2, [pc, #200]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002592:	f023 0301 	bic.w	r3, r3, #1
 8002596:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002598:	f7ff f936 	bl	8001808 <HAL_GetTick>
 800259c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025a0:	f7ff f932 	bl	8001808 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e366      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025b2:	4b2a      	ldr	r3, [pc, #168]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0x1e0>
 80025be:	e000      	b.n	80025c2 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d073      	beq.n	80026b6 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025ce:	6a3b      	ldr	r3, [r7, #32]
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d005      	beq.n	80025e0 <HAL_RCC_OscConfig+0x220>
 80025d4:	6a3b      	ldr	r3, [r7, #32]
 80025d6:	2b0c      	cmp	r3, #12
 80025d8:	d10e      	bne.n	80025f8 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d10b      	bne.n	80025f8 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	4b1e      	ldr	r3, [pc, #120]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d063      	beq.n	80026b4 <HAL_RCC_OscConfig+0x2f4>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d15f      	bne.n	80026b4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e343      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002600:	d106      	bne.n	8002610 <HAL_RCC_OscConfig+0x250>
 8002602:	4b16      	ldr	r3, [pc, #88]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a15      	ldr	r2, [pc, #84]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	e01d      	b.n	800264c <HAL_RCC_OscConfig+0x28c>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002618:	d10c      	bne.n	8002634 <HAL_RCC_OscConfig+0x274>
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a0f      	ldr	r2, [pc, #60]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002624:	6013      	str	r3, [r2, #0]
 8002626:	4b0d      	ldr	r3, [pc, #52]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a0c      	ldr	r2, [pc, #48]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800262c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	e00b      	b.n	800264c <HAL_RCC_OscConfig+0x28c>
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a08      	ldr	r2, [pc, #32]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 800263a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800263e:	6013      	str	r3, [r2, #0]
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a05      	ldr	r2, [pc, #20]	; (800265c <HAL_RCC_OscConfig+0x29c>)
 8002646:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800264a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01b      	beq.n	800268c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002654:	f7ff f8d8 	bl	8001808 <HAL_GetTick>
 8002658:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800265a:	e010      	b.n	800267e <HAL_RCC_OscConfig+0x2be>
 800265c:	40021000 	.word	0x40021000
 8002660:	08005438 	.word	0x08005438
 8002664:	20000000 	.word	0x20000000
 8002668:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266c:	f7ff f8cc 	bl	8001808 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	; 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e300      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800267e:	4ba0      	ldr	r3, [pc, #640]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0f0      	beq.n	800266c <HAL_RCC_OscConfig+0x2ac>
 800268a:	e014      	b.n	80026b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f8bc 	bl	8001808 <HAL_GetTick>
 8002690:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002694:	f7ff f8b8 	bl	8001808 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	; 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e2ec      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a6:	4b96      	ldr	r3, [pc, #600]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x2d4>
 80026b2:	e000      	b.n	80026b6 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d060      	beq.n	8002784 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_OscConfig+0x314>
 80026c8:	6a3b      	ldr	r3, [r7, #32]
 80026ca:	2b0c      	cmp	r3, #12
 80026cc:	d119      	bne.n	8002702 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d116      	bne.n	8002702 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d4:	4b8a      	ldr	r3, [pc, #552]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_RCC_OscConfig+0x32c>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e2c9      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ec:	4b84      	ldr	r3, [pc, #528]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	061b      	lsls	r3, r3, #24
 80026fa:	4981      	ldr	r1, [pc, #516]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002700:	e040      	b.n	8002784 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d023      	beq.n	8002752 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800270a:	4b7d      	ldr	r3, [pc, #500]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a7c      	ldr	r2, [pc, #496]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002716:	f7ff f877 	bl	8001808 <HAL_GetTick>
 800271a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800271e:	f7ff f873 	bl	8001808 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e2a7      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002730:	4b73      	ldr	r3, [pc, #460]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0f0      	beq.n	800271e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273c:	4b70      	ldr	r3, [pc, #448]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	061b      	lsls	r3, r3, #24
 800274a:	496d      	ldr	r1, [pc, #436]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800274c:	4313      	orrs	r3, r2
 800274e:	604b      	str	r3, [r1, #4]
 8002750:	e018      	b.n	8002784 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002752:	4b6b      	ldr	r3, [pc, #428]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a6a      	ldr	r2, [pc, #424]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800275c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275e:	f7ff f853 	bl	8001808 <HAL_GetTick>
 8002762:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002764:	e008      	b.n	8002778 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002766:	f7ff f84f 	bl	8001808 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e283      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002778:	4b61      	ldr	r3, [pc, #388]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1f0      	bne.n	8002766 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b00      	cmp	r3, #0
 800278e:	d07f      	beq.n	8002890 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d05f      	beq.n	8002858 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8002798:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800279a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800279e:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	699a      	ldr	r2, [r3, #24]
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f003 0310 	and.w	r3, r3, #16
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d037      	beq.n	800281e <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d006      	beq.n	80027c6 <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e25c      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d01b      	beq.n	8002808 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 80027d0:	4b4b      	ldr	r3, [pc, #300]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80027d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d6:	4a4a      	ldr	r2, [pc, #296]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80027d8:	f023 0301 	bic.w	r3, r3, #1
 80027dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027e0:	f7ff f812 	bl	8001808 <HAL_GetTick>
 80027e4:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e8:	f7ff f80e 	bl	8001808 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b11      	cmp	r3, #17
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e242      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027fa:	4b41      	ldr	r3, [pc, #260]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80027fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1ef      	bne.n	80027e8 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002808:	4b3d      	ldr	r3, [pc, #244]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800280e:	f023 0210 	bic.w	r2, r3, #16
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	493a      	ldr	r1, [pc, #232]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002818:	4313      	orrs	r3, r2
 800281a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800281e:	4b38      	ldr	r3, [pc, #224]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002824:	4a36      	ldr	r2, [pc, #216]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282e:	f7fe ffeb 	bl	8001808 <HAL_GetTick>
 8002832:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002836:	f7fe ffe7 	bl	8001808 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b11      	cmp	r3, #17
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e21b      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002848:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0ef      	beq.n	8002836 <HAL_RCC_OscConfig+0x476>
 8002856:	e01b      	b.n	8002890 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002858:	4b29      	ldr	r3, [pc, #164]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 800285a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800285e:	4a28      	ldr	r2, [pc, #160]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002868:	f7fe ffce 	bl	8001808 <HAL_GetTick>
 800286c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002870:	f7fe ffca 	bl	8001808 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b11      	cmp	r3, #17
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e1fe      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002882:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 8002884:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ef      	bne.n	8002870 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 80c1 	beq.w	8002a20 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289e:	2300      	movs	r3, #0
 80028a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80028a4:	4b16      	ldr	r3, [pc, #88]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10e      	bne.n	80028ce <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b0:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b4:	4a12      	ldr	r2, [pc, #72]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80028b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ba:	6593      	str	r3, [r2, #88]	; 0x58
 80028bc:	4b10      	ldr	r3, [pc, #64]	; (8002900 <HAL_RCC_OscConfig+0x540>)
 80028be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80028c8:	2301      	movs	r3, #1
 80028ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ce:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <HAL_RCC_OscConfig+0x544>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d11c      	bne.n	8002914 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028da:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <HAL_RCC_OscConfig+0x544>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a09      	ldr	r2, [pc, #36]	; (8002904 <HAL_RCC_OscConfig+0x544>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e6:	f7fe ff8f 	bl	8001808 <HAL_GetTick>
 80028ea:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ec:	e00c      	b.n	8002908 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7fe ff8b 	bl	8001808 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d905      	bls.n	8002908 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e1bf      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
 8002900:	40021000 	.word	0x40021000
 8002904:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002908:	4bb1      	ldr	r3, [pc, #708]	; (8002bd0 <HAL_RCC_OscConfig+0x810>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0ec      	beq.n	80028ee <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d02c      	beq.n	800297a <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002920:	4bac      	ldr	r3, [pc, #688]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002926:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002932:	49a8      	ldr	r1, [pc, #672]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 0304 	and.w	r3, r3, #4
 8002942:	2b00      	cmp	r3, #0
 8002944:	d010      	beq.n	8002968 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002946:	4ba3      	ldr	r3, [pc, #652]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800294c:	4aa1      	ldr	r2, [pc, #644]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 800294e:	f043 0304 	orr.w	r3, r3, #4
 8002952:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002956:	4b9f      	ldr	r3, [pc, #636]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800295c:	4a9d      	ldr	r2, [pc, #628]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 800295e:	f043 0301 	orr.w	r3, r3, #1
 8002962:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002966:	e018      	b.n	800299a <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002968:	4b9a      	ldr	r3, [pc, #616]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 800296a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800296e:	4a99      	ldr	r2, [pc, #612]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002978:	e00f      	b.n	800299a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800297a:	4b96      	ldr	r3, [pc, #600]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 800297c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002980:	4a94      	ldr	r2, [pc, #592]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800298a:	4b92      	ldr	r3, [pc, #584]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 800298c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002990:	4a90      	ldr	r2, [pc, #576]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002992:	f023 0304 	bic.w	r3, r3, #4
 8002996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d016      	beq.n	80029d0 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a2:	f7fe ff31 	bl	8001808 <HAL_GetTick>
 80029a6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029a8:	e00a      	b.n	80029c0 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029aa:	f7fe ff2d 	bl	8001808 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e15f      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c0:	4b84      	ldr	r3, [pc, #528]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 80029c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0ed      	beq.n	80029aa <HAL_RCC_OscConfig+0x5ea>
 80029ce:	e01d      	b.n	8002a0c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d0:	f7fe ff1a 	bl	8001808 <HAL_GetTick>
 80029d4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d8:	f7fe ff16 	bl	8001808 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e148      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029ee:	4b79      	ldr	r3, [pc, #484]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1ed      	bne.n	80029d8 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80029fc:	4b75      	ldr	r3, [pc, #468]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 80029fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a02:	4a74      	ldr	r2, [pc, #464]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d105      	bne.n	8002a20 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a14:	4b6f      	ldr	r3, [pc, #444]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a18:	4a6e      	ldr	r2, [pc, #440]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0320 	and.w	r3, r3, #32
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d03c      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01c      	beq.n	8002a6e <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a34:	4b67      	ldr	r3, [pc, #412]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a3a:	4a66      	ldr	r2, [pc, #408]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a44:	f7fe fee0 	bl	8001808 <HAL_GetTick>
 8002a48:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a4c:	f7fe fedc 	bl	8001808 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e110      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a5e:	4b5d      	ldr	r3, [pc, #372]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0ef      	beq.n	8002a4c <HAL_RCC_OscConfig+0x68c>
 8002a6c:	e01b      	b.n	8002aa6 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a6e:	4b59      	ldr	r3, [pc, #356]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a74:	4a57      	ldr	r2, [pc, #348]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a7e:	f7fe fec3 	bl	8001808 <HAL_GetTick>
 8002a82:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a86:	f7fe febf 	bl	8001808 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e0f3      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a98:	4b4e      	ldr	r3, [pc, #312]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002a9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1ef      	bne.n	8002a86 <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 80e7 	beq.w	8002c7e <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	f040 80b7 	bne.w	8002c28 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002aba:	4b46      	ldr	r3, [pc, #280]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0203 	and.w	r2, r3, #3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d124      	bne.n	8002b18 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d11b      	bne.n	8002b18 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d113      	bne.n	8002b18 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	3b01      	subs	r3, #1
 8002afe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d109      	bne.n	8002b18 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	085b      	lsrs	r3, r3, #1
 8002b10:	3b01      	subs	r3, #1
 8002b12:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d061      	beq.n	8002bdc <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	2b0c      	cmp	r3, #12
 8002b1c:	d056      	beq.n	8002bcc <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b1e:	4b2d      	ldr	r3, [pc, #180]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a2c      	ldr	r2, [pc, #176]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b28:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b2a:	f7fe fe6d 	bl	8001808 <HAL_GetTick>
 8002b2e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b32:	f7fe fe69 	bl	8001808 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e09d      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b44:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1f0      	bne.n	8002b32 <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b50:	4b20      	ldr	r3, [pc, #128]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b52:	68da      	ldr	r2, [r3, #12]
 8002b54:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_RCC_OscConfig+0x818>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b60:	3a01      	subs	r2, #1
 8002b62:	0112      	lsls	r2, r2, #4
 8002b64:	4311      	orrs	r1, r2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b6a:	0212      	lsls	r2, r2, #8
 8002b6c:	4311      	orrs	r1, r2
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002b72:	0852      	lsrs	r2, r2, #1
 8002b74:	3a01      	subs	r2, #1
 8002b76:	0552      	lsls	r2, r2, #21
 8002b78:	4311      	orrs	r1, r2
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b7e:	0852      	lsrs	r2, r2, #1
 8002b80:	3a01      	subs	r2, #1
 8002b82:	0652      	lsls	r2, r2, #25
 8002b84:	430a      	orrs	r2, r1
 8002b86:	4913      	ldr	r1, [pc, #76]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a10      	ldr	r2, [pc, #64]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b98:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	4a0d      	ldr	r2, [pc, #52]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002b9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ba2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ba4:	f7fe fe30 	bl	8001808 <HAL_GetTick>
 8002ba8:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bac:	f7fe fe2c 	bl	8001808 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e060      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bbe:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <HAL_RCC_OscConfig+0x814>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0f0      	beq.n	8002bac <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bca:	e058      	b.n	8002c7e <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e057      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
 8002bd0:	40007000 	.word	0x40007000
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bdc:	4b2a      	ldr	r3, [pc, #168]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d14a      	bne.n	8002c7e <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002be8:	4b27      	ldr	r3, [pc, #156]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a26      	ldr	r2, [pc, #152]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002bee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bf2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bf4:	4b24      	ldr	r3, [pc, #144]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	4a23      	ldr	r2, [pc, #140]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002bfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c00:	f7fe fe02 	bl	8001808 <HAL_GetTick>
 8002c04:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c08:	f7fe fdfe 	bl	8001808 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e032      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c1a:	4b1b      	ldr	r3, [pc, #108]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d0f0      	beq.n	8002c08 <HAL_RCC_OscConfig+0x848>
 8002c26:	e02a      	b.n	8002c7e <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	2b0c      	cmp	r3, #12
 8002c2c:	d025      	beq.n	8002c7a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a15      	ldr	r2, [pc, #84]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c38:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002c3a:	4b13      	ldr	r3, [pc, #76]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	4a12      	ldr	r2, [pc, #72]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c40:	f023 0303 	bic.w	r3, r3, #3
 8002c44:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8002c46:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	4a0f      	ldr	r2, [pc, #60]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c4c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002c50:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c52:	f7fe fdd9 	bl	8001808 <HAL_GetTick>
 8002c56:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7fe fdd5 	bl	8001808 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e009      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c6c:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_RCC_OscConfig+0x8c8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1f0      	bne.n	8002c5a <HAL_RCC_OscConfig+0x89a>
 8002c78:	e001      	b.n	8002c7e <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3728      	adds	r7, #40	; 0x28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40021000 	.word	0x40021000

08002c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0c8      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b66      	ldr	r3, [pc, #408]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d910      	bls.n	8002cd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4b63      	ldr	r3, [pc, #396]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 0207 	bic.w	r2, r3, #7
 8002cb6:	4961      	ldr	r1, [pc, #388]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cbe:	4b5f      	ldr	r3, [pc, #380]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d001      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e0b0      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d04c      	beq.n	8002d76 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d107      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce4:	4b56      	ldr	r3, [pc, #344]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d121      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e09e      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d107      	bne.n	8002d0c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cfc:	4b50      	ldr	r3, [pc, #320]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d115      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e092      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d107      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d14:	4b4a      	ldr	r3, [pc, #296]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d109      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e086      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d24:	4b46      	ldr	r3, [pc, #280]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e07e      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d34:	4b42      	ldr	r3, [pc, #264]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f023 0203 	bic.w	r2, r3, #3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	493f      	ldr	r1, [pc, #252]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d46:	f7fe fd5f 	bl	8001808 <HAL_GetTick>
 8002d4a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4c:	e00a      	b.n	8002d64 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4e:	f7fe fd5b 	bl	8001808 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e066      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d64:	4b36      	ldr	r3, [pc, #216]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 020c 	and.w	r2, r3, #12
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d1eb      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d82:	4b2f      	ldr	r3, [pc, #188]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	492c      	ldr	r1, [pc, #176]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d94:	4b29      	ldr	r3, [pc, #164]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	683a      	ldr	r2, [r7, #0]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d210      	bcs.n	8002dc4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da2:	4b26      	ldr	r3, [pc, #152]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f023 0207 	bic.w	r2, r3, #7
 8002daa:	4924      	ldr	r1, [pc, #144]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db2:	4b22      	ldr	r3, [pc, #136]	; (8002e3c <HAL_RCC_ClockConfig+0x1b0>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e036      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d008      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	4918      	ldr	r1, [pc, #96]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d009      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dee:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	4910      	ldr	r1, [pc, #64]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e02:	f000 f825 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 8002e06:	4601      	mov	r1, r0
 8002e08:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <HAL_RCC_ClockConfig+0x1b4>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	091b      	lsrs	r3, r3, #4
 8002e0e:	f003 030f 	and.w	r3, r3, #15
 8002e12:	4a0c      	ldr	r2, [pc, #48]	; (8002e44 <HAL_RCC_ClockConfig+0x1b8>)
 8002e14:	5cd3      	ldrb	r3, [r2, r3]
 8002e16:	f003 031f 	and.w	r3, r3, #31
 8002e1a:	fa21 f303 	lsr.w	r3, r1, r3
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fca2 	bl	8001770 <HAL_InitTick>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e30:	7afb      	ldrb	r3, [r7, #11]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40022000 	.word	0x40022000
 8002e40:	40021000 	.word	0x40021000
 8002e44:	08005438 	.word	0x08005438
 8002e48:	20000000 	.word	0x20000000
 8002e4c:	20000004 	.word	0x20000004

08002e50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b089      	sub	sp, #36	; 0x24
 8002e54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e5e:	4b3d      	ldr	r3, [pc, #244]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
 8002e66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e68:	4b3a      	ldr	r3, [pc, #232]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f003 0303 	and.w	r3, r3, #3
 8002e70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d005      	beq.n	8002e84 <HAL_RCC_GetSysClockFreq+0x34>
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	2b0c      	cmp	r3, #12
 8002e7c:	d121      	bne.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d11e      	bne.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e84:	4b33      	ldr	r3, [pc, #204]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d107      	bne.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e90:	4b30      	ldr	r3, [pc, #192]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e96:	0a1b      	lsrs	r3, r3, #8
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	61fb      	str	r3, [r7, #28]
 8002e9e:	e005      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ea0:	4b2c      	ldr	r3, [pc, #176]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	091b      	lsrs	r3, r3, #4
 8002ea6:	f003 030f 	and.w	r3, r3, #15
 8002eaa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002eac:	4a2a      	ldr	r2, [pc, #168]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10d      	bne.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ec0:	e00a      	b.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	2b04      	cmp	r3, #4
 8002ec6:	d102      	bne.n	8002ece <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ec8:	4b24      	ldr	r3, [pc, #144]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002eca:	61bb      	str	r3, [r7, #24]
 8002ecc:	e004      	b.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d101      	bne.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ed4:	4b22      	ldr	r3, [pc, #136]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ed6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	2b0c      	cmp	r3, #12
 8002edc:	d133      	bne.n	8002f46 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ede:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d002      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0xa4>
 8002eee:	2b03      	cmp	r3, #3
 8002ef0:	d003      	beq.n	8002efa <HAL_RCC_GetSysClockFreq+0xaa>
 8002ef2:	e005      	b.n	8002f00 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ef4:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ef6:	617b      	str	r3, [r7, #20]
      break;
 8002ef8:	e005      	b.n	8002f06 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002efa:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x110>)
 8002efc:	617b      	str	r3, [r7, #20]
      break;
 8002efe:	e002      	b.n	8002f06 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	617b      	str	r3, [r7, #20]
      break;
 8002f04:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	3301      	adds	r3, #1
 8002f12:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f14:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	fb02 f203 	mul.w	r2, r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f2c:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0e5b      	lsrs	r3, r3, #25
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	3301      	adds	r3, #1
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f44:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f46:	69bb      	ldr	r3, [r7, #24]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3724      	adds	r7, #36	; 0x24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	40021000 	.word	0x40021000
 8002f58:	08005450 	.word	0x08005450
 8002f5c:	00f42400 	.word	0x00f42400
 8002f60:	007a1200 	.word	0x007a1200

08002f64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f68:	4b03      	ldr	r3, [pc, #12]	; (8002f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000000 	.word	0x20000000

08002f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f80:	f7ff fff0 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002f84:	4601      	mov	r1, r0
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f92:	5cd3      	ldrb	r3, [r2, r3]
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	08005448 	.word	0x08005448

08002fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fac:	f7ff ffda 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002fb0:	4601      	mov	r1, r0
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	0adb      	lsrs	r3, r3, #11
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	4a04      	ldr	r2, [pc, #16]	; (8002fd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fbe:	5cd3      	ldrb	r3, [r2, r3]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08005448 	.word	0x08005448

08002fd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fdc:	2300      	movs	r3, #0
 8002fde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fe0:	4b2a      	ldr	r3, [pc, #168]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fec:	f7ff f984 	bl	80022f8 <HAL_PWREx_GetVoltageRange>
 8002ff0:	6178      	str	r0, [r7, #20]
 8002ff2:	e014      	b.n	800301e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ff4:	4b25      	ldr	r3, [pc, #148]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff8:	4a24      	ldr	r2, [pc, #144]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ffa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ffe:	6593      	str	r3, [r2, #88]	; 0x58
 8003000:	4b22      	ldr	r3, [pc, #136]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800300c:	f7ff f974 	bl	80022f8 <HAL_PWREx_GetVoltageRange>
 8003010:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003012:	4b1e      	ldr	r3, [pc, #120]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003016:	4a1d      	ldr	r2, [pc, #116]	; (800308c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003018:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800301c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003024:	d10b      	bne.n	800303e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b80      	cmp	r3, #128	; 0x80
 800302a:	d919      	bls.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2ba0      	cmp	r3, #160	; 0xa0
 8003030:	d902      	bls.n	8003038 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003032:	2302      	movs	r3, #2
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	e013      	b.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003038:	2301      	movs	r3, #1
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	e010      	b.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b80      	cmp	r3, #128	; 0x80
 8003042:	d902      	bls.n	800304a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003044:	2303      	movs	r3, #3
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	e00a      	b.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b80      	cmp	r3, #128	; 0x80
 800304e:	d102      	bne.n	8003056 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003050:	2302      	movs	r3, #2
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	e004      	b.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b70      	cmp	r3, #112	; 0x70
 800305a:	d101      	bne.n	8003060 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800305c:	2301      	movs	r3, #1
 800305e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f023 0207 	bic.w	r2, r3, #7
 8003068:	4909      	ldr	r1, [pc, #36]	; (8003090 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003070:	4b07      	ldr	r3, [pc, #28]	; (8003090 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	429a      	cmp	r2, r3
 800307c:	d001      	beq.n	8003082 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e000      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40021000 	.word	0x40021000
 8003090:	40022000 	.word	0x40022000

08003094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b086      	sub	sp, #24
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800309c:	2300      	movs	r3, #0
 800309e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030a0:	2300      	movs	r3, #0
 80030a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 809e 	beq.w	80031ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030b2:	2300      	movs	r3, #0
 80030b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030b6:	4b46      	ldr	r3, [pc, #280]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80030c2:	2301      	movs	r3, #1
 80030c4:	e000      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80030c6:	2300      	movs	r3, #0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00d      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030cc:	4b40      	ldr	r3, [pc, #256]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d0:	4a3f      	ldr	r2, [pc, #252]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d6:	6593      	str	r3, [r2, #88]	; 0x58
 80030d8:	4b3d      	ldr	r3, [pc, #244]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030e4:	2301      	movs	r3, #1
 80030e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030e8:	4b3a      	ldr	r3, [pc, #232]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a39      	ldr	r2, [pc, #228]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80030ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030f4:	f7fe fb88 	bl	8001808 <HAL_GetTick>
 80030f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030fa:	e009      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030fc:	f7fe fb84 	bl	8001808 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d902      	bls.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	74fb      	strb	r3, [r7, #19]
        break;
 800310e:	e005      	b.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003110:	4b30      	ldr	r3, [pc, #192]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0ef      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800311c:	7cfb      	ldrb	r3, [r7, #19]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d15a      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003122:	4b2b      	ldr	r3, [pc, #172]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800312c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d01e      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	429a      	cmp	r2, r3
 800313c:	d019      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800313e:	4b24      	ldr	r3, [pc, #144]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003148:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800314a:	4b21      	ldr	r3, [pc, #132]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003150:	4a1f      	ldr	r2, [pc, #124]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003156:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800315a:	4b1d      	ldr	r3, [pc, #116]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003160:	4a1b      	ldr	r2, [pc, #108]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003166:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800316a:	4a19      	ldr	r2, [pc, #100]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d016      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317c:	f7fe fb44 	bl	8001808 <HAL_GetTick>
 8003180:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003182:	e00b      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003184:	f7fe fb40 	bl	8001808 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003192:	4293      	cmp	r3, r2
 8003194:	d902      	bls.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	74fb      	strb	r3, [r7, #19]
            break;
 800319a:	e006      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800319e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0ec      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80031aa:	7cfb      	ldrb	r3, [r7, #19]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10b      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031b0:	4b07      	ldr	r3, [pc, #28]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80031b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	4904      	ldr	r1, [pc, #16]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80031c6:	e009      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031c8:	7cfb      	ldrb	r3, [r7, #19]
 80031ca:	74bb      	strb	r3, [r7, #18]
 80031cc:	e006      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x148>
 80031ce:	bf00      	nop
 80031d0:	40021000 	.word	0x40021000
 80031d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d8:	7cfb      	ldrb	r3, [r7, #19]
 80031da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031dc:	7c7b      	ldrb	r3, [r7, #17]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d105      	bne.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e2:	4b6e      	ldr	r3, [pc, #440]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e6:	4a6d      	ldr	r2, [pc, #436]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00a      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031fa:	4b68      	ldr	r3, [pc, #416]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003200:	f023 0203 	bic.w	r2, r3, #3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	4964      	ldr	r1, [pc, #400]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00a      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800321c:	4b5f      	ldr	r3, [pc, #380]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800321e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003222:	f023 020c 	bic.w	r2, r3, #12
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	495c      	ldr	r1, [pc, #368]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800322c:	4313      	orrs	r3, r2
 800322e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0304 	and.w	r3, r3, #4
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00a      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800323e:	4b57      	ldr	r3, [pc, #348]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003244:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	4953      	ldr	r1, [pc, #332]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800324e:	4313      	orrs	r3, r2
 8003250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0320 	and.w	r3, r3, #32
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00a      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003260:	4b4e      	ldr	r3, [pc, #312]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003266:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	494b      	ldr	r1, [pc, #300]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00a      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003282:	4b46      	ldr	r3, [pc, #280]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003288:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	4942      	ldr	r1, [pc, #264]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003292:	4313      	orrs	r3, r2
 8003294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032a4:	4b3d      	ldr	r3, [pc, #244]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	493a      	ldr	r1, [pc, #232]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00a      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032c6:	4b35      	ldr	r3, [pc, #212]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	4931      	ldr	r1, [pc, #196]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00a      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032e8:	4b2c      	ldr	r3, [pc, #176]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	4929      	ldr	r1, [pc, #164]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00a      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800330a:	4b24      	ldr	r3, [pc, #144]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800330c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003310:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	4920      	ldr	r1, [pc, #128]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800331a:	4313      	orrs	r3, r2
 800331c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d015      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800332c:	4b1b      	ldr	r3, [pc, #108]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003332:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333a:	4918      	ldr	r1, [pc, #96]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003346:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800334a:	d105      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800334c:	4b13      	ldr	r3, [pc, #76]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4a12      	ldr	r2, [pc, #72]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003352:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003356:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d015      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003364:	4b0d      	ldr	r3, [pc, #52]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003372:	490a      	ldr	r1, [pc, #40]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003382:	d105      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003384:	4b05      	ldr	r3, [pc, #20]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	4a04      	ldr	r2, [pc, #16]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800338a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800338e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003390:	7cbb      	ldrb	r3, [r7, #18]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3718      	adds	r7, #24
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40021000 	.word	0x40021000

080033a0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a04      	ldr	r2, [pc, #16]	; (80033bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033aa:	f043 0304 	orr.w	r3, r3, #4
 80033ae:	6013      	str	r3, [r2, #0]
}
 80033b0:	bf00      	nop
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40021000 	.word	0x40021000

080033c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e01d      	b.n	800340e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d106      	bne.n	80033ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fd ffd6 	bl	8001398 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3304      	adds	r3, #4
 80033fc:	4619      	mov	r1, r3
 80033fe:	4610      	mov	r0, r2
 8003400:	f000 fa14 	bl	800382c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b02      	cmp	r3, #2
 800342a:	d122      	bne.n	8003472 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b02      	cmp	r3, #2
 8003438:	d11b      	bne.n	8003472 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f06f 0202 	mvn.w	r2, #2
 8003442:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	f003 0303 	and.w	r3, r3, #3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f9c8 	bl	80037ee <HAL_TIM_IC_CaptureCallback>
 800345e:	e005      	b.n	800346c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f9ba 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f9cb 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b04      	cmp	r3, #4
 800347e:	d122      	bne.n	80034c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b04      	cmp	r3, #4
 800348c:	d11b      	bne.n	80034c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f06f 0204 	mvn.w	r2, #4
 8003496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2202      	movs	r2, #2
 800349c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f99e 	bl	80037ee <HAL_TIM_IC_CaptureCallback>
 80034b2:	e005      	b.n	80034c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f990 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f9a1 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d122      	bne.n	800351a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d11b      	bne.n	800351a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f06f 0208 	mvn.w	r2, #8
 80034ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2204      	movs	r2, #4
 80034f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	69db      	ldr	r3, [r3, #28]
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 f974 	bl	80037ee <HAL_TIM_IC_CaptureCallback>
 8003506:	e005      	b.n	8003514 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f966 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 f977 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	2b10      	cmp	r3, #16
 8003526:	d122      	bne.n	800356e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b10      	cmp	r3, #16
 8003534:	d11b      	bne.n	800356e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f06f 0210 	mvn.w	r2, #16
 800353e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2208      	movs	r2, #8
 8003544:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f94a 	bl	80037ee <HAL_TIM_IC_CaptureCallback>
 800355a:	e005      	b.n	8003568 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f93c 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f94d 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b01      	cmp	r3, #1
 800357a:	d10e      	bne.n	800359a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b01      	cmp	r3, #1
 8003588:	d107      	bne.n	800359a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f06f 0201 	mvn.w	r2, #1
 8003592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f916 	bl	80037c6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a4:	2b80      	cmp	r3, #128	; 0x80
 80035a6:	d10e      	bne.n	80035c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b2:	2b80      	cmp	r3, #128	; 0x80
 80035b4:	d107      	bne.n	80035c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 faa1 	bl	8003b08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035d4:	d10e      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e0:	2b80      	cmp	r3, #128	; 0x80
 80035e2:	d107      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80035ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fa94 	bl	8003b1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fe:	2b40      	cmp	r3, #64	; 0x40
 8003600:	d10e      	bne.n	8003620 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800360c:	2b40      	cmp	r3, #64	; 0x40
 800360e:	d107      	bne.n	8003620 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f8fb 	bl	8003816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0320 	and.w	r3, r3, #32
 800362a:	2b20      	cmp	r3, #32
 800362c:	d10e      	bne.n	800364c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0320 	and.w	r3, r3, #32
 8003638:	2b20      	cmp	r3, #32
 800363a:	d107      	bne.n	800364c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f06f 0220 	mvn.w	r2, #32
 8003644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fa54 	bl	8003af4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800364c:	bf00      	nop
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_TIM_ConfigClockSource+0x18>
 8003668:	2302      	movs	r3, #2
 800366a:	e0a8      	b.n	80037be <HAL_TIM_ConfigClockSource+0x16a>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800368a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800368e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003696:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2b40      	cmp	r3, #64	; 0x40
 80036a6:	d067      	beq.n	8003778 <HAL_TIM_ConfigClockSource+0x124>
 80036a8:	2b40      	cmp	r3, #64	; 0x40
 80036aa:	d80b      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x70>
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d073      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x144>
 80036b0:	2b10      	cmp	r3, #16
 80036b2:	d802      	bhi.n	80036ba <HAL_TIM_ConfigClockSource+0x66>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d06f      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80036b8:	e078      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80036ba:	2b20      	cmp	r3, #32
 80036bc:	d06c      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x144>
 80036be:	2b30      	cmp	r3, #48	; 0x30
 80036c0:	d06a      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80036c2:	e073      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80036c4:	2b70      	cmp	r3, #112	; 0x70
 80036c6:	d00d      	beq.n	80036e4 <HAL_TIM_ConfigClockSource+0x90>
 80036c8:	2b70      	cmp	r3, #112	; 0x70
 80036ca:	d804      	bhi.n	80036d6 <HAL_TIM_ConfigClockSource+0x82>
 80036cc:	2b50      	cmp	r3, #80	; 0x50
 80036ce:	d033      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0xe4>
 80036d0:	2b60      	cmp	r3, #96	; 0x60
 80036d2:	d041      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80036d4:	e06a      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80036d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036da:	d066      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x156>
 80036dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e0:	d017      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80036e2:	e063      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	6899      	ldr	r1, [r3, #8]
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	f000 f978 	bl	80039e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003706:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	609a      	str	r2, [r3, #8]
      break;
 8003710:	e04c      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6899      	ldr	r1, [r3, #8]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f000 f961 	bl	80039e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003734:	609a      	str	r2, [r3, #8]
      break;
 8003736:	e039      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6818      	ldr	r0, [r3, #0]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	6859      	ldr	r1, [r3, #4]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	461a      	mov	r2, r3
 8003746:	f000 f8d5 	bl	80038f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2150      	movs	r1, #80	; 0x50
 8003750:	4618      	mov	r0, r3
 8003752:	f000 f92e 	bl	80039b2 <TIM_ITRx_SetConfig>
      break;
 8003756:	e029      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	6859      	ldr	r1, [r3, #4]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	461a      	mov	r2, r3
 8003766:	f000 f8f4 	bl	8003952 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2160      	movs	r1, #96	; 0x60
 8003770:	4618      	mov	r0, r3
 8003772:	f000 f91e 	bl	80039b2 <TIM_ITRx_SetConfig>
      break;
 8003776:	e019      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	461a      	mov	r2, r3
 8003786:	f000 f8b5 	bl	80038f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2140      	movs	r1, #64	; 0x40
 8003790:	4618      	mov	r0, r3
 8003792:	f000 f90e 	bl	80039b2 <TIM_ITRx_SetConfig>
      break;
 8003796:	e009      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
 80037a2:	4610      	mov	r0, r2
 80037a4:	f000 f905 	bl	80039b2 <TIM_ITRx_SetConfig>
      break;
 80037a8:	e000      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x158>
      break;
 80037aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
	...

0800382c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a2a      	ldr	r2, [pc, #168]	; (80038e8 <TIM_Base_SetConfig+0xbc>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d003      	beq.n	800384c <TIM_Base_SetConfig+0x20>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800384a:	d108      	bne.n	800385e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	4313      	orrs	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a21      	ldr	r2, [pc, #132]	; (80038e8 <TIM_Base_SetConfig+0xbc>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00b      	beq.n	800387e <TIM_Base_SetConfig+0x52>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386c:	d007      	beq.n	800387e <TIM_Base_SetConfig+0x52>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a1e      	ldr	r2, [pc, #120]	; (80038ec <TIM_Base_SetConfig+0xc0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d003      	beq.n	800387e <TIM_Base_SetConfig+0x52>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a1d      	ldr	r2, [pc, #116]	; (80038f0 <TIM_Base_SetConfig+0xc4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d108      	bne.n	8003890 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4313      	orrs	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a0c      	ldr	r2, [pc, #48]	; (80038e8 <TIM_Base_SetConfig+0xbc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d007      	beq.n	80038cc <TIM_Base_SetConfig+0xa0>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a0b      	ldr	r2, [pc, #44]	; (80038ec <TIM_Base_SetConfig+0xc0>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d003      	beq.n	80038cc <TIM_Base_SetConfig+0xa0>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a0a      	ldr	r2, [pc, #40]	; (80038f0 <TIM_Base_SetConfig+0xc4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d103      	bne.n	80038d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	615a      	str	r2, [r3, #20]
}
 80038da:	bf00      	nop
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40012c00 	.word	0x40012c00
 80038ec:	40014000 	.word	0x40014000
 80038f0:	40014400 	.word	0x40014400

080038f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	f023 0201 	bic.w	r2, r3, #1
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800391e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f023 030a 	bic.w	r3, r3, #10
 8003930:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	621a      	str	r2, [r3, #32]
}
 8003946:	bf00      	nop
 8003948:	371c      	adds	r7, #28
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003952:	b480      	push	{r7}
 8003954:	b087      	sub	sp, #28
 8003956:	af00      	add	r7, sp, #0
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	f023 0210 	bic.w	r2, r3, #16
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800397c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	031b      	lsls	r3, r3, #12
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800398e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	4313      	orrs	r3, r2
 8003998:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	621a      	str	r2, [r3, #32]
}
 80039a6:	bf00      	nop
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr

080039b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b085      	sub	sp, #20
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
 80039ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	f043 0307 	orr.w	r3, r3, #7
 80039d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	609a      	str	r2, [r3, #8]
}
 80039dc:	bf00      	nop
 80039de:	3714      	adds	r7, #20
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
 80039f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	021a      	lsls	r2, r3, #8
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	609a      	str	r2, [r3, #8]
}
 8003a1c:	bf00      	nop
 8003a1e:	371c      	adds	r7, #28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d101      	bne.n	8003a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	e04f      	b.n	8003ae0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a21      	ldr	r2, [pc, #132]	; (8003aec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d108      	bne.n	8003a7c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003a70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a14      	ldr	r2, [pc, #80]	; (8003aec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d009      	beq.n	8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa8:	d004      	beq.n	8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a10      	ldr	r2, [pc, #64]	; (8003af0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d10c      	bne.n	8003ace <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	40012c00 	.word	0x40012c00
 8003af0:	40014000 	.word	0x40014000

08003af4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e040      	b.n	8003bc4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fd fc44 	bl	80013e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2224      	movs	r2, #36	; 0x24
 8003b5c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0201 	bic.w	r2, r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f8c0 	bl	8003cf4 <UART_SetConfig>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d101      	bne.n	8003b7e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e022      	b.n	8003bc4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d002      	beq.n	8003b8c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fbc8 	bl	800431c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003baa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0201 	orr.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fc4f 	bl	8004460 <UART_CheckIdleState>
 8003bc2:	4603      	mov	r3, r0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af02      	add	r7, sp, #8
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	603b      	str	r3, [r7, #0]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be0:	2b20      	cmp	r3, #32
 8003be2:	f040 8081 	bne.w	8003ce8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <HAL_UART_Transmit+0x26>
 8003bec:	88fb      	ldrh	r3, [r7, #6]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e079      	b.n	8003cea <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_UART_Transmit+0x38>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e072      	b.n	8003cea <HAL_UART_Transmit+0x11e>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2221      	movs	r2, #33	; 0x21
 8003c16:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003c18:	f7fd fdf6 	bl	8001808 <HAL_GetTick>
 8003c1c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	88fa      	ldrh	r2, [r7, #6]
 8003c22:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	88fa      	ldrh	r2, [r7, #6]
 8003c2a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c36:	d108      	bne.n	8003c4a <HAL_UART_Transmit+0x7e>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d104      	bne.n	8003c4a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003c40:	2300      	movs	r3, #0
 8003c42:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	e003      	b.n	8003c52 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003c5a:	e02d      	b.n	8003cb8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	2200      	movs	r2, #0
 8003c64:	2180      	movs	r1, #128	; 0x80
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fc3f 	bl	80044ea <UART_WaitOnFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e039      	b.n	8003cea <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10b      	bne.n	8003c94 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	881a      	ldrh	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c88:	b292      	uxth	r2, r2
 8003c8a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	3302      	adds	r3, #2
 8003c90:	61bb      	str	r3, [r7, #24]
 8003c92:	e008      	b.n	8003ca6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	781a      	ldrb	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	b292      	uxth	r2, r2
 8003c9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1cb      	bne.n	8003c5c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2140      	movs	r1, #64	; 0x40
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 fc0b 	bl	80044ea <UART_WaitOnFlagUntilTimeout>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e005      	b.n	8003cea <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	e000      	b.n	8003cea <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003ce8:	2302      	movs	r3, #2
  }
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3720      	adds	r7, #32
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
	...

08003cf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003cf8:	b08a      	sub	sp, #40	; 0x28
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	4bbc      	ldr	r3, [pc, #752]	; (800401c <UART_SetConfig+0x328>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d32:	430b      	orrs	r3, r1
 8003d34:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4ab2      	ldr	r2, [pc, #712]	; (8004020 <UART_SetConfig+0x32c>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d004      	beq.n	8003d66 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d62:	4313      	orrs	r3, r2
 8003d64:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4aa9      	ldr	r2, [pc, #676]	; (8004024 <UART_SetConfig+0x330>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d126      	bne.n	8003dd2 <UART_SetConfig+0xde>
 8003d84:	4ba8      	ldr	r3, [pc, #672]	; (8004028 <UART_SetConfig+0x334>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	2b03      	cmp	r3, #3
 8003d90:	d81a      	bhi.n	8003dc8 <UART_SetConfig+0xd4>
 8003d92:	a201      	add	r2, pc, #4	; (adr r2, 8003d98 <UART_SetConfig+0xa4>)
 8003d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d98:	08003da9 	.word	0x08003da9
 8003d9c:	08003db9 	.word	0x08003db9
 8003da0:	08003db1 	.word	0x08003db1
 8003da4:	08003dc1 	.word	0x08003dc1
 8003da8:	2301      	movs	r3, #1
 8003daa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dae:	e0ab      	b.n	8003f08 <UART_SetConfig+0x214>
 8003db0:	2302      	movs	r3, #2
 8003db2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003db6:	e0a7      	b.n	8003f08 <UART_SetConfig+0x214>
 8003db8:	2304      	movs	r3, #4
 8003dba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dbe:	e0a3      	b.n	8003f08 <UART_SetConfig+0x214>
 8003dc0:	2308      	movs	r3, #8
 8003dc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dc6:	e09f      	b.n	8003f08 <UART_SetConfig+0x214>
 8003dc8:	2310      	movs	r3, #16
 8003dca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dce:	bf00      	nop
 8003dd0:	e09a      	b.n	8003f08 <UART_SetConfig+0x214>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a95      	ldr	r2, [pc, #596]	; (800402c <UART_SetConfig+0x338>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d138      	bne.n	8003e4e <UART_SetConfig+0x15a>
 8003ddc:	4b92      	ldr	r3, [pc, #584]	; (8004028 <UART_SetConfig+0x334>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de2:	f003 030c 	and.w	r3, r3, #12
 8003de6:	2b0c      	cmp	r3, #12
 8003de8:	d82c      	bhi.n	8003e44 <UART_SetConfig+0x150>
 8003dea:	a201      	add	r2, pc, #4	; (adr r2, 8003df0 <UART_SetConfig+0xfc>)
 8003dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df0:	08003e25 	.word	0x08003e25
 8003df4:	08003e45 	.word	0x08003e45
 8003df8:	08003e45 	.word	0x08003e45
 8003dfc:	08003e45 	.word	0x08003e45
 8003e00:	08003e35 	.word	0x08003e35
 8003e04:	08003e45 	.word	0x08003e45
 8003e08:	08003e45 	.word	0x08003e45
 8003e0c:	08003e45 	.word	0x08003e45
 8003e10:	08003e2d 	.word	0x08003e2d
 8003e14:	08003e45 	.word	0x08003e45
 8003e18:	08003e45 	.word	0x08003e45
 8003e1c:	08003e45 	.word	0x08003e45
 8003e20:	08003e3d 	.word	0x08003e3d
 8003e24:	2300      	movs	r3, #0
 8003e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e2a:	e06d      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e32:	e069      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e34:	2304      	movs	r3, #4
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e3a:	e065      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e3c:	2308      	movs	r3, #8
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e42:	e061      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e44:	2310      	movs	r3, #16
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e4a:	bf00      	nop
 8003e4c:	e05c      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a77      	ldr	r2, [pc, #476]	; (8004030 <UART_SetConfig+0x33c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d125      	bne.n	8003ea4 <UART_SetConfig+0x1b0>
 8003e58:	4b73      	ldr	r3, [pc, #460]	; (8004028 <UART_SetConfig+0x334>)
 8003e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e62:	2b10      	cmp	r3, #16
 8003e64:	d011      	beq.n	8003e8a <UART_SetConfig+0x196>
 8003e66:	2b10      	cmp	r3, #16
 8003e68:	d802      	bhi.n	8003e70 <UART_SetConfig+0x17c>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d005      	beq.n	8003e7a <UART_SetConfig+0x186>
 8003e6e:	e014      	b.n	8003e9a <UART_SetConfig+0x1a6>
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d006      	beq.n	8003e82 <UART_SetConfig+0x18e>
 8003e74:	2b30      	cmp	r3, #48	; 0x30
 8003e76:	d00c      	beq.n	8003e92 <UART_SetConfig+0x19e>
 8003e78:	e00f      	b.n	8003e9a <UART_SetConfig+0x1a6>
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e80:	e042      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e82:	2302      	movs	r3, #2
 8003e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e88:	e03e      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e8a:	2304      	movs	r3, #4
 8003e8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e90:	e03a      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e92:	2308      	movs	r3, #8
 8003e94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e98:	e036      	b.n	8003f08 <UART_SetConfig+0x214>
 8003e9a:	2310      	movs	r3, #16
 8003e9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ea0:	bf00      	nop
 8003ea2:	e031      	b.n	8003f08 <UART_SetConfig+0x214>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a5d      	ldr	r2, [pc, #372]	; (8004020 <UART_SetConfig+0x32c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d129      	bne.n	8003f02 <UART_SetConfig+0x20e>
 8003eae:	4b5e      	ldr	r3, [pc, #376]	; (8004028 <UART_SetConfig+0x334>)
 8003eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003eb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ebc:	d014      	beq.n	8003ee8 <UART_SetConfig+0x1f4>
 8003ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec2:	d802      	bhi.n	8003eca <UART_SetConfig+0x1d6>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d007      	beq.n	8003ed8 <UART_SetConfig+0x1e4>
 8003ec8:	e016      	b.n	8003ef8 <UART_SetConfig+0x204>
 8003eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ece:	d007      	beq.n	8003ee0 <UART_SetConfig+0x1ec>
 8003ed0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ed4:	d00c      	beq.n	8003ef0 <UART_SetConfig+0x1fc>
 8003ed6:	e00f      	b.n	8003ef8 <UART_SetConfig+0x204>
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ede:	e013      	b.n	8003f08 <UART_SetConfig+0x214>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ee6:	e00f      	b.n	8003f08 <UART_SetConfig+0x214>
 8003ee8:	2304      	movs	r3, #4
 8003eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eee:	e00b      	b.n	8003f08 <UART_SetConfig+0x214>
 8003ef0:	2308      	movs	r3, #8
 8003ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ef6:	e007      	b.n	8003f08 <UART_SetConfig+0x214>
 8003ef8:	2310      	movs	r3, #16
 8003efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003efe:	bf00      	nop
 8003f00:	e002      	b.n	8003f08 <UART_SetConfig+0x214>
 8003f02:	2310      	movs	r3, #16
 8003f04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a44      	ldr	r2, [pc, #272]	; (8004020 <UART_SetConfig+0x32c>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	f040 80fb 	bne.w	800410a <UART_SetConfig+0x416>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d824      	bhi.n	8003f66 <UART_SetConfig+0x272>
 8003f1c:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <UART_SetConfig+0x230>)
 8003f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f22:	bf00      	nop
 8003f24:	08003f49 	.word	0x08003f49
 8003f28:	08003f67 	.word	0x08003f67
 8003f2c:	08003f51 	.word	0x08003f51
 8003f30:	08003f67 	.word	0x08003f67
 8003f34:	08003f57 	.word	0x08003f57
 8003f38:	08003f67 	.word	0x08003f67
 8003f3c:	08003f67 	.word	0x08003f67
 8003f40:	08003f67 	.word	0x08003f67
 8003f44:	08003f5f 	.word	0x08003f5f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003f48:	f7ff f818 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8003f4c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f4e:	e00d      	b.n	8003f6c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003f50:	4b38      	ldr	r3, [pc, #224]	; (8004034 <UART_SetConfig+0x340>)
 8003f52:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f54:	e00a      	b.n	8003f6c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003f56:	f7fe ff7b 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 8003f5a:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f5c:	e006      	b.n	8003f6c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f62:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f64:	e002      	b.n	8003f6c <UART_SetConfig+0x278>
      default:
        ret = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	76fb      	strb	r3, [r7, #27]
        break;
 8003f6a:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 81c8 	beq.w	8004304 <UART_SetConfig+0x610>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	4413      	add	r3, r2
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d305      	bcc.n	8003f90 <UART_SetConfig+0x29c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d902      	bls.n	8003f96 <UART_SetConfig+0x2a2>
      {
        ret = HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	76fb      	strb	r3, [r7, #27]
 8003f94:	e1b6      	b.n	8004304 <UART_SetConfig+0x610>
      }
      else
      {
        switch (clocksource)
 8003f96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	f200 80a2 	bhi.w	80040e4 <UART_SetConfig+0x3f0>
 8003fa0:	a201      	add	r2, pc, #4	; (adr r2, 8003fa8 <UART_SetConfig+0x2b4>)
 8003fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa6:	bf00      	nop
 8003fa8:	08003fcd 	.word	0x08003fcd
 8003fac:	080040e5 	.word	0x080040e5
 8003fb0:	08004039 	.word	0x08004039
 8003fb4:	080040e5 	.word	0x080040e5
 8003fb8:	0800406d 	.word	0x0800406d
 8003fbc:	080040e5 	.word	0x080040e5
 8003fc0:	080040e5 	.word	0x080040e5
 8003fc4:	080040e5 	.word	0x080040e5
 8003fc8:	080040bb 	.word	0x080040bb
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8003fcc:	f7fe ffd6 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8003fd0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	f04f 0400 	mov.w	r4, #0
 8003fe2:	0214      	lsls	r4, r2, #8
 8003fe4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003fe8:	020b      	lsls	r3, r1, #8
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6852      	ldr	r2, [r2, #4]
 8003fee:	0852      	lsrs	r2, r2, #1
 8003ff0:	4611      	mov	r1, r2
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	eb13 0b01 	adds.w	fp, r3, r1
 8003ffa:	eb44 0c02 	adc.w	ip, r4, r2
 8003ffe:	4658      	mov	r0, fp
 8004000:	4661      	mov	r1, ip
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f04f 0400 	mov.w	r4, #0
 800400a:	461a      	mov	r2, r3
 800400c:	4623      	mov	r3, r4
 800400e:	f7fc f92f 	bl	8000270 <__aeabi_uldivmod>
 8004012:	4603      	mov	r3, r0
 8004014:	460c      	mov	r4, r1
 8004016:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004018:	e067      	b.n	80040ea <UART_SetConfig+0x3f6>
 800401a:	bf00      	nop
 800401c:	efff69f3 	.word	0xefff69f3
 8004020:	40008000 	.word	0x40008000
 8004024:	40013800 	.word	0x40013800
 8004028:	40021000 	.word	0x40021000
 800402c:	40004400 	.word	0x40004400
 8004030:	40004800 	.word	0x40004800
 8004034:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	085b      	lsrs	r3, r3, #1
 800403e:	f04f 0400 	mov.w	r4, #0
 8004042:	49ae      	ldr	r1, [pc, #696]	; (80042fc <UART_SetConfig+0x608>)
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	eb13 0b01 	adds.w	fp, r3, r1
 800404c:	eb44 0c02 	adc.w	ip, r4, r2
 8004050:	4658      	mov	r0, fp
 8004052:	4661      	mov	r1, ip
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f04f 0400 	mov.w	r4, #0
 800405c:	461a      	mov	r2, r3
 800405e:	4623      	mov	r3, r4
 8004060:	f7fc f906 	bl	8000270 <__aeabi_uldivmod>
 8004064:	4603      	mov	r3, r0
 8004066:	460c      	mov	r4, r1
 8004068:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800406a:	e03e      	b.n	80040ea <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800406c:	f7fe fef0 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 8004070:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	4619      	mov	r1, r3
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	f04f 0300 	mov.w	r3, #0
 800407e:	f04f 0400 	mov.w	r4, #0
 8004082:	0214      	lsls	r4, r2, #8
 8004084:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004088:	020b      	lsls	r3, r1, #8
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6852      	ldr	r2, [r2, #4]
 800408e:	0852      	lsrs	r2, r2, #1
 8004090:	4611      	mov	r1, r2
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	eb13 0b01 	adds.w	fp, r3, r1
 800409a:	eb44 0c02 	adc.w	ip, r4, r2
 800409e:	4658      	mov	r0, fp
 80040a0:	4661      	mov	r1, ip
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f04f 0400 	mov.w	r4, #0
 80040aa:	461a      	mov	r2, r3
 80040ac:	4623      	mov	r3, r4
 80040ae:	f7fc f8df 	bl	8000270 <__aeabi_uldivmod>
 80040b2:	4603      	mov	r3, r0
 80040b4:	460c      	mov	r4, r1
 80040b6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80040b8:	e017      	b.n	80040ea <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	085b      	lsrs	r3, r3, #1
 80040c0:	f04f 0400 	mov.w	r4, #0
 80040c4:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80040c8:	f144 0100 	adc.w	r1, r4, #0
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f04f 0400 	mov.w	r4, #0
 80040d4:	461a      	mov	r2, r3
 80040d6:	4623      	mov	r3, r4
 80040d8:	f7fc f8ca 	bl	8000270 <__aeabi_uldivmod>
 80040dc:	4603      	mov	r3, r0
 80040de:	460c      	mov	r4, r1
 80040e0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80040e2:	e002      	b.n	80040ea <UART_SetConfig+0x3f6>
          default:
            ret = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	76fb      	strb	r3, [r7, #27]
            break;
 80040e8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040f0:	d308      	bcc.n	8004104 <UART_SetConfig+0x410>
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040f8:	d204      	bcs.n	8004104 <UART_SetConfig+0x410>
        {
          huart->Instance->BRR = usartdiv;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	69fa      	ldr	r2, [r7, #28]
 8004100:	60da      	str	r2, [r3, #12]
 8004102:	e0ff      	b.n	8004304 <UART_SetConfig+0x610>
        }
        else
        {
          ret = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	76fb      	strb	r3, [r7, #27]
 8004108:	e0fc      	b.n	8004304 <UART_SetConfig+0x610>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004112:	f040 8083 	bne.w	800421c <UART_SetConfig+0x528>
  {
    switch (clocksource)
 8004116:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800411a:	2b08      	cmp	r3, #8
 800411c:	d85e      	bhi.n	80041dc <UART_SetConfig+0x4e8>
 800411e:	a201      	add	r2, pc, #4	; (adr r2, 8004124 <UART_SetConfig+0x430>)
 8004120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004124:	08004149 	.word	0x08004149
 8004128:	08004169 	.word	0x08004169
 800412c:	08004189 	.word	0x08004189
 8004130:	080041dd 	.word	0x080041dd
 8004134:	080041a5 	.word	0x080041a5
 8004138:	080041dd 	.word	0x080041dd
 800413c:	080041dd 	.word	0x080041dd
 8004140:	080041dd 	.word	0x080041dd
 8004144:	080041c5 	.word	0x080041c5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004148:	f7fe ff18 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 800414c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	005a      	lsls	r2, r3, #1
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	085b      	lsrs	r3, r3, #1
 8004158:	441a      	add	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004162:	b29b      	uxth	r3, r3
 8004164:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004166:	e03c      	b.n	80041e2 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004168:	f7fe ff1e 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 800416c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	005a      	lsls	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	085b      	lsrs	r3, r3, #1
 8004178:	441a      	add	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004182:	b29b      	uxth	r3, r3
 8004184:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004186:	e02c      	b.n	80041e2 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	085b      	lsrs	r3, r3, #1
 800418e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004192:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	6852      	ldr	r2, [r2, #4]
 800419a:	fbb3 f3f2 	udiv	r3, r3, r2
 800419e:	b29b      	uxth	r3, r3
 80041a0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041a2:	e01e      	b.n	80041e2 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041a4:	f7fe fe54 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 80041a8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	005a      	lsls	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	085b      	lsrs	r3, r3, #1
 80041b4:	441a      	add	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80041be:	b29b      	uxth	r3, r3
 80041c0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041c2:	e00e      	b.n	80041e2 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041da:	e002      	b.n	80041e2 <UART_SetConfig+0x4ee>
      default:
        ret = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	76fb      	strb	r3, [r7, #27]
        break;
 80041e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b0f      	cmp	r3, #15
 80041e6:	d916      	bls.n	8004216 <UART_SetConfig+0x522>
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ee:	d212      	bcs.n	8004216 <UART_SetConfig+0x522>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	f023 030f 	bic.w	r3, r3, #15
 80041f8:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	085b      	lsrs	r3, r3, #1
 80041fe:	b29b      	uxth	r3, r3
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	b29a      	uxth	r2, r3
 8004206:	89fb      	ldrh	r3, [r7, #14]
 8004208:	4313      	orrs	r3, r2
 800420a:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	89fa      	ldrh	r2, [r7, #14]
 8004212:	60da      	str	r2, [r3, #12]
 8004214:	e076      	b.n	8004304 <UART_SetConfig+0x610>
    }
    else
    {
      ret = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	76fb      	strb	r3, [r7, #27]
 800421a:	e073      	b.n	8004304 <UART_SetConfig+0x610>
    }
  }
  else
  {
    switch (clocksource)
 800421c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004220:	2b08      	cmp	r3, #8
 8004222:	d85c      	bhi.n	80042de <UART_SetConfig+0x5ea>
 8004224:	a201      	add	r2, pc, #4	; (adr r2, 800422c <UART_SetConfig+0x538>)
 8004226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422a:	bf00      	nop
 800422c:	08004251 	.word	0x08004251
 8004230:	0800426f 	.word	0x0800426f
 8004234:	0800428d 	.word	0x0800428d
 8004238:	080042df 	.word	0x080042df
 800423c:	080042a9 	.word	0x080042a9
 8004240:	080042df 	.word	0x080042df
 8004244:	080042df 	.word	0x080042df
 8004248:	080042df 	.word	0x080042df
 800424c:	080042c7 	.word	0x080042c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004250:	f7fe fe94 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8004254:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	085a      	lsrs	r2, r3, #1
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	441a      	add	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	b29b      	uxth	r3, r3
 800426a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800426c:	e03a      	b.n	80042e4 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800426e:	f7fe fe9b 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8004272:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	085a      	lsrs	r2, r3, #1
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	441a      	add	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	fbb2 f3f3 	udiv	r3, r2, r3
 8004286:	b29b      	uxth	r3, r3
 8004288:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800428a:	e02b      	b.n	80042e4 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	085b      	lsrs	r3, r3, #1
 8004292:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004296:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6852      	ldr	r2, [r2, #4]
 800429e:	fbb3 f3f2 	udiv	r3, r3, r2
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80042a6:	e01d      	b.n	80042e4 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042a8:	f7fe fdd2 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 80042ac:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	085a      	lsrs	r2, r3, #1
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	441a      	add	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80042c4:	e00e      	b.n	80042e4 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	085b      	lsrs	r3, r3, #1
 80042cc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	b29b      	uxth	r3, r3
 80042da:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80042dc:	e002      	b.n	80042e4 <UART_SetConfig+0x5f0>
      default:
        ret = HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	76fb      	strb	r3, [r7, #27]
        break;
 80042e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2b0f      	cmp	r3, #15
 80042e8:	d90a      	bls.n	8004300 <UART_SetConfig+0x60c>
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f0:	d206      	bcs.n	8004300 <UART_SetConfig+0x60c>
    {
      huart->Instance->BRR = usartdiv;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69fa      	ldr	r2, [r7, #28]
 80042f8:	60da      	str	r2, [r3, #12]
 80042fa:	e003      	b.n	8004304 <UART_SetConfig+0x610>
 80042fc:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004310:	7efb      	ldrb	r3, [r7, #27]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3728      	adds	r7, #40	; 0x28
 8004316:	46bd      	mov	sp, r7
 8004318:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800431c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00a      	beq.n	8004346 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00a      	beq.n	800438a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	f003 0308 	and.w	r3, r3, #8
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	f003 0310 	and.w	r3, r3, #16
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00a      	beq.n	80043ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	f003 0320 	and.w	r3, r3, #32
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00a      	beq.n	80043f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01a      	beq.n	8004432 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	430a      	orrs	r2, r1
 8004410:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800441a:	d10a      	bne.n	8004432 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	430a      	orrs	r2, r1
 8004452:	605a      	str	r2, [r3, #4]
  }
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af02      	add	r7, sp, #8
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800446e:	f7fd f9cb 	bl	8001808 <HAL_GetTick>
 8004472:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b08      	cmp	r3, #8
 8004480:	d10e      	bne.n	80044a0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004482:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f82a 	bl	80044ea <UART_WaitOnFlagUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e020      	b.n	80044e2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0304 	and.w	r3, r3, #4
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d10e      	bne.n	80044cc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f814 	bl	80044ea <UART_WaitOnFlagUntilTimeout>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e00a      	b.n	80044e2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2220      	movs	r2, #32
 80044d0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b084      	sub	sp, #16
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	603b      	str	r3, [r7, #0]
 80044f6:	4613      	mov	r3, r2
 80044f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fa:	e05d      	b.n	80045b8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004502:	d059      	beq.n	80045b8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004504:	f7fd f980 	bl	8001808 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	429a      	cmp	r2, r3
 8004512:	d302      	bcc.n	800451a <UART_WaitOnFlagUntilTimeout+0x30>
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d11b      	bne.n	8004552 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004528:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0201 	bic.w	r2, r2, #1
 8004538:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2220      	movs	r2, #32
 800453e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e042      	b.n	80045d8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	d02b      	beq.n	80045b8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800456a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800456e:	d123      	bne.n	80045b8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004578:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004588:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 0201 	bic.w	r2, r2, #1
 8004598:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2220      	movs	r2, #32
 800459e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2220      	movs	r2, #32
 80045aa:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e00f      	b.n	80045d8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	69da      	ldr	r2, [r3, #28]
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	4013      	ands	r3, r2
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	bf0c      	ite	eq
 80045c8:	2301      	moveq	r3, #1
 80045ca:	2300      	movne	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	461a      	mov	r2, r3
 80045d0:	79fb      	ldrb	r3, [r7, #7]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d092      	beq.n	80044fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <__errno>:
 80045e0:	4b01      	ldr	r3, [pc, #4]	; (80045e8 <__errno+0x8>)
 80045e2:	6818      	ldr	r0, [r3, #0]
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	2000000c 	.word	0x2000000c

080045ec <__libc_init_array>:
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	4e0d      	ldr	r6, [pc, #52]	; (8004624 <__libc_init_array+0x38>)
 80045f0:	4c0d      	ldr	r4, [pc, #52]	; (8004628 <__libc_init_array+0x3c>)
 80045f2:	1ba4      	subs	r4, r4, r6
 80045f4:	10a4      	asrs	r4, r4, #2
 80045f6:	2500      	movs	r5, #0
 80045f8:	42a5      	cmp	r5, r4
 80045fa:	d109      	bne.n	8004610 <__libc_init_array+0x24>
 80045fc:	4e0b      	ldr	r6, [pc, #44]	; (800462c <__libc_init_array+0x40>)
 80045fe:	4c0c      	ldr	r4, [pc, #48]	; (8004630 <__libc_init_array+0x44>)
 8004600:	f000 ff04 	bl	800540c <_init>
 8004604:	1ba4      	subs	r4, r4, r6
 8004606:	10a4      	asrs	r4, r4, #2
 8004608:	2500      	movs	r5, #0
 800460a:	42a5      	cmp	r5, r4
 800460c:	d105      	bne.n	800461a <__libc_init_array+0x2e>
 800460e:	bd70      	pop	{r4, r5, r6, pc}
 8004610:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004614:	4798      	blx	r3
 8004616:	3501      	adds	r5, #1
 8004618:	e7ee      	b.n	80045f8 <__libc_init_array+0xc>
 800461a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800461e:	4798      	blx	r3
 8004620:	3501      	adds	r5, #1
 8004622:	e7f2      	b.n	800460a <__libc_init_array+0x1e>
 8004624:	08005520 	.word	0x08005520
 8004628:	08005520 	.word	0x08005520
 800462c:	08005520 	.word	0x08005520
 8004630:	08005524 	.word	0x08005524

08004634 <memset>:
 8004634:	4402      	add	r2, r0
 8004636:	4603      	mov	r3, r0
 8004638:	4293      	cmp	r3, r2
 800463a:	d100      	bne.n	800463e <memset+0xa>
 800463c:	4770      	bx	lr
 800463e:	f803 1b01 	strb.w	r1, [r3], #1
 8004642:	e7f9      	b.n	8004638 <memset+0x4>

08004644 <iprintf>:
 8004644:	b40f      	push	{r0, r1, r2, r3}
 8004646:	4b0a      	ldr	r3, [pc, #40]	; (8004670 <iprintf+0x2c>)
 8004648:	b513      	push	{r0, r1, r4, lr}
 800464a:	681c      	ldr	r4, [r3, #0]
 800464c:	b124      	cbz	r4, 8004658 <iprintf+0x14>
 800464e:	69a3      	ldr	r3, [r4, #24]
 8004650:	b913      	cbnz	r3, 8004658 <iprintf+0x14>
 8004652:	4620      	mov	r0, r4
 8004654:	f000 f84e 	bl	80046f4 <__sinit>
 8004658:	ab05      	add	r3, sp, #20
 800465a:	9a04      	ldr	r2, [sp, #16]
 800465c:	68a1      	ldr	r1, [r4, #8]
 800465e:	9301      	str	r3, [sp, #4]
 8004660:	4620      	mov	r0, r4
 8004662:	f000 f955 	bl	8004910 <_vfiprintf_r>
 8004666:	b002      	add	sp, #8
 8004668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800466c:	b004      	add	sp, #16
 800466e:	4770      	bx	lr
 8004670:	2000000c 	.word	0x2000000c

08004674 <std>:
 8004674:	2300      	movs	r3, #0
 8004676:	b510      	push	{r4, lr}
 8004678:	4604      	mov	r4, r0
 800467a:	e9c0 3300 	strd	r3, r3, [r0]
 800467e:	6083      	str	r3, [r0, #8]
 8004680:	8181      	strh	r1, [r0, #12]
 8004682:	6643      	str	r3, [r0, #100]	; 0x64
 8004684:	81c2      	strh	r2, [r0, #14]
 8004686:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800468a:	6183      	str	r3, [r0, #24]
 800468c:	4619      	mov	r1, r3
 800468e:	2208      	movs	r2, #8
 8004690:	305c      	adds	r0, #92	; 0x5c
 8004692:	f7ff ffcf 	bl	8004634 <memset>
 8004696:	4b05      	ldr	r3, [pc, #20]	; (80046ac <std+0x38>)
 8004698:	6263      	str	r3, [r4, #36]	; 0x24
 800469a:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <std+0x3c>)
 800469c:	62a3      	str	r3, [r4, #40]	; 0x28
 800469e:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <std+0x40>)
 80046a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80046a2:	4b05      	ldr	r3, [pc, #20]	; (80046b8 <std+0x44>)
 80046a4:	6224      	str	r4, [r4, #32]
 80046a6:	6323      	str	r3, [r4, #48]	; 0x30
 80046a8:	bd10      	pop	{r4, pc}
 80046aa:	bf00      	nop
 80046ac:	08004e6d 	.word	0x08004e6d
 80046b0:	08004e8f 	.word	0x08004e8f
 80046b4:	08004ec7 	.word	0x08004ec7
 80046b8:	08004eeb 	.word	0x08004eeb

080046bc <_cleanup_r>:
 80046bc:	4901      	ldr	r1, [pc, #4]	; (80046c4 <_cleanup_r+0x8>)
 80046be:	f000 b885 	b.w	80047cc <_fwalk_reent>
 80046c2:	bf00      	nop
 80046c4:	080051c5 	.word	0x080051c5

080046c8 <__sfmoreglue>:
 80046c8:	b570      	push	{r4, r5, r6, lr}
 80046ca:	1e4a      	subs	r2, r1, #1
 80046cc:	2568      	movs	r5, #104	; 0x68
 80046ce:	4355      	muls	r5, r2
 80046d0:	460e      	mov	r6, r1
 80046d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80046d6:	f000 f897 	bl	8004808 <_malloc_r>
 80046da:	4604      	mov	r4, r0
 80046dc:	b140      	cbz	r0, 80046f0 <__sfmoreglue+0x28>
 80046de:	2100      	movs	r1, #0
 80046e0:	e9c0 1600 	strd	r1, r6, [r0]
 80046e4:	300c      	adds	r0, #12
 80046e6:	60a0      	str	r0, [r4, #8]
 80046e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80046ec:	f7ff ffa2 	bl	8004634 <memset>
 80046f0:	4620      	mov	r0, r4
 80046f2:	bd70      	pop	{r4, r5, r6, pc}

080046f4 <__sinit>:
 80046f4:	6983      	ldr	r3, [r0, #24]
 80046f6:	b510      	push	{r4, lr}
 80046f8:	4604      	mov	r4, r0
 80046fa:	bb33      	cbnz	r3, 800474a <__sinit+0x56>
 80046fc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004700:	6503      	str	r3, [r0, #80]	; 0x50
 8004702:	4b12      	ldr	r3, [pc, #72]	; (800474c <__sinit+0x58>)
 8004704:	4a12      	ldr	r2, [pc, #72]	; (8004750 <__sinit+0x5c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6282      	str	r2, [r0, #40]	; 0x28
 800470a:	4298      	cmp	r0, r3
 800470c:	bf04      	itt	eq
 800470e:	2301      	moveq	r3, #1
 8004710:	6183      	streq	r3, [r0, #24]
 8004712:	f000 f81f 	bl	8004754 <__sfp>
 8004716:	6060      	str	r0, [r4, #4]
 8004718:	4620      	mov	r0, r4
 800471a:	f000 f81b 	bl	8004754 <__sfp>
 800471e:	60a0      	str	r0, [r4, #8]
 8004720:	4620      	mov	r0, r4
 8004722:	f000 f817 	bl	8004754 <__sfp>
 8004726:	2200      	movs	r2, #0
 8004728:	60e0      	str	r0, [r4, #12]
 800472a:	2104      	movs	r1, #4
 800472c:	6860      	ldr	r0, [r4, #4]
 800472e:	f7ff ffa1 	bl	8004674 <std>
 8004732:	2201      	movs	r2, #1
 8004734:	2109      	movs	r1, #9
 8004736:	68a0      	ldr	r0, [r4, #8]
 8004738:	f7ff ff9c 	bl	8004674 <std>
 800473c:	2202      	movs	r2, #2
 800473e:	2112      	movs	r1, #18
 8004740:	68e0      	ldr	r0, [r4, #12]
 8004742:	f7ff ff97 	bl	8004674 <std>
 8004746:	2301      	movs	r3, #1
 8004748:	61a3      	str	r3, [r4, #24]
 800474a:	bd10      	pop	{r4, pc}
 800474c:	08005480 	.word	0x08005480
 8004750:	080046bd 	.word	0x080046bd

08004754 <__sfp>:
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004756:	4b1b      	ldr	r3, [pc, #108]	; (80047c4 <__sfp+0x70>)
 8004758:	681e      	ldr	r6, [r3, #0]
 800475a:	69b3      	ldr	r3, [r6, #24]
 800475c:	4607      	mov	r7, r0
 800475e:	b913      	cbnz	r3, 8004766 <__sfp+0x12>
 8004760:	4630      	mov	r0, r6
 8004762:	f7ff ffc7 	bl	80046f4 <__sinit>
 8004766:	3648      	adds	r6, #72	; 0x48
 8004768:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800476c:	3b01      	subs	r3, #1
 800476e:	d503      	bpl.n	8004778 <__sfp+0x24>
 8004770:	6833      	ldr	r3, [r6, #0]
 8004772:	b133      	cbz	r3, 8004782 <__sfp+0x2e>
 8004774:	6836      	ldr	r6, [r6, #0]
 8004776:	e7f7      	b.n	8004768 <__sfp+0x14>
 8004778:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800477c:	b16d      	cbz	r5, 800479a <__sfp+0x46>
 800477e:	3468      	adds	r4, #104	; 0x68
 8004780:	e7f4      	b.n	800476c <__sfp+0x18>
 8004782:	2104      	movs	r1, #4
 8004784:	4638      	mov	r0, r7
 8004786:	f7ff ff9f 	bl	80046c8 <__sfmoreglue>
 800478a:	6030      	str	r0, [r6, #0]
 800478c:	2800      	cmp	r0, #0
 800478e:	d1f1      	bne.n	8004774 <__sfp+0x20>
 8004790:	230c      	movs	r3, #12
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	4604      	mov	r4, r0
 8004796:	4620      	mov	r0, r4
 8004798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800479a:	4b0b      	ldr	r3, [pc, #44]	; (80047c8 <__sfp+0x74>)
 800479c:	6665      	str	r5, [r4, #100]	; 0x64
 800479e:	e9c4 5500 	strd	r5, r5, [r4]
 80047a2:	60a5      	str	r5, [r4, #8]
 80047a4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80047a8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80047ac:	2208      	movs	r2, #8
 80047ae:	4629      	mov	r1, r5
 80047b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80047b4:	f7ff ff3e 	bl	8004634 <memset>
 80047b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80047bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80047c0:	e7e9      	b.n	8004796 <__sfp+0x42>
 80047c2:	bf00      	nop
 80047c4:	08005480 	.word	0x08005480
 80047c8:	ffff0001 	.word	0xffff0001

080047cc <_fwalk_reent>:
 80047cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047d0:	4680      	mov	r8, r0
 80047d2:	4689      	mov	r9, r1
 80047d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80047d8:	2600      	movs	r6, #0
 80047da:	b914      	cbnz	r4, 80047e2 <_fwalk_reent+0x16>
 80047dc:	4630      	mov	r0, r6
 80047de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047e2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80047e6:	3f01      	subs	r7, #1
 80047e8:	d501      	bpl.n	80047ee <_fwalk_reent+0x22>
 80047ea:	6824      	ldr	r4, [r4, #0]
 80047ec:	e7f5      	b.n	80047da <_fwalk_reent+0xe>
 80047ee:	89ab      	ldrh	r3, [r5, #12]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d907      	bls.n	8004804 <_fwalk_reent+0x38>
 80047f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047f8:	3301      	adds	r3, #1
 80047fa:	d003      	beq.n	8004804 <_fwalk_reent+0x38>
 80047fc:	4629      	mov	r1, r5
 80047fe:	4640      	mov	r0, r8
 8004800:	47c8      	blx	r9
 8004802:	4306      	orrs	r6, r0
 8004804:	3568      	adds	r5, #104	; 0x68
 8004806:	e7ee      	b.n	80047e6 <_fwalk_reent+0x1a>

08004808 <_malloc_r>:
 8004808:	b570      	push	{r4, r5, r6, lr}
 800480a:	1ccd      	adds	r5, r1, #3
 800480c:	f025 0503 	bic.w	r5, r5, #3
 8004810:	3508      	adds	r5, #8
 8004812:	2d0c      	cmp	r5, #12
 8004814:	bf38      	it	cc
 8004816:	250c      	movcc	r5, #12
 8004818:	2d00      	cmp	r5, #0
 800481a:	4606      	mov	r6, r0
 800481c:	db01      	blt.n	8004822 <_malloc_r+0x1a>
 800481e:	42a9      	cmp	r1, r5
 8004820:	d903      	bls.n	800482a <_malloc_r+0x22>
 8004822:	230c      	movs	r3, #12
 8004824:	6033      	str	r3, [r6, #0]
 8004826:	2000      	movs	r0, #0
 8004828:	bd70      	pop	{r4, r5, r6, pc}
 800482a:	f000 fd6b 	bl	8005304 <__malloc_lock>
 800482e:	4a21      	ldr	r2, [pc, #132]	; (80048b4 <_malloc_r+0xac>)
 8004830:	6814      	ldr	r4, [r2, #0]
 8004832:	4621      	mov	r1, r4
 8004834:	b991      	cbnz	r1, 800485c <_malloc_r+0x54>
 8004836:	4c20      	ldr	r4, [pc, #128]	; (80048b8 <_malloc_r+0xb0>)
 8004838:	6823      	ldr	r3, [r4, #0]
 800483a:	b91b      	cbnz	r3, 8004844 <_malloc_r+0x3c>
 800483c:	4630      	mov	r0, r6
 800483e:	f000 fb05 	bl	8004e4c <_sbrk_r>
 8004842:	6020      	str	r0, [r4, #0]
 8004844:	4629      	mov	r1, r5
 8004846:	4630      	mov	r0, r6
 8004848:	f000 fb00 	bl	8004e4c <_sbrk_r>
 800484c:	1c43      	adds	r3, r0, #1
 800484e:	d124      	bne.n	800489a <_malloc_r+0x92>
 8004850:	230c      	movs	r3, #12
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	4630      	mov	r0, r6
 8004856:	f000 fd56 	bl	8005306 <__malloc_unlock>
 800485a:	e7e4      	b.n	8004826 <_malloc_r+0x1e>
 800485c:	680b      	ldr	r3, [r1, #0]
 800485e:	1b5b      	subs	r3, r3, r5
 8004860:	d418      	bmi.n	8004894 <_malloc_r+0x8c>
 8004862:	2b0b      	cmp	r3, #11
 8004864:	d90f      	bls.n	8004886 <_malloc_r+0x7e>
 8004866:	600b      	str	r3, [r1, #0]
 8004868:	50cd      	str	r5, [r1, r3]
 800486a:	18cc      	adds	r4, r1, r3
 800486c:	4630      	mov	r0, r6
 800486e:	f000 fd4a 	bl	8005306 <__malloc_unlock>
 8004872:	f104 000b 	add.w	r0, r4, #11
 8004876:	1d23      	adds	r3, r4, #4
 8004878:	f020 0007 	bic.w	r0, r0, #7
 800487c:	1ac3      	subs	r3, r0, r3
 800487e:	d0d3      	beq.n	8004828 <_malloc_r+0x20>
 8004880:	425a      	negs	r2, r3
 8004882:	50e2      	str	r2, [r4, r3]
 8004884:	e7d0      	b.n	8004828 <_malloc_r+0x20>
 8004886:	428c      	cmp	r4, r1
 8004888:	684b      	ldr	r3, [r1, #4]
 800488a:	bf16      	itet	ne
 800488c:	6063      	strne	r3, [r4, #4]
 800488e:	6013      	streq	r3, [r2, #0]
 8004890:	460c      	movne	r4, r1
 8004892:	e7eb      	b.n	800486c <_malloc_r+0x64>
 8004894:	460c      	mov	r4, r1
 8004896:	6849      	ldr	r1, [r1, #4]
 8004898:	e7cc      	b.n	8004834 <_malloc_r+0x2c>
 800489a:	1cc4      	adds	r4, r0, #3
 800489c:	f024 0403 	bic.w	r4, r4, #3
 80048a0:	42a0      	cmp	r0, r4
 80048a2:	d005      	beq.n	80048b0 <_malloc_r+0xa8>
 80048a4:	1a21      	subs	r1, r4, r0
 80048a6:	4630      	mov	r0, r6
 80048a8:	f000 fad0 	bl	8004e4c <_sbrk_r>
 80048ac:	3001      	adds	r0, #1
 80048ae:	d0cf      	beq.n	8004850 <_malloc_r+0x48>
 80048b0:	6025      	str	r5, [r4, #0]
 80048b2:	e7db      	b.n	800486c <_malloc_r+0x64>
 80048b4:	2000009c 	.word	0x2000009c
 80048b8:	200000a0 	.word	0x200000a0

080048bc <__sfputc_r>:
 80048bc:	6893      	ldr	r3, [r2, #8]
 80048be:	3b01      	subs	r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	b410      	push	{r4}
 80048c4:	6093      	str	r3, [r2, #8]
 80048c6:	da08      	bge.n	80048da <__sfputc_r+0x1e>
 80048c8:	6994      	ldr	r4, [r2, #24]
 80048ca:	42a3      	cmp	r3, r4
 80048cc:	db01      	blt.n	80048d2 <__sfputc_r+0x16>
 80048ce:	290a      	cmp	r1, #10
 80048d0:	d103      	bne.n	80048da <__sfputc_r+0x1e>
 80048d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048d6:	f000 bb0d 	b.w	8004ef4 <__swbuf_r>
 80048da:	6813      	ldr	r3, [r2, #0]
 80048dc:	1c58      	adds	r0, r3, #1
 80048de:	6010      	str	r0, [r2, #0]
 80048e0:	7019      	strb	r1, [r3, #0]
 80048e2:	4608      	mov	r0, r1
 80048e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <__sfputs_r>:
 80048ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ec:	4606      	mov	r6, r0
 80048ee:	460f      	mov	r7, r1
 80048f0:	4614      	mov	r4, r2
 80048f2:	18d5      	adds	r5, r2, r3
 80048f4:	42ac      	cmp	r4, r5
 80048f6:	d101      	bne.n	80048fc <__sfputs_r+0x12>
 80048f8:	2000      	movs	r0, #0
 80048fa:	e007      	b.n	800490c <__sfputs_r+0x22>
 80048fc:	463a      	mov	r2, r7
 80048fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004902:	4630      	mov	r0, r6
 8004904:	f7ff ffda 	bl	80048bc <__sfputc_r>
 8004908:	1c43      	adds	r3, r0, #1
 800490a:	d1f3      	bne.n	80048f4 <__sfputs_r+0xa>
 800490c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004910 <_vfiprintf_r>:
 8004910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004914:	460c      	mov	r4, r1
 8004916:	b09d      	sub	sp, #116	; 0x74
 8004918:	4617      	mov	r7, r2
 800491a:	461d      	mov	r5, r3
 800491c:	4606      	mov	r6, r0
 800491e:	b118      	cbz	r0, 8004928 <_vfiprintf_r+0x18>
 8004920:	6983      	ldr	r3, [r0, #24]
 8004922:	b90b      	cbnz	r3, 8004928 <_vfiprintf_r+0x18>
 8004924:	f7ff fee6 	bl	80046f4 <__sinit>
 8004928:	4b7c      	ldr	r3, [pc, #496]	; (8004b1c <_vfiprintf_r+0x20c>)
 800492a:	429c      	cmp	r4, r3
 800492c:	d158      	bne.n	80049e0 <_vfiprintf_r+0xd0>
 800492e:	6874      	ldr	r4, [r6, #4]
 8004930:	89a3      	ldrh	r3, [r4, #12]
 8004932:	0718      	lsls	r0, r3, #28
 8004934:	d55e      	bpl.n	80049f4 <_vfiprintf_r+0xe4>
 8004936:	6923      	ldr	r3, [r4, #16]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d05b      	beq.n	80049f4 <_vfiprintf_r+0xe4>
 800493c:	2300      	movs	r3, #0
 800493e:	9309      	str	r3, [sp, #36]	; 0x24
 8004940:	2320      	movs	r3, #32
 8004942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004946:	2330      	movs	r3, #48	; 0x30
 8004948:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800494c:	9503      	str	r5, [sp, #12]
 800494e:	f04f 0b01 	mov.w	fp, #1
 8004952:	46b8      	mov	r8, r7
 8004954:	4645      	mov	r5, r8
 8004956:	f815 3b01 	ldrb.w	r3, [r5], #1
 800495a:	b10b      	cbz	r3, 8004960 <_vfiprintf_r+0x50>
 800495c:	2b25      	cmp	r3, #37	; 0x25
 800495e:	d154      	bne.n	8004a0a <_vfiprintf_r+0xfa>
 8004960:	ebb8 0a07 	subs.w	sl, r8, r7
 8004964:	d00b      	beq.n	800497e <_vfiprintf_r+0x6e>
 8004966:	4653      	mov	r3, sl
 8004968:	463a      	mov	r2, r7
 800496a:	4621      	mov	r1, r4
 800496c:	4630      	mov	r0, r6
 800496e:	f7ff ffbc 	bl	80048ea <__sfputs_r>
 8004972:	3001      	adds	r0, #1
 8004974:	f000 80c2 	beq.w	8004afc <_vfiprintf_r+0x1ec>
 8004978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800497a:	4453      	add	r3, sl
 800497c:	9309      	str	r3, [sp, #36]	; 0x24
 800497e:	f898 3000 	ldrb.w	r3, [r8]
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 80ba 	beq.w	8004afc <_vfiprintf_r+0x1ec>
 8004988:	2300      	movs	r3, #0
 800498a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800498e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004992:	9304      	str	r3, [sp, #16]
 8004994:	9307      	str	r3, [sp, #28]
 8004996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800499a:	931a      	str	r3, [sp, #104]	; 0x68
 800499c:	46a8      	mov	r8, r5
 800499e:	2205      	movs	r2, #5
 80049a0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80049a4:	485e      	ldr	r0, [pc, #376]	; (8004b20 <_vfiprintf_r+0x210>)
 80049a6:	f7fb fc13 	bl	80001d0 <memchr>
 80049aa:	9b04      	ldr	r3, [sp, #16]
 80049ac:	bb78      	cbnz	r0, 8004a0e <_vfiprintf_r+0xfe>
 80049ae:	06d9      	lsls	r1, r3, #27
 80049b0:	bf44      	itt	mi
 80049b2:	2220      	movmi	r2, #32
 80049b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80049b8:	071a      	lsls	r2, r3, #28
 80049ba:	bf44      	itt	mi
 80049bc:	222b      	movmi	r2, #43	; 0x2b
 80049be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80049c2:	782a      	ldrb	r2, [r5, #0]
 80049c4:	2a2a      	cmp	r2, #42	; 0x2a
 80049c6:	d02a      	beq.n	8004a1e <_vfiprintf_r+0x10e>
 80049c8:	9a07      	ldr	r2, [sp, #28]
 80049ca:	46a8      	mov	r8, r5
 80049cc:	2000      	movs	r0, #0
 80049ce:	250a      	movs	r5, #10
 80049d0:	4641      	mov	r1, r8
 80049d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049d6:	3b30      	subs	r3, #48	; 0x30
 80049d8:	2b09      	cmp	r3, #9
 80049da:	d969      	bls.n	8004ab0 <_vfiprintf_r+0x1a0>
 80049dc:	b360      	cbz	r0, 8004a38 <_vfiprintf_r+0x128>
 80049de:	e024      	b.n	8004a2a <_vfiprintf_r+0x11a>
 80049e0:	4b50      	ldr	r3, [pc, #320]	; (8004b24 <_vfiprintf_r+0x214>)
 80049e2:	429c      	cmp	r4, r3
 80049e4:	d101      	bne.n	80049ea <_vfiprintf_r+0xda>
 80049e6:	68b4      	ldr	r4, [r6, #8]
 80049e8:	e7a2      	b.n	8004930 <_vfiprintf_r+0x20>
 80049ea:	4b4f      	ldr	r3, [pc, #316]	; (8004b28 <_vfiprintf_r+0x218>)
 80049ec:	429c      	cmp	r4, r3
 80049ee:	bf08      	it	eq
 80049f0:	68f4      	ldreq	r4, [r6, #12]
 80049f2:	e79d      	b.n	8004930 <_vfiprintf_r+0x20>
 80049f4:	4621      	mov	r1, r4
 80049f6:	4630      	mov	r0, r6
 80049f8:	f000 fae0 	bl	8004fbc <__swsetup_r>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	d09d      	beq.n	800493c <_vfiprintf_r+0x2c>
 8004a00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a04:	b01d      	add	sp, #116	; 0x74
 8004a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a0a:	46a8      	mov	r8, r5
 8004a0c:	e7a2      	b.n	8004954 <_vfiprintf_r+0x44>
 8004a0e:	4a44      	ldr	r2, [pc, #272]	; (8004b20 <_vfiprintf_r+0x210>)
 8004a10:	1a80      	subs	r0, r0, r2
 8004a12:	fa0b f000 	lsl.w	r0, fp, r0
 8004a16:	4318      	orrs	r0, r3
 8004a18:	9004      	str	r0, [sp, #16]
 8004a1a:	4645      	mov	r5, r8
 8004a1c:	e7be      	b.n	800499c <_vfiprintf_r+0x8c>
 8004a1e:	9a03      	ldr	r2, [sp, #12]
 8004a20:	1d11      	adds	r1, r2, #4
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	9103      	str	r1, [sp, #12]
 8004a26:	2a00      	cmp	r2, #0
 8004a28:	db01      	blt.n	8004a2e <_vfiprintf_r+0x11e>
 8004a2a:	9207      	str	r2, [sp, #28]
 8004a2c:	e004      	b.n	8004a38 <_vfiprintf_r+0x128>
 8004a2e:	4252      	negs	r2, r2
 8004a30:	f043 0302 	orr.w	r3, r3, #2
 8004a34:	9207      	str	r2, [sp, #28]
 8004a36:	9304      	str	r3, [sp, #16]
 8004a38:	f898 3000 	ldrb.w	r3, [r8]
 8004a3c:	2b2e      	cmp	r3, #46	; 0x2e
 8004a3e:	d10e      	bne.n	8004a5e <_vfiprintf_r+0x14e>
 8004a40:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004a44:	2b2a      	cmp	r3, #42	; 0x2a
 8004a46:	d138      	bne.n	8004aba <_vfiprintf_r+0x1aa>
 8004a48:	9b03      	ldr	r3, [sp, #12]
 8004a4a:	1d1a      	adds	r2, r3, #4
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	9203      	str	r2, [sp, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	bfb8      	it	lt
 8004a54:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004a58:	f108 0802 	add.w	r8, r8, #2
 8004a5c:	9305      	str	r3, [sp, #20]
 8004a5e:	4d33      	ldr	r5, [pc, #204]	; (8004b2c <_vfiprintf_r+0x21c>)
 8004a60:	f898 1000 	ldrb.w	r1, [r8]
 8004a64:	2203      	movs	r2, #3
 8004a66:	4628      	mov	r0, r5
 8004a68:	f7fb fbb2 	bl	80001d0 <memchr>
 8004a6c:	b140      	cbz	r0, 8004a80 <_vfiprintf_r+0x170>
 8004a6e:	2340      	movs	r3, #64	; 0x40
 8004a70:	1b40      	subs	r0, r0, r5
 8004a72:	fa03 f000 	lsl.w	r0, r3, r0
 8004a76:	9b04      	ldr	r3, [sp, #16]
 8004a78:	4303      	orrs	r3, r0
 8004a7a:	f108 0801 	add.w	r8, r8, #1
 8004a7e:	9304      	str	r3, [sp, #16]
 8004a80:	f898 1000 	ldrb.w	r1, [r8]
 8004a84:	482a      	ldr	r0, [pc, #168]	; (8004b30 <_vfiprintf_r+0x220>)
 8004a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a8a:	2206      	movs	r2, #6
 8004a8c:	f108 0701 	add.w	r7, r8, #1
 8004a90:	f7fb fb9e 	bl	80001d0 <memchr>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	d037      	beq.n	8004b08 <_vfiprintf_r+0x1f8>
 8004a98:	4b26      	ldr	r3, [pc, #152]	; (8004b34 <_vfiprintf_r+0x224>)
 8004a9a:	bb1b      	cbnz	r3, 8004ae4 <_vfiprintf_r+0x1d4>
 8004a9c:	9b03      	ldr	r3, [sp, #12]
 8004a9e:	3307      	adds	r3, #7
 8004aa0:	f023 0307 	bic.w	r3, r3, #7
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	9303      	str	r3, [sp, #12]
 8004aa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aaa:	444b      	add	r3, r9
 8004aac:	9309      	str	r3, [sp, #36]	; 0x24
 8004aae:	e750      	b.n	8004952 <_vfiprintf_r+0x42>
 8004ab0:	fb05 3202 	mla	r2, r5, r2, r3
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	4688      	mov	r8, r1
 8004ab8:	e78a      	b.n	80049d0 <_vfiprintf_r+0xc0>
 8004aba:	2300      	movs	r3, #0
 8004abc:	f108 0801 	add.w	r8, r8, #1
 8004ac0:	9305      	str	r3, [sp, #20]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	250a      	movs	r5, #10
 8004ac6:	4640      	mov	r0, r8
 8004ac8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004acc:	3a30      	subs	r2, #48	; 0x30
 8004ace:	2a09      	cmp	r2, #9
 8004ad0:	d903      	bls.n	8004ada <_vfiprintf_r+0x1ca>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0c3      	beq.n	8004a5e <_vfiprintf_r+0x14e>
 8004ad6:	9105      	str	r1, [sp, #20]
 8004ad8:	e7c1      	b.n	8004a5e <_vfiprintf_r+0x14e>
 8004ada:	fb05 2101 	mla	r1, r5, r1, r2
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4680      	mov	r8, r0
 8004ae2:	e7f0      	b.n	8004ac6 <_vfiprintf_r+0x1b6>
 8004ae4:	ab03      	add	r3, sp, #12
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	4622      	mov	r2, r4
 8004aea:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <_vfiprintf_r+0x228>)
 8004aec:	a904      	add	r1, sp, #16
 8004aee:	4630      	mov	r0, r6
 8004af0:	f3af 8000 	nop.w
 8004af4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004af8:	4681      	mov	r9, r0
 8004afa:	d1d5      	bne.n	8004aa8 <_vfiprintf_r+0x198>
 8004afc:	89a3      	ldrh	r3, [r4, #12]
 8004afe:	065b      	lsls	r3, r3, #25
 8004b00:	f53f af7e 	bmi.w	8004a00 <_vfiprintf_r+0xf0>
 8004b04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b06:	e77d      	b.n	8004a04 <_vfiprintf_r+0xf4>
 8004b08:	ab03      	add	r3, sp, #12
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	4622      	mov	r2, r4
 8004b0e:	4b0a      	ldr	r3, [pc, #40]	; (8004b38 <_vfiprintf_r+0x228>)
 8004b10:	a904      	add	r1, sp, #16
 8004b12:	4630      	mov	r0, r6
 8004b14:	f000 f888 	bl	8004c28 <_printf_i>
 8004b18:	e7ec      	b.n	8004af4 <_vfiprintf_r+0x1e4>
 8004b1a:	bf00      	nop
 8004b1c:	080054a4 	.word	0x080054a4
 8004b20:	080054e4 	.word	0x080054e4
 8004b24:	080054c4 	.word	0x080054c4
 8004b28:	08005484 	.word	0x08005484
 8004b2c:	080054ea 	.word	0x080054ea
 8004b30:	080054ee 	.word	0x080054ee
 8004b34:	00000000 	.word	0x00000000
 8004b38:	080048eb 	.word	0x080048eb

08004b3c <_printf_common>:
 8004b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	4691      	mov	r9, r2
 8004b42:	461f      	mov	r7, r3
 8004b44:	688a      	ldr	r2, [r1, #8]
 8004b46:	690b      	ldr	r3, [r1, #16]
 8004b48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	bfb8      	it	lt
 8004b50:	4613      	movlt	r3, r2
 8004b52:	f8c9 3000 	str.w	r3, [r9]
 8004b56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	b112      	cbz	r2, 8004b66 <_printf_common+0x2a>
 8004b60:	3301      	adds	r3, #1
 8004b62:	f8c9 3000 	str.w	r3, [r9]
 8004b66:	6823      	ldr	r3, [r4, #0]
 8004b68:	0699      	lsls	r1, r3, #26
 8004b6a:	bf42      	ittt	mi
 8004b6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b70:	3302      	addmi	r3, #2
 8004b72:	f8c9 3000 	strmi.w	r3, [r9]
 8004b76:	6825      	ldr	r5, [r4, #0]
 8004b78:	f015 0506 	ands.w	r5, r5, #6
 8004b7c:	d107      	bne.n	8004b8e <_printf_common+0x52>
 8004b7e:	f104 0a19 	add.w	sl, r4, #25
 8004b82:	68e3      	ldr	r3, [r4, #12]
 8004b84:	f8d9 2000 	ldr.w	r2, [r9]
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	42ab      	cmp	r3, r5
 8004b8c:	dc28      	bgt.n	8004be0 <_printf_common+0xa4>
 8004b8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b92:	6822      	ldr	r2, [r4, #0]
 8004b94:	3300      	adds	r3, #0
 8004b96:	bf18      	it	ne
 8004b98:	2301      	movne	r3, #1
 8004b9a:	0692      	lsls	r2, r2, #26
 8004b9c:	d42d      	bmi.n	8004bfa <_printf_common+0xbe>
 8004b9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ba2:	4639      	mov	r1, r7
 8004ba4:	4630      	mov	r0, r6
 8004ba6:	47c0      	blx	r8
 8004ba8:	3001      	adds	r0, #1
 8004baa:	d020      	beq.n	8004bee <_printf_common+0xb2>
 8004bac:	6823      	ldr	r3, [r4, #0]
 8004bae:	68e5      	ldr	r5, [r4, #12]
 8004bb0:	f8d9 2000 	ldr.w	r2, [r9]
 8004bb4:	f003 0306 	and.w	r3, r3, #6
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	bf08      	it	eq
 8004bbc:	1aad      	subeq	r5, r5, r2
 8004bbe:	68a3      	ldr	r3, [r4, #8]
 8004bc0:	6922      	ldr	r2, [r4, #16]
 8004bc2:	bf0c      	ite	eq
 8004bc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bc8:	2500      	movne	r5, #0
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	bfc4      	itt	gt
 8004bce:	1a9b      	subgt	r3, r3, r2
 8004bd0:	18ed      	addgt	r5, r5, r3
 8004bd2:	f04f 0900 	mov.w	r9, #0
 8004bd6:	341a      	adds	r4, #26
 8004bd8:	454d      	cmp	r5, r9
 8004bda:	d11a      	bne.n	8004c12 <_printf_common+0xd6>
 8004bdc:	2000      	movs	r0, #0
 8004bde:	e008      	b.n	8004bf2 <_printf_common+0xb6>
 8004be0:	2301      	movs	r3, #1
 8004be2:	4652      	mov	r2, sl
 8004be4:	4639      	mov	r1, r7
 8004be6:	4630      	mov	r0, r6
 8004be8:	47c0      	blx	r8
 8004bea:	3001      	adds	r0, #1
 8004bec:	d103      	bne.n	8004bf6 <_printf_common+0xba>
 8004bee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf6:	3501      	adds	r5, #1
 8004bf8:	e7c3      	b.n	8004b82 <_printf_common+0x46>
 8004bfa:	18e1      	adds	r1, r4, r3
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	2030      	movs	r0, #48	; 0x30
 8004c00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c04:	4422      	add	r2, r4
 8004c06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c0e:	3302      	adds	r3, #2
 8004c10:	e7c5      	b.n	8004b9e <_printf_common+0x62>
 8004c12:	2301      	movs	r3, #1
 8004c14:	4622      	mov	r2, r4
 8004c16:	4639      	mov	r1, r7
 8004c18:	4630      	mov	r0, r6
 8004c1a:	47c0      	blx	r8
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	d0e6      	beq.n	8004bee <_printf_common+0xb2>
 8004c20:	f109 0901 	add.w	r9, r9, #1
 8004c24:	e7d8      	b.n	8004bd8 <_printf_common+0x9c>
	...

08004c28 <_printf_i>:
 8004c28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c2c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c30:	460c      	mov	r4, r1
 8004c32:	7e09      	ldrb	r1, [r1, #24]
 8004c34:	b085      	sub	sp, #20
 8004c36:	296e      	cmp	r1, #110	; 0x6e
 8004c38:	4617      	mov	r7, r2
 8004c3a:	4606      	mov	r6, r0
 8004c3c:	4698      	mov	r8, r3
 8004c3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c40:	f000 80b3 	beq.w	8004daa <_printf_i+0x182>
 8004c44:	d822      	bhi.n	8004c8c <_printf_i+0x64>
 8004c46:	2963      	cmp	r1, #99	; 0x63
 8004c48:	d036      	beq.n	8004cb8 <_printf_i+0x90>
 8004c4a:	d80a      	bhi.n	8004c62 <_printf_i+0x3a>
 8004c4c:	2900      	cmp	r1, #0
 8004c4e:	f000 80b9 	beq.w	8004dc4 <_printf_i+0x19c>
 8004c52:	2958      	cmp	r1, #88	; 0x58
 8004c54:	f000 8083 	beq.w	8004d5e <_printf_i+0x136>
 8004c58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c5c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004c60:	e032      	b.n	8004cc8 <_printf_i+0xa0>
 8004c62:	2964      	cmp	r1, #100	; 0x64
 8004c64:	d001      	beq.n	8004c6a <_printf_i+0x42>
 8004c66:	2969      	cmp	r1, #105	; 0x69
 8004c68:	d1f6      	bne.n	8004c58 <_printf_i+0x30>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	6813      	ldr	r3, [r2, #0]
 8004c6e:	0605      	lsls	r5, r0, #24
 8004c70:	f103 0104 	add.w	r1, r3, #4
 8004c74:	d52a      	bpl.n	8004ccc <_printf_i+0xa4>
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6011      	str	r1, [r2, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	da03      	bge.n	8004c86 <_printf_i+0x5e>
 8004c7e:	222d      	movs	r2, #45	; 0x2d
 8004c80:	425b      	negs	r3, r3
 8004c82:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004c86:	486f      	ldr	r0, [pc, #444]	; (8004e44 <_printf_i+0x21c>)
 8004c88:	220a      	movs	r2, #10
 8004c8a:	e039      	b.n	8004d00 <_printf_i+0xd8>
 8004c8c:	2973      	cmp	r1, #115	; 0x73
 8004c8e:	f000 809d 	beq.w	8004dcc <_printf_i+0x1a4>
 8004c92:	d808      	bhi.n	8004ca6 <_printf_i+0x7e>
 8004c94:	296f      	cmp	r1, #111	; 0x6f
 8004c96:	d020      	beq.n	8004cda <_printf_i+0xb2>
 8004c98:	2970      	cmp	r1, #112	; 0x70
 8004c9a:	d1dd      	bne.n	8004c58 <_printf_i+0x30>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	f043 0320 	orr.w	r3, r3, #32
 8004ca2:	6023      	str	r3, [r4, #0]
 8004ca4:	e003      	b.n	8004cae <_printf_i+0x86>
 8004ca6:	2975      	cmp	r1, #117	; 0x75
 8004ca8:	d017      	beq.n	8004cda <_printf_i+0xb2>
 8004caa:	2978      	cmp	r1, #120	; 0x78
 8004cac:	d1d4      	bne.n	8004c58 <_printf_i+0x30>
 8004cae:	2378      	movs	r3, #120	; 0x78
 8004cb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cb4:	4864      	ldr	r0, [pc, #400]	; (8004e48 <_printf_i+0x220>)
 8004cb6:	e055      	b.n	8004d64 <_printf_i+0x13c>
 8004cb8:	6813      	ldr	r3, [r2, #0]
 8004cba:	1d19      	adds	r1, r3, #4
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6011      	str	r1, [r2, #0]
 8004cc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e08c      	b.n	8004de6 <_printf_i+0x1be>
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6011      	str	r1, [r2, #0]
 8004cd0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cd4:	bf18      	it	ne
 8004cd6:	b21b      	sxthne	r3, r3
 8004cd8:	e7cf      	b.n	8004c7a <_printf_i+0x52>
 8004cda:	6813      	ldr	r3, [r2, #0]
 8004cdc:	6825      	ldr	r5, [r4, #0]
 8004cde:	1d18      	adds	r0, r3, #4
 8004ce0:	6010      	str	r0, [r2, #0]
 8004ce2:	0628      	lsls	r0, r5, #24
 8004ce4:	d501      	bpl.n	8004cea <_printf_i+0xc2>
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	e002      	b.n	8004cf0 <_printf_i+0xc8>
 8004cea:	0668      	lsls	r0, r5, #25
 8004cec:	d5fb      	bpl.n	8004ce6 <_printf_i+0xbe>
 8004cee:	881b      	ldrh	r3, [r3, #0]
 8004cf0:	4854      	ldr	r0, [pc, #336]	; (8004e44 <_printf_i+0x21c>)
 8004cf2:	296f      	cmp	r1, #111	; 0x6f
 8004cf4:	bf14      	ite	ne
 8004cf6:	220a      	movne	r2, #10
 8004cf8:	2208      	moveq	r2, #8
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d00:	6865      	ldr	r5, [r4, #4]
 8004d02:	60a5      	str	r5, [r4, #8]
 8004d04:	2d00      	cmp	r5, #0
 8004d06:	f2c0 8095 	blt.w	8004e34 <_printf_i+0x20c>
 8004d0a:	6821      	ldr	r1, [r4, #0]
 8004d0c:	f021 0104 	bic.w	r1, r1, #4
 8004d10:	6021      	str	r1, [r4, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d13d      	bne.n	8004d92 <_printf_i+0x16a>
 8004d16:	2d00      	cmp	r5, #0
 8004d18:	f040 808e 	bne.w	8004e38 <_printf_i+0x210>
 8004d1c:	4665      	mov	r5, ip
 8004d1e:	2a08      	cmp	r2, #8
 8004d20:	d10b      	bne.n	8004d3a <_printf_i+0x112>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	07db      	lsls	r3, r3, #31
 8004d26:	d508      	bpl.n	8004d3a <_printf_i+0x112>
 8004d28:	6923      	ldr	r3, [r4, #16]
 8004d2a:	6862      	ldr	r2, [r4, #4]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	bfde      	ittt	le
 8004d30:	2330      	movle	r3, #48	; 0x30
 8004d32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d36:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004d3a:	ebac 0305 	sub.w	r3, ip, r5
 8004d3e:	6123      	str	r3, [r4, #16]
 8004d40:	f8cd 8000 	str.w	r8, [sp]
 8004d44:	463b      	mov	r3, r7
 8004d46:	aa03      	add	r2, sp, #12
 8004d48:	4621      	mov	r1, r4
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f7ff fef6 	bl	8004b3c <_printf_common>
 8004d50:	3001      	adds	r0, #1
 8004d52:	d14d      	bne.n	8004df0 <_printf_i+0x1c8>
 8004d54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d58:	b005      	add	sp, #20
 8004d5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d5e:	4839      	ldr	r0, [pc, #228]	; (8004e44 <_printf_i+0x21c>)
 8004d60:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004d64:	6813      	ldr	r3, [r2, #0]
 8004d66:	6821      	ldr	r1, [r4, #0]
 8004d68:	1d1d      	adds	r5, r3, #4
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6015      	str	r5, [r2, #0]
 8004d6e:	060a      	lsls	r2, r1, #24
 8004d70:	d50b      	bpl.n	8004d8a <_printf_i+0x162>
 8004d72:	07ca      	lsls	r2, r1, #31
 8004d74:	bf44      	itt	mi
 8004d76:	f041 0120 	orrmi.w	r1, r1, #32
 8004d7a:	6021      	strmi	r1, [r4, #0]
 8004d7c:	b91b      	cbnz	r3, 8004d86 <_printf_i+0x15e>
 8004d7e:	6822      	ldr	r2, [r4, #0]
 8004d80:	f022 0220 	bic.w	r2, r2, #32
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	2210      	movs	r2, #16
 8004d88:	e7b7      	b.n	8004cfa <_printf_i+0xd2>
 8004d8a:	064d      	lsls	r5, r1, #25
 8004d8c:	bf48      	it	mi
 8004d8e:	b29b      	uxthmi	r3, r3
 8004d90:	e7ef      	b.n	8004d72 <_printf_i+0x14a>
 8004d92:	4665      	mov	r5, ip
 8004d94:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d98:	fb02 3311 	mls	r3, r2, r1, r3
 8004d9c:	5cc3      	ldrb	r3, [r0, r3]
 8004d9e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004da2:	460b      	mov	r3, r1
 8004da4:	2900      	cmp	r1, #0
 8004da6:	d1f5      	bne.n	8004d94 <_printf_i+0x16c>
 8004da8:	e7b9      	b.n	8004d1e <_printf_i+0xf6>
 8004daa:	6813      	ldr	r3, [r2, #0]
 8004dac:	6825      	ldr	r5, [r4, #0]
 8004dae:	6961      	ldr	r1, [r4, #20]
 8004db0:	1d18      	adds	r0, r3, #4
 8004db2:	6010      	str	r0, [r2, #0]
 8004db4:	0628      	lsls	r0, r5, #24
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	d501      	bpl.n	8004dbe <_printf_i+0x196>
 8004dba:	6019      	str	r1, [r3, #0]
 8004dbc:	e002      	b.n	8004dc4 <_printf_i+0x19c>
 8004dbe:	066a      	lsls	r2, r5, #25
 8004dc0:	d5fb      	bpl.n	8004dba <_printf_i+0x192>
 8004dc2:	8019      	strh	r1, [r3, #0]
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	6123      	str	r3, [r4, #16]
 8004dc8:	4665      	mov	r5, ip
 8004dca:	e7b9      	b.n	8004d40 <_printf_i+0x118>
 8004dcc:	6813      	ldr	r3, [r2, #0]
 8004dce:	1d19      	adds	r1, r3, #4
 8004dd0:	6011      	str	r1, [r2, #0]
 8004dd2:	681d      	ldr	r5, [r3, #0]
 8004dd4:	6862      	ldr	r2, [r4, #4]
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	4628      	mov	r0, r5
 8004dda:	f7fb f9f9 	bl	80001d0 <memchr>
 8004dde:	b108      	cbz	r0, 8004de4 <_printf_i+0x1bc>
 8004de0:	1b40      	subs	r0, r0, r5
 8004de2:	6060      	str	r0, [r4, #4]
 8004de4:	6863      	ldr	r3, [r4, #4]
 8004de6:	6123      	str	r3, [r4, #16]
 8004de8:	2300      	movs	r3, #0
 8004dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dee:	e7a7      	b.n	8004d40 <_printf_i+0x118>
 8004df0:	6923      	ldr	r3, [r4, #16]
 8004df2:	462a      	mov	r2, r5
 8004df4:	4639      	mov	r1, r7
 8004df6:	4630      	mov	r0, r6
 8004df8:	47c0      	blx	r8
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d0aa      	beq.n	8004d54 <_printf_i+0x12c>
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	079b      	lsls	r3, r3, #30
 8004e02:	d413      	bmi.n	8004e2c <_printf_i+0x204>
 8004e04:	68e0      	ldr	r0, [r4, #12]
 8004e06:	9b03      	ldr	r3, [sp, #12]
 8004e08:	4298      	cmp	r0, r3
 8004e0a:	bfb8      	it	lt
 8004e0c:	4618      	movlt	r0, r3
 8004e0e:	e7a3      	b.n	8004d58 <_printf_i+0x130>
 8004e10:	2301      	movs	r3, #1
 8004e12:	464a      	mov	r2, r9
 8004e14:	4639      	mov	r1, r7
 8004e16:	4630      	mov	r0, r6
 8004e18:	47c0      	blx	r8
 8004e1a:	3001      	adds	r0, #1
 8004e1c:	d09a      	beq.n	8004d54 <_printf_i+0x12c>
 8004e1e:	3501      	adds	r5, #1
 8004e20:	68e3      	ldr	r3, [r4, #12]
 8004e22:	9a03      	ldr	r2, [sp, #12]
 8004e24:	1a9b      	subs	r3, r3, r2
 8004e26:	42ab      	cmp	r3, r5
 8004e28:	dcf2      	bgt.n	8004e10 <_printf_i+0x1e8>
 8004e2a:	e7eb      	b.n	8004e04 <_printf_i+0x1dc>
 8004e2c:	2500      	movs	r5, #0
 8004e2e:	f104 0919 	add.w	r9, r4, #25
 8004e32:	e7f5      	b.n	8004e20 <_printf_i+0x1f8>
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1ac      	bne.n	8004d92 <_printf_i+0x16a>
 8004e38:	7803      	ldrb	r3, [r0, #0]
 8004e3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e42:	e76c      	b.n	8004d1e <_printf_i+0xf6>
 8004e44:	080054f5 	.word	0x080054f5
 8004e48:	08005506 	.word	0x08005506

08004e4c <_sbrk_r>:
 8004e4c:	b538      	push	{r3, r4, r5, lr}
 8004e4e:	4c06      	ldr	r4, [pc, #24]	; (8004e68 <_sbrk_r+0x1c>)
 8004e50:	2300      	movs	r3, #0
 8004e52:	4605      	mov	r5, r0
 8004e54:	4608      	mov	r0, r1
 8004e56:	6023      	str	r3, [r4, #0]
 8004e58:	f7fc fbe6 	bl	8001628 <_sbrk>
 8004e5c:	1c43      	adds	r3, r0, #1
 8004e5e:	d102      	bne.n	8004e66 <_sbrk_r+0x1a>
 8004e60:	6823      	ldr	r3, [r4, #0]
 8004e62:	b103      	cbz	r3, 8004e66 <_sbrk_r+0x1a>
 8004e64:	602b      	str	r3, [r5, #0]
 8004e66:	bd38      	pop	{r3, r4, r5, pc}
 8004e68:	200001b8 	.word	0x200001b8

08004e6c <__sread>:
 8004e6c:	b510      	push	{r4, lr}
 8004e6e:	460c      	mov	r4, r1
 8004e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e74:	f000 fa96 	bl	80053a4 <_read_r>
 8004e78:	2800      	cmp	r0, #0
 8004e7a:	bfab      	itete	ge
 8004e7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8004e80:	181b      	addge	r3, r3, r0
 8004e82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004e86:	bfac      	ite	ge
 8004e88:	6563      	strge	r3, [r4, #84]	; 0x54
 8004e8a:	81a3      	strhlt	r3, [r4, #12]
 8004e8c:	bd10      	pop	{r4, pc}

08004e8e <__swrite>:
 8004e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e92:	461f      	mov	r7, r3
 8004e94:	898b      	ldrh	r3, [r1, #12]
 8004e96:	05db      	lsls	r3, r3, #23
 8004e98:	4605      	mov	r5, r0
 8004e9a:	460c      	mov	r4, r1
 8004e9c:	4616      	mov	r6, r2
 8004e9e:	d505      	bpl.n	8004eac <__swrite+0x1e>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ea8:	f000 f9b6 	bl	8005218 <_lseek_r>
 8004eac:	89a3      	ldrh	r3, [r4, #12]
 8004eae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004eb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004eb6:	81a3      	strh	r3, [r4, #12]
 8004eb8:	4632      	mov	r2, r6
 8004eba:	463b      	mov	r3, r7
 8004ebc:	4628      	mov	r0, r5
 8004ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec2:	f000 b869 	b.w	8004f98 <_write_r>

08004ec6 <__sseek>:
 8004ec6:	b510      	push	{r4, lr}
 8004ec8:	460c      	mov	r4, r1
 8004eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ece:	f000 f9a3 	bl	8005218 <_lseek_r>
 8004ed2:	1c43      	adds	r3, r0, #1
 8004ed4:	89a3      	ldrh	r3, [r4, #12]
 8004ed6:	bf15      	itete	ne
 8004ed8:	6560      	strne	r0, [r4, #84]	; 0x54
 8004eda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ede:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004ee2:	81a3      	strheq	r3, [r4, #12]
 8004ee4:	bf18      	it	ne
 8004ee6:	81a3      	strhne	r3, [r4, #12]
 8004ee8:	bd10      	pop	{r4, pc}

08004eea <__sclose>:
 8004eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eee:	f000 b8d3 	b.w	8005098 <_close_r>
	...

08004ef4 <__swbuf_r>:
 8004ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ef6:	460e      	mov	r6, r1
 8004ef8:	4614      	mov	r4, r2
 8004efa:	4605      	mov	r5, r0
 8004efc:	b118      	cbz	r0, 8004f06 <__swbuf_r+0x12>
 8004efe:	6983      	ldr	r3, [r0, #24]
 8004f00:	b90b      	cbnz	r3, 8004f06 <__swbuf_r+0x12>
 8004f02:	f7ff fbf7 	bl	80046f4 <__sinit>
 8004f06:	4b21      	ldr	r3, [pc, #132]	; (8004f8c <__swbuf_r+0x98>)
 8004f08:	429c      	cmp	r4, r3
 8004f0a:	d12a      	bne.n	8004f62 <__swbuf_r+0x6e>
 8004f0c:	686c      	ldr	r4, [r5, #4]
 8004f0e:	69a3      	ldr	r3, [r4, #24]
 8004f10:	60a3      	str	r3, [r4, #8]
 8004f12:	89a3      	ldrh	r3, [r4, #12]
 8004f14:	071a      	lsls	r2, r3, #28
 8004f16:	d52e      	bpl.n	8004f76 <__swbuf_r+0x82>
 8004f18:	6923      	ldr	r3, [r4, #16]
 8004f1a:	b363      	cbz	r3, 8004f76 <__swbuf_r+0x82>
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	6820      	ldr	r0, [r4, #0]
 8004f20:	1ac0      	subs	r0, r0, r3
 8004f22:	6963      	ldr	r3, [r4, #20]
 8004f24:	b2f6      	uxtb	r6, r6
 8004f26:	4283      	cmp	r3, r0
 8004f28:	4637      	mov	r7, r6
 8004f2a:	dc04      	bgt.n	8004f36 <__swbuf_r+0x42>
 8004f2c:	4621      	mov	r1, r4
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f000 f948 	bl	80051c4 <_fflush_r>
 8004f34:	bb28      	cbnz	r0, 8004f82 <__swbuf_r+0x8e>
 8004f36:	68a3      	ldr	r3, [r4, #8]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	60a3      	str	r3, [r4, #8]
 8004f3c:	6823      	ldr	r3, [r4, #0]
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	6022      	str	r2, [r4, #0]
 8004f42:	701e      	strb	r6, [r3, #0]
 8004f44:	6963      	ldr	r3, [r4, #20]
 8004f46:	3001      	adds	r0, #1
 8004f48:	4283      	cmp	r3, r0
 8004f4a:	d004      	beq.n	8004f56 <__swbuf_r+0x62>
 8004f4c:	89a3      	ldrh	r3, [r4, #12]
 8004f4e:	07db      	lsls	r3, r3, #31
 8004f50:	d519      	bpl.n	8004f86 <__swbuf_r+0x92>
 8004f52:	2e0a      	cmp	r6, #10
 8004f54:	d117      	bne.n	8004f86 <__swbuf_r+0x92>
 8004f56:	4621      	mov	r1, r4
 8004f58:	4628      	mov	r0, r5
 8004f5a:	f000 f933 	bl	80051c4 <_fflush_r>
 8004f5e:	b190      	cbz	r0, 8004f86 <__swbuf_r+0x92>
 8004f60:	e00f      	b.n	8004f82 <__swbuf_r+0x8e>
 8004f62:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <__swbuf_r+0x9c>)
 8004f64:	429c      	cmp	r4, r3
 8004f66:	d101      	bne.n	8004f6c <__swbuf_r+0x78>
 8004f68:	68ac      	ldr	r4, [r5, #8]
 8004f6a:	e7d0      	b.n	8004f0e <__swbuf_r+0x1a>
 8004f6c:	4b09      	ldr	r3, [pc, #36]	; (8004f94 <__swbuf_r+0xa0>)
 8004f6e:	429c      	cmp	r4, r3
 8004f70:	bf08      	it	eq
 8004f72:	68ec      	ldreq	r4, [r5, #12]
 8004f74:	e7cb      	b.n	8004f0e <__swbuf_r+0x1a>
 8004f76:	4621      	mov	r1, r4
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f000 f81f 	bl	8004fbc <__swsetup_r>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	d0cc      	beq.n	8004f1c <__swbuf_r+0x28>
 8004f82:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004f86:	4638      	mov	r0, r7
 8004f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	080054a4 	.word	0x080054a4
 8004f90:	080054c4 	.word	0x080054c4
 8004f94:	08005484 	.word	0x08005484

08004f98 <_write_r>:
 8004f98:	b538      	push	{r3, r4, r5, lr}
 8004f9a:	4c07      	ldr	r4, [pc, #28]	; (8004fb8 <_write_r+0x20>)
 8004f9c:	4605      	mov	r5, r0
 8004f9e:	4608      	mov	r0, r1
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	6022      	str	r2, [r4, #0]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f7fc faed 	bl	8001586 <_write>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d102      	bne.n	8004fb6 <_write_r+0x1e>
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	b103      	cbz	r3, 8004fb6 <_write_r+0x1e>
 8004fb4:	602b      	str	r3, [r5, #0]
 8004fb6:	bd38      	pop	{r3, r4, r5, pc}
 8004fb8:	200001b8 	.word	0x200001b8

08004fbc <__swsetup_r>:
 8004fbc:	4b32      	ldr	r3, [pc, #200]	; (8005088 <__swsetup_r+0xcc>)
 8004fbe:	b570      	push	{r4, r5, r6, lr}
 8004fc0:	681d      	ldr	r5, [r3, #0]
 8004fc2:	4606      	mov	r6, r0
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	b125      	cbz	r5, 8004fd2 <__swsetup_r+0x16>
 8004fc8:	69ab      	ldr	r3, [r5, #24]
 8004fca:	b913      	cbnz	r3, 8004fd2 <__swsetup_r+0x16>
 8004fcc:	4628      	mov	r0, r5
 8004fce:	f7ff fb91 	bl	80046f4 <__sinit>
 8004fd2:	4b2e      	ldr	r3, [pc, #184]	; (800508c <__swsetup_r+0xd0>)
 8004fd4:	429c      	cmp	r4, r3
 8004fd6:	d10f      	bne.n	8004ff8 <__swsetup_r+0x3c>
 8004fd8:	686c      	ldr	r4, [r5, #4]
 8004fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	0715      	lsls	r5, r2, #28
 8004fe2:	d42c      	bmi.n	800503e <__swsetup_r+0x82>
 8004fe4:	06d0      	lsls	r0, r2, #27
 8004fe6:	d411      	bmi.n	800500c <__swsetup_r+0x50>
 8004fe8:	2209      	movs	r2, #9
 8004fea:	6032      	str	r2, [r6, #0]
 8004fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ff0:	81a3      	strh	r3, [r4, #12]
 8004ff2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ff6:	e03e      	b.n	8005076 <__swsetup_r+0xba>
 8004ff8:	4b25      	ldr	r3, [pc, #148]	; (8005090 <__swsetup_r+0xd4>)
 8004ffa:	429c      	cmp	r4, r3
 8004ffc:	d101      	bne.n	8005002 <__swsetup_r+0x46>
 8004ffe:	68ac      	ldr	r4, [r5, #8]
 8005000:	e7eb      	b.n	8004fda <__swsetup_r+0x1e>
 8005002:	4b24      	ldr	r3, [pc, #144]	; (8005094 <__swsetup_r+0xd8>)
 8005004:	429c      	cmp	r4, r3
 8005006:	bf08      	it	eq
 8005008:	68ec      	ldreq	r4, [r5, #12]
 800500a:	e7e6      	b.n	8004fda <__swsetup_r+0x1e>
 800500c:	0751      	lsls	r1, r2, #29
 800500e:	d512      	bpl.n	8005036 <__swsetup_r+0x7a>
 8005010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005012:	b141      	cbz	r1, 8005026 <__swsetup_r+0x6a>
 8005014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005018:	4299      	cmp	r1, r3
 800501a:	d002      	beq.n	8005022 <__swsetup_r+0x66>
 800501c:	4630      	mov	r0, r6
 800501e:	f000 f973 	bl	8005308 <_free_r>
 8005022:	2300      	movs	r3, #0
 8005024:	6363      	str	r3, [r4, #52]	; 0x34
 8005026:	89a3      	ldrh	r3, [r4, #12]
 8005028:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800502c:	81a3      	strh	r3, [r4, #12]
 800502e:	2300      	movs	r3, #0
 8005030:	6063      	str	r3, [r4, #4]
 8005032:	6923      	ldr	r3, [r4, #16]
 8005034:	6023      	str	r3, [r4, #0]
 8005036:	89a3      	ldrh	r3, [r4, #12]
 8005038:	f043 0308 	orr.w	r3, r3, #8
 800503c:	81a3      	strh	r3, [r4, #12]
 800503e:	6923      	ldr	r3, [r4, #16]
 8005040:	b94b      	cbnz	r3, 8005056 <__swsetup_r+0x9a>
 8005042:	89a3      	ldrh	r3, [r4, #12]
 8005044:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800504c:	d003      	beq.n	8005056 <__swsetup_r+0x9a>
 800504e:	4621      	mov	r1, r4
 8005050:	4630      	mov	r0, r6
 8005052:	f000 f917 	bl	8005284 <__smakebuf_r>
 8005056:	89a2      	ldrh	r2, [r4, #12]
 8005058:	f012 0301 	ands.w	r3, r2, #1
 800505c:	d00c      	beq.n	8005078 <__swsetup_r+0xbc>
 800505e:	2300      	movs	r3, #0
 8005060:	60a3      	str	r3, [r4, #8]
 8005062:	6963      	ldr	r3, [r4, #20]
 8005064:	425b      	negs	r3, r3
 8005066:	61a3      	str	r3, [r4, #24]
 8005068:	6923      	ldr	r3, [r4, #16]
 800506a:	b953      	cbnz	r3, 8005082 <__swsetup_r+0xc6>
 800506c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005070:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005074:	d1ba      	bne.n	8004fec <__swsetup_r+0x30>
 8005076:	bd70      	pop	{r4, r5, r6, pc}
 8005078:	0792      	lsls	r2, r2, #30
 800507a:	bf58      	it	pl
 800507c:	6963      	ldrpl	r3, [r4, #20]
 800507e:	60a3      	str	r3, [r4, #8]
 8005080:	e7f2      	b.n	8005068 <__swsetup_r+0xac>
 8005082:	2000      	movs	r0, #0
 8005084:	e7f7      	b.n	8005076 <__swsetup_r+0xba>
 8005086:	bf00      	nop
 8005088:	2000000c 	.word	0x2000000c
 800508c:	080054a4 	.word	0x080054a4
 8005090:	080054c4 	.word	0x080054c4
 8005094:	08005484 	.word	0x08005484

08005098 <_close_r>:
 8005098:	b538      	push	{r3, r4, r5, lr}
 800509a:	4c06      	ldr	r4, [pc, #24]	; (80050b4 <_close_r+0x1c>)
 800509c:	2300      	movs	r3, #0
 800509e:	4605      	mov	r5, r0
 80050a0:	4608      	mov	r0, r1
 80050a2:	6023      	str	r3, [r4, #0]
 80050a4:	f7fc fa8b 	bl	80015be <_close>
 80050a8:	1c43      	adds	r3, r0, #1
 80050aa:	d102      	bne.n	80050b2 <_close_r+0x1a>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	b103      	cbz	r3, 80050b2 <_close_r+0x1a>
 80050b0:	602b      	str	r3, [r5, #0]
 80050b2:	bd38      	pop	{r3, r4, r5, pc}
 80050b4:	200001b8 	.word	0x200001b8

080050b8 <__sflush_r>:
 80050b8:	898a      	ldrh	r2, [r1, #12]
 80050ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050be:	4605      	mov	r5, r0
 80050c0:	0710      	lsls	r0, r2, #28
 80050c2:	460c      	mov	r4, r1
 80050c4:	d458      	bmi.n	8005178 <__sflush_r+0xc0>
 80050c6:	684b      	ldr	r3, [r1, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	dc05      	bgt.n	80050d8 <__sflush_r+0x20>
 80050cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	dc02      	bgt.n	80050d8 <__sflush_r+0x20>
 80050d2:	2000      	movs	r0, #0
 80050d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80050da:	2e00      	cmp	r6, #0
 80050dc:	d0f9      	beq.n	80050d2 <__sflush_r+0x1a>
 80050de:	2300      	movs	r3, #0
 80050e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80050e4:	682f      	ldr	r7, [r5, #0]
 80050e6:	6a21      	ldr	r1, [r4, #32]
 80050e8:	602b      	str	r3, [r5, #0]
 80050ea:	d032      	beq.n	8005152 <__sflush_r+0x9a>
 80050ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80050ee:	89a3      	ldrh	r3, [r4, #12]
 80050f0:	075a      	lsls	r2, r3, #29
 80050f2:	d505      	bpl.n	8005100 <__sflush_r+0x48>
 80050f4:	6863      	ldr	r3, [r4, #4]
 80050f6:	1ac0      	subs	r0, r0, r3
 80050f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80050fa:	b10b      	cbz	r3, 8005100 <__sflush_r+0x48>
 80050fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050fe:	1ac0      	subs	r0, r0, r3
 8005100:	2300      	movs	r3, #0
 8005102:	4602      	mov	r2, r0
 8005104:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005106:	6a21      	ldr	r1, [r4, #32]
 8005108:	4628      	mov	r0, r5
 800510a:	47b0      	blx	r6
 800510c:	1c43      	adds	r3, r0, #1
 800510e:	89a3      	ldrh	r3, [r4, #12]
 8005110:	d106      	bne.n	8005120 <__sflush_r+0x68>
 8005112:	6829      	ldr	r1, [r5, #0]
 8005114:	291d      	cmp	r1, #29
 8005116:	d848      	bhi.n	80051aa <__sflush_r+0xf2>
 8005118:	4a29      	ldr	r2, [pc, #164]	; (80051c0 <__sflush_r+0x108>)
 800511a:	40ca      	lsrs	r2, r1
 800511c:	07d6      	lsls	r6, r2, #31
 800511e:	d544      	bpl.n	80051aa <__sflush_r+0xf2>
 8005120:	2200      	movs	r2, #0
 8005122:	6062      	str	r2, [r4, #4]
 8005124:	04d9      	lsls	r1, r3, #19
 8005126:	6922      	ldr	r2, [r4, #16]
 8005128:	6022      	str	r2, [r4, #0]
 800512a:	d504      	bpl.n	8005136 <__sflush_r+0x7e>
 800512c:	1c42      	adds	r2, r0, #1
 800512e:	d101      	bne.n	8005134 <__sflush_r+0x7c>
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	b903      	cbnz	r3, 8005136 <__sflush_r+0x7e>
 8005134:	6560      	str	r0, [r4, #84]	; 0x54
 8005136:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005138:	602f      	str	r7, [r5, #0]
 800513a:	2900      	cmp	r1, #0
 800513c:	d0c9      	beq.n	80050d2 <__sflush_r+0x1a>
 800513e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005142:	4299      	cmp	r1, r3
 8005144:	d002      	beq.n	800514c <__sflush_r+0x94>
 8005146:	4628      	mov	r0, r5
 8005148:	f000 f8de 	bl	8005308 <_free_r>
 800514c:	2000      	movs	r0, #0
 800514e:	6360      	str	r0, [r4, #52]	; 0x34
 8005150:	e7c0      	b.n	80050d4 <__sflush_r+0x1c>
 8005152:	2301      	movs	r3, #1
 8005154:	4628      	mov	r0, r5
 8005156:	47b0      	blx	r6
 8005158:	1c41      	adds	r1, r0, #1
 800515a:	d1c8      	bne.n	80050ee <__sflush_r+0x36>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0c5      	beq.n	80050ee <__sflush_r+0x36>
 8005162:	2b1d      	cmp	r3, #29
 8005164:	d001      	beq.n	800516a <__sflush_r+0xb2>
 8005166:	2b16      	cmp	r3, #22
 8005168:	d101      	bne.n	800516e <__sflush_r+0xb6>
 800516a:	602f      	str	r7, [r5, #0]
 800516c:	e7b1      	b.n	80050d2 <__sflush_r+0x1a>
 800516e:	89a3      	ldrh	r3, [r4, #12]
 8005170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005174:	81a3      	strh	r3, [r4, #12]
 8005176:	e7ad      	b.n	80050d4 <__sflush_r+0x1c>
 8005178:	690f      	ldr	r7, [r1, #16]
 800517a:	2f00      	cmp	r7, #0
 800517c:	d0a9      	beq.n	80050d2 <__sflush_r+0x1a>
 800517e:	0793      	lsls	r3, r2, #30
 8005180:	680e      	ldr	r6, [r1, #0]
 8005182:	bf08      	it	eq
 8005184:	694b      	ldreq	r3, [r1, #20]
 8005186:	600f      	str	r7, [r1, #0]
 8005188:	bf18      	it	ne
 800518a:	2300      	movne	r3, #0
 800518c:	eba6 0807 	sub.w	r8, r6, r7
 8005190:	608b      	str	r3, [r1, #8]
 8005192:	f1b8 0f00 	cmp.w	r8, #0
 8005196:	dd9c      	ble.n	80050d2 <__sflush_r+0x1a>
 8005198:	4643      	mov	r3, r8
 800519a:	463a      	mov	r2, r7
 800519c:	6a21      	ldr	r1, [r4, #32]
 800519e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b0      	blx	r6
 80051a4:	2800      	cmp	r0, #0
 80051a6:	dc06      	bgt.n	80051b6 <__sflush_r+0xfe>
 80051a8:	89a3      	ldrh	r3, [r4, #12]
 80051aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051ae:	81a3      	strh	r3, [r4, #12]
 80051b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051b4:	e78e      	b.n	80050d4 <__sflush_r+0x1c>
 80051b6:	4407      	add	r7, r0
 80051b8:	eba8 0800 	sub.w	r8, r8, r0
 80051bc:	e7e9      	b.n	8005192 <__sflush_r+0xda>
 80051be:	bf00      	nop
 80051c0:	20400001 	.word	0x20400001

080051c4 <_fflush_r>:
 80051c4:	b538      	push	{r3, r4, r5, lr}
 80051c6:	690b      	ldr	r3, [r1, #16]
 80051c8:	4605      	mov	r5, r0
 80051ca:	460c      	mov	r4, r1
 80051cc:	b1db      	cbz	r3, 8005206 <_fflush_r+0x42>
 80051ce:	b118      	cbz	r0, 80051d8 <_fflush_r+0x14>
 80051d0:	6983      	ldr	r3, [r0, #24]
 80051d2:	b90b      	cbnz	r3, 80051d8 <_fflush_r+0x14>
 80051d4:	f7ff fa8e 	bl	80046f4 <__sinit>
 80051d8:	4b0c      	ldr	r3, [pc, #48]	; (800520c <_fflush_r+0x48>)
 80051da:	429c      	cmp	r4, r3
 80051dc:	d109      	bne.n	80051f2 <_fflush_r+0x2e>
 80051de:	686c      	ldr	r4, [r5, #4]
 80051e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051e4:	b17b      	cbz	r3, 8005206 <_fflush_r+0x42>
 80051e6:	4621      	mov	r1, r4
 80051e8:	4628      	mov	r0, r5
 80051ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051ee:	f7ff bf63 	b.w	80050b8 <__sflush_r>
 80051f2:	4b07      	ldr	r3, [pc, #28]	; (8005210 <_fflush_r+0x4c>)
 80051f4:	429c      	cmp	r4, r3
 80051f6:	d101      	bne.n	80051fc <_fflush_r+0x38>
 80051f8:	68ac      	ldr	r4, [r5, #8]
 80051fa:	e7f1      	b.n	80051e0 <_fflush_r+0x1c>
 80051fc:	4b05      	ldr	r3, [pc, #20]	; (8005214 <_fflush_r+0x50>)
 80051fe:	429c      	cmp	r4, r3
 8005200:	bf08      	it	eq
 8005202:	68ec      	ldreq	r4, [r5, #12]
 8005204:	e7ec      	b.n	80051e0 <_fflush_r+0x1c>
 8005206:	2000      	movs	r0, #0
 8005208:	bd38      	pop	{r3, r4, r5, pc}
 800520a:	bf00      	nop
 800520c:	080054a4 	.word	0x080054a4
 8005210:	080054c4 	.word	0x080054c4
 8005214:	08005484 	.word	0x08005484

08005218 <_lseek_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4c07      	ldr	r4, [pc, #28]	; (8005238 <_lseek_r+0x20>)
 800521c:	4605      	mov	r5, r0
 800521e:	4608      	mov	r0, r1
 8005220:	4611      	mov	r1, r2
 8005222:	2200      	movs	r2, #0
 8005224:	6022      	str	r2, [r4, #0]
 8005226:	461a      	mov	r2, r3
 8005228:	f7fc f9f0 	bl	800160c <_lseek>
 800522c:	1c43      	adds	r3, r0, #1
 800522e:	d102      	bne.n	8005236 <_lseek_r+0x1e>
 8005230:	6823      	ldr	r3, [r4, #0]
 8005232:	b103      	cbz	r3, 8005236 <_lseek_r+0x1e>
 8005234:	602b      	str	r3, [r5, #0]
 8005236:	bd38      	pop	{r3, r4, r5, pc}
 8005238:	200001b8 	.word	0x200001b8

0800523c <__swhatbuf_r>:
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	460e      	mov	r6, r1
 8005240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005244:	2900      	cmp	r1, #0
 8005246:	b096      	sub	sp, #88	; 0x58
 8005248:	4614      	mov	r4, r2
 800524a:	461d      	mov	r5, r3
 800524c:	da07      	bge.n	800525e <__swhatbuf_r+0x22>
 800524e:	2300      	movs	r3, #0
 8005250:	602b      	str	r3, [r5, #0]
 8005252:	89b3      	ldrh	r3, [r6, #12]
 8005254:	061a      	lsls	r2, r3, #24
 8005256:	d410      	bmi.n	800527a <__swhatbuf_r+0x3e>
 8005258:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800525c:	e00e      	b.n	800527c <__swhatbuf_r+0x40>
 800525e:	466a      	mov	r2, sp
 8005260:	f000 f8b2 	bl	80053c8 <_fstat_r>
 8005264:	2800      	cmp	r0, #0
 8005266:	dbf2      	blt.n	800524e <__swhatbuf_r+0x12>
 8005268:	9a01      	ldr	r2, [sp, #4]
 800526a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800526e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005272:	425a      	negs	r2, r3
 8005274:	415a      	adcs	r2, r3
 8005276:	602a      	str	r2, [r5, #0]
 8005278:	e7ee      	b.n	8005258 <__swhatbuf_r+0x1c>
 800527a:	2340      	movs	r3, #64	; 0x40
 800527c:	2000      	movs	r0, #0
 800527e:	6023      	str	r3, [r4, #0]
 8005280:	b016      	add	sp, #88	; 0x58
 8005282:	bd70      	pop	{r4, r5, r6, pc}

08005284 <__smakebuf_r>:
 8005284:	898b      	ldrh	r3, [r1, #12]
 8005286:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005288:	079d      	lsls	r5, r3, #30
 800528a:	4606      	mov	r6, r0
 800528c:	460c      	mov	r4, r1
 800528e:	d507      	bpl.n	80052a0 <__smakebuf_r+0x1c>
 8005290:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005294:	6023      	str	r3, [r4, #0]
 8005296:	6123      	str	r3, [r4, #16]
 8005298:	2301      	movs	r3, #1
 800529a:	6163      	str	r3, [r4, #20]
 800529c:	b002      	add	sp, #8
 800529e:	bd70      	pop	{r4, r5, r6, pc}
 80052a0:	ab01      	add	r3, sp, #4
 80052a2:	466a      	mov	r2, sp
 80052a4:	f7ff ffca 	bl	800523c <__swhatbuf_r>
 80052a8:	9900      	ldr	r1, [sp, #0]
 80052aa:	4605      	mov	r5, r0
 80052ac:	4630      	mov	r0, r6
 80052ae:	f7ff faab 	bl	8004808 <_malloc_r>
 80052b2:	b948      	cbnz	r0, 80052c8 <__smakebuf_r+0x44>
 80052b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052b8:	059a      	lsls	r2, r3, #22
 80052ba:	d4ef      	bmi.n	800529c <__smakebuf_r+0x18>
 80052bc:	f023 0303 	bic.w	r3, r3, #3
 80052c0:	f043 0302 	orr.w	r3, r3, #2
 80052c4:	81a3      	strh	r3, [r4, #12]
 80052c6:	e7e3      	b.n	8005290 <__smakebuf_r+0xc>
 80052c8:	4b0d      	ldr	r3, [pc, #52]	; (8005300 <__smakebuf_r+0x7c>)
 80052ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	6020      	str	r0, [r4, #0]
 80052d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052d4:	81a3      	strh	r3, [r4, #12]
 80052d6:	9b00      	ldr	r3, [sp, #0]
 80052d8:	6163      	str	r3, [r4, #20]
 80052da:	9b01      	ldr	r3, [sp, #4]
 80052dc:	6120      	str	r0, [r4, #16]
 80052de:	b15b      	cbz	r3, 80052f8 <__smakebuf_r+0x74>
 80052e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052e4:	4630      	mov	r0, r6
 80052e6:	f000 f881 	bl	80053ec <_isatty_r>
 80052ea:	b128      	cbz	r0, 80052f8 <__smakebuf_r+0x74>
 80052ec:	89a3      	ldrh	r3, [r4, #12]
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	f043 0301 	orr.w	r3, r3, #1
 80052f6:	81a3      	strh	r3, [r4, #12]
 80052f8:	89a3      	ldrh	r3, [r4, #12]
 80052fa:	431d      	orrs	r5, r3
 80052fc:	81a5      	strh	r5, [r4, #12]
 80052fe:	e7cd      	b.n	800529c <__smakebuf_r+0x18>
 8005300:	080046bd 	.word	0x080046bd

08005304 <__malloc_lock>:
 8005304:	4770      	bx	lr

08005306 <__malloc_unlock>:
 8005306:	4770      	bx	lr

08005308 <_free_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	4605      	mov	r5, r0
 800530c:	2900      	cmp	r1, #0
 800530e:	d045      	beq.n	800539c <_free_r+0x94>
 8005310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005314:	1f0c      	subs	r4, r1, #4
 8005316:	2b00      	cmp	r3, #0
 8005318:	bfb8      	it	lt
 800531a:	18e4      	addlt	r4, r4, r3
 800531c:	f7ff fff2 	bl	8005304 <__malloc_lock>
 8005320:	4a1f      	ldr	r2, [pc, #124]	; (80053a0 <_free_r+0x98>)
 8005322:	6813      	ldr	r3, [r2, #0]
 8005324:	4610      	mov	r0, r2
 8005326:	b933      	cbnz	r3, 8005336 <_free_r+0x2e>
 8005328:	6063      	str	r3, [r4, #4]
 800532a:	6014      	str	r4, [r2, #0]
 800532c:	4628      	mov	r0, r5
 800532e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005332:	f7ff bfe8 	b.w	8005306 <__malloc_unlock>
 8005336:	42a3      	cmp	r3, r4
 8005338:	d90c      	bls.n	8005354 <_free_r+0x4c>
 800533a:	6821      	ldr	r1, [r4, #0]
 800533c:	1862      	adds	r2, r4, r1
 800533e:	4293      	cmp	r3, r2
 8005340:	bf04      	itt	eq
 8005342:	681a      	ldreq	r2, [r3, #0]
 8005344:	685b      	ldreq	r3, [r3, #4]
 8005346:	6063      	str	r3, [r4, #4]
 8005348:	bf04      	itt	eq
 800534a:	1852      	addeq	r2, r2, r1
 800534c:	6022      	streq	r2, [r4, #0]
 800534e:	6004      	str	r4, [r0, #0]
 8005350:	e7ec      	b.n	800532c <_free_r+0x24>
 8005352:	4613      	mov	r3, r2
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	b10a      	cbz	r2, 800535c <_free_r+0x54>
 8005358:	42a2      	cmp	r2, r4
 800535a:	d9fa      	bls.n	8005352 <_free_r+0x4a>
 800535c:	6819      	ldr	r1, [r3, #0]
 800535e:	1858      	adds	r0, r3, r1
 8005360:	42a0      	cmp	r0, r4
 8005362:	d10b      	bne.n	800537c <_free_r+0x74>
 8005364:	6820      	ldr	r0, [r4, #0]
 8005366:	4401      	add	r1, r0
 8005368:	1858      	adds	r0, r3, r1
 800536a:	4282      	cmp	r2, r0
 800536c:	6019      	str	r1, [r3, #0]
 800536e:	d1dd      	bne.n	800532c <_free_r+0x24>
 8005370:	6810      	ldr	r0, [r2, #0]
 8005372:	6852      	ldr	r2, [r2, #4]
 8005374:	605a      	str	r2, [r3, #4]
 8005376:	4401      	add	r1, r0
 8005378:	6019      	str	r1, [r3, #0]
 800537a:	e7d7      	b.n	800532c <_free_r+0x24>
 800537c:	d902      	bls.n	8005384 <_free_r+0x7c>
 800537e:	230c      	movs	r3, #12
 8005380:	602b      	str	r3, [r5, #0]
 8005382:	e7d3      	b.n	800532c <_free_r+0x24>
 8005384:	6820      	ldr	r0, [r4, #0]
 8005386:	1821      	adds	r1, r4, r0
 8005388:	428a      	cmp	r2, r1
 800538a:	bf04      	itt	eq
 800538c:	6811      	ldreq	r1, [r2, #0]
 800538e:	6852      	ldreq	r2, [r2, #4]
 8005390:	6062      	str	r2, [r4, #4]
 8005392:	bf04      	itt	eq
 8005394:	1809      	addeq	r1, r1, r0
 8005396:	6021      	streq	r1, [r4, #0]
 8005398:	605c      	str	r4, [r3, #4]
 800539a:	e7c7      	b.n	800532c <_free_r+0x24>
 800539c:	bd38      	pop	{r3, r4, r5, pc}
 800539e:	bf00      	nop
 80053a0:	2000009c 	.word	0x2000009c

080053a4 <_read_r>:
 80053a4:	b538      	push	{r3, r4, r5, lr}
 80053a6:	4c07      	ldr	r4, [pc, #28]	; (80053c4 <_read_r+0x20>)
 80053a8:	4605      	mov	r5, r0
 80053aa:	4608      	mov	r0, r1
 80053ac:	4611      	mov	r1, r2
 80053ae:	2200      	movs	r2, #0
 80053b0:	6022      	str	r2, [r4, #0]
 80053b2:	461a      	mov	r2, r3
 80053b4:	f7fc f8ca 	bl	800154c <_read>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d102      	bne.n	80053c2 <_read_r+0x1e>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	b103      	cbz	r3, 80053c2 <_read_r+0x1e>
 80053c0:	602b      	str	r3, [r5, #0]
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	200001b8 	.word	0x200001b8

080053c8 <_fstat_r>:
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	4c07      	ldr	r4, [pc, #28]	; (80053e8 <_fstat_r+0x20>)
 80053cc:	2300      	movs	r3, #0
 80053ce:	4605      	mov	r5, r0
 80053d0:	4608      	mov	r0, r1
 80053d2:	4611      	mov	r1, r2
 80053d4:	6023      	str	r3, [r4, #0]
 80053d6:	f7fc f8fe 	bl	80015d6 <_fstat>
 80053da:	1c43      	adds	r3, r0, #1
 80053dc:	d102      	bne.n	80053e4 <_fstat_r+0x1c>
 80053de:	6823      	ldr	r3, [r4, #0]
 80053e0:	b103      	cbz	r3, 80053e4 <_fstat_r+0x1c>
 80053e2:	602b      	str	r3, [r5, #0]
 80053e4:	bd38      	pop	{r3, r4, r5, pc}
 80053e6:	bf00      	nop
 80053e8:	200001b8 	.word	0x200001b8

080053ec <_isatty_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4c06      	ldr	r4, [pc, #24]	; (8005408 <_isatty_r+0x1c>)
 80053f0:	2300      	movs	r3, #0
 80053f2:	4605      	mov	r5, r0
 80053f4:	4608      	mov	r0, r1
 80053f6:	6023      	str	r3, [r4, #0]
 80053f8:	f7fc f8fd 	bl	80015f6 <_isatty>
 80053fc:	1c43      	adds	r3, r0, #1
 80053fe:	d102      	bne.n	8005406 <_isatty_r+0x1a>
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	b103      	cbz	r3, 8005406 <_isatty_r+0x1a>
 8005404:	602b      	str	r3, [r5, #0]
 8005406:	bd38      	pop	{r3, r4, r5, pc}
 8005408:	200001b8 	.word	0x200001b8

0800540c <_init>:
 800540c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540e:	bf00      	nop
 8005410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005412:	bc08      	pop	{r3}
 8005414:	469e      	mov	lr, r3
 8005416:	4770      	bx	lr

08005418 <_fini>:
 8005418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541a:	bf00      	nop
 800541c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800541e:	bc08      	pop	{r3}
 8005420:	469e      	mov	lr, r3
 8005422:	4770      	bx	lr
