// Seed: 2191188095
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    input wire id_3,
    output tri0 sample,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    output supply1 id_11,
    input supply0 id_12,
    input tri0 id_13
    , id_41,
    output supply1 id_14,
    input tri0 id_15,
    output tri id_16,
    output tri1 id_17,
    input supply0 id_18,
    input wire id_19,
    output wor id_20,
    input supply0 sample,
    input supply1 id_22,
    output tri id_23,
    output supply1 id_24,
    input wor id_25,
    output tri id_26,
    input uwire id_27,
    output tri0 id_28,
    input wand module_0,
    input tri0 id_30,
    input wand id_31,
    input wire id_32,
    input wor id_33,
    input tri0 id_34,
    output supply1 id_35,
    output tri1 id_36,
    input uwire id_37,
    input tri id_38,
    input tri0 id_39
);
  timeunit 1ps;
  assign module_1.id_0 = 0;
  assign id_1 = id_33;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output wand id_2
    , id_6,
    input tri id_3
    , id_7,
    input supply1 id_4
);
  always @(1 or posedge id_4) id_6[1] = id_6;
  assign id_7 = id_6;
  wor id_8 = id_8++;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_3,
      id_4,
      id_1,
      id_0,
      id_3,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3,
      id_4
  );
endmodule
