
module abc(signal_c,signal_a,signal_b);

  input  [1:0] signal_a;
  input  [2:0] signal_b;
  output signal_c;


endmodule

