{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 18:29:19 2016 " "Info: Processing started: Mon Oct 17 18:29:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt2bitc -c cnt2bitc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt2bitc -c cnt2bitc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../p9detect110/relojlento/relojlento.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../p9detect110/relojlento/relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Info: Found design unit 1: relojlento-arqrelojlento" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Info: Found entity 1: relojlento" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt2bitc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt2bitc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt2bitc-behavior " "Info: Found design unit 1: cnt2bitc-behavior" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt2bitc " "Info: Found entity 1: cnt2bitc" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip-arqchip " "Info: Found design unit 1: chip-arqchip" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip " "Info: Found entity 1: chip" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip " "Info: Elaborating entity \"chip\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Info: Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "chip.vhd" "u1" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cnt2bitc cnt2bitc:u2 A:behavior " "Info: Elaborating entity \"cnt2bitc\" using architecture \"A:behavior\" for hierarchy \"cnt2bitc:u2\"" {  } { { "chip.vhd" "u2" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Info: Implemented 49 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 18:29:29 2016 " "Info: Processing ended: Mon Oct 17 18:29:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 18:29:35 2016 " "Info: Processing started: Mon Oct 17 18:29:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cnt2bitc EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"cnt2bitc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkl (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clkl (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojlento:u1\|pled " "Info: Destination node relojlento:u1\|pled" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|pled } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clkl } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojlento:u1\|pled  " "Info: Automatically promoted node relojlento:u1\|pled " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojlento:u1\|pled~0 " "Info: Destination node relojlento:u1\|pled~0" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|pled~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|pled } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register relojlento:u1\|conteo\[0\] register relojlento:u1\|conteo\[22\] -5.338 ns " "Info: Slack time is -5.338 ns between source register \"relojlento:u1\|conteo\[0\]\" and destination register \"relojlento:u1\|conteo\[22\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clkl\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clkl 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clkl~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns relojlento:u1\|conteo\[22\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clkl\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clkl 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clkl~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns relojlento:u1\|conteo\[22\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clkl\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clkl 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clkl~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns relojlento:u1\|conteo\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clkl\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clkl 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clkl~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns relojlento:u1\|conteo\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.074 ns - Longest register register " "Info: - Longest register to register delay is 6.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.621 ns) 2.001 ns relojlento:u1\|Add0~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.380 ns) + CELL(0.621 ns) = 2.001 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.087 ns relojlento:u1\|Add0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~1 relojlento:u1|Add0~3 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.173 ns relojlento:u1\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.173 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~3 relojlento:u1|Add0~5 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.259 ns relojlento:u1\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~5 relojlento:u1|Add0~7 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.345 ns relojlento:u1\|Add0~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.345 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~7 relojlento:u1|Add0~9 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.431 ns relojlento:u1\|Add0~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.431 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~9 relojlento:u1|Add0~11 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.517 ns relojlento:u1\|Add0~13 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~11 relojlento:u1|Add0~13 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.603 ns relojlento:u1\|Add0~15 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.603 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~13 relojlento:u1|Add0~15 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.689 ns relojlento:u1\|Add0~17 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.689 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~15 relojlento:u1|Add0~17 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.775 ns relojlento:u1\|Add0~19 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.775 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~17 relojlento:u1|Add0~19 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.861 ns relojlento:u1\|Add0~21 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.861 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~19 relojlento:u1|Add0~21 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.947 ns relojlento:u1\|Add0~23 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~21 relojlento:u1|Add0~23 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.140 ns relojlento:u1\|Add0~25 14 COMB Unassigned 2 " "Info: 14: + IC(0.107 ns) + CELL(0.086 ns) = 3.140 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { relojlento:u1|Add0~23 relojlento:u1|Add0~25 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.226 ns relojlento:u1\|Add0~27 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.226 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~25 relojlento:u1|Add0~27 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.312 ns relojlento:u1\|Add0~29 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.312 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~27 relojlento:u1|Add0~29 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.398 ns relojlento:u1\|Add0~31 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.398 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~29 relojlento:u1|Add0~31 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.484 ns relojlento:u1\|Add0~33 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.484 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~31 relojlento:u1|Add0~33 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.570 ns relojlento:u1\|Add0~35 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~33 relojlento:u1|Add0~35 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.656 ns relojlento:u1\|Add0~37 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.656 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~35 relojlento:u1|Add0~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.742 ns relojlento:u1\|Add0~39 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.742 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~37 relojlento:u1|Add0~39 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.828 ns relojlento:u1\|Add0~41 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.828 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~39 relojlento:u1|Add0~41 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.914 ns relojlento:u1\|Add0~43 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.914 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~41 relojlento:u1|Add0~43 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.420 ns relojlento:u1\|Add0~44 24 COMB Unassigned 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 4.420 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'relojlento:u1\|Add0~44'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { relojlento:u1|Add0~43 relojlento:u1|Add0~44 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.651 ns) 5.966 ns relojlento:u1\|conteo~37 25 COMB Unassigned 1 " "Info: 25: + IC(0.895 ns) + CELL(0.651 ns) = 5.966 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { relojlento:u1|Add0~44 relojlento:u1|conteo~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.074 ns relojlento:u1\|conteo\[22\] 26 REG Unassigned 3 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 6.074 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.692 ns ( 60.78 % ) " "Info: Total cell delay = 3.692 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 39.22 % ) " "Info: Total interconnect delay = 2.382 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.074 ns register register " "Info: Estimated most critical path is register to register delay of 6.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[0\] 1 REG LAB_X10_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y7; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.621 ns) 2.001 ns relojlento:u1\|Add0~1 2 COMB LAB_X9_Y4 2 " "Info: 2: + IC(1.380 ns) + CELL(0.621 ns) = 2.001 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.087 ns relojlento:u1\|Add0~3 3 COMB LAB_X9_Y4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.087 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~1 relojlento:u1|Add0~3 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.173 ns relojlento:u1\|Add0~5 4 COMB LAB_X9_Y4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.173 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~3 relojlento:u1|Add0~5 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.259 ns relojlento:u1\|Add0~7 5 COMB LAB_X9_Y4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.259 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~5 relojlento:u1|Add0~7 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.345 ns relojlento:u1\|Add0~9 6 COMB LAB_X9_Y4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.345 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~7 relojlento:u1|Add0~9 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.431 ns relojlento:u1\|Add0~11 7 COMB LAB_X9_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.431 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~9 relojlento:u1|Add0~11 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.517 ns relojlento:u1\|Add0~13 8 COMB LAB_X9_Y4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.517 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~11 relojlento:u1|Add0~13 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.603 ns relojlento:u1\|Add0~15 9 COMB LAB_X9_Y4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.603 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~13 relojlento:u1|Add0~15 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.689 ns relojlento:u1\|Add0~17 10 COMB LAB_X9_Y4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.689 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~15 relojlento:u1|Add0~17 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.775 ns relojlento:u1\|Add0~19 11 COMB LAB_X9_Y4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.775 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~17 relojlento:u1|Add0~19 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.861 ns relojlento:u1\|Add0~21 12 COMB LAB_X9_Y4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.861 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~19 relojlento:u1|Add0~21 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.947 ns relojlento:u1\|Add0~23 13 COMB LAB_X9_Y4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.947 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~21 relojlento:u1|Add0~23 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.140 ns relojlento:u1\|Add0~25 14 COMB LAB_X9_Y3 2 " "Info: 14: + IC(0.107 ns) + CELL(0.086 ns) = 3.140 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { relojlento:u1|Add0~23 relojlento:u1|Add0~25 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.226 ns relojlento:u1\|Add0~27 15 COMB LAB_X9_Y3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.226 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~25 relojlento:u1|Add0~27 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.312 ns relojlento:u1\|Add0~29 16 COMB LAB_X9_Y3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.312 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~27 relojlento:u1|Add0~29 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.398 ns relojlento:u1\|Add0~31 17 COMB LAB_X9_Y3 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.398 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~29 relojlento:u1|Add0~31 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.484 ns relojlento:u1\|Add0~33 18 COMB LAB_X9_Y3 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.484 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~31 relojlento:u1|Add0~33 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.570 ns relojlento:u1\|Add0~35 19 COMB LAB_X9_Y3 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.570 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~33 relojlento:u1|Add0~35 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.656 ns relojlento:u1\|Add0~37 20 COMB LAB_X9_Y3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.656 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~35 relojlento:u1|Add0~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.742 ns relojlento:u1\|Add0~39 21 COMB LAB_X9_Y3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.742 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~37 relojlento:u1|Add0~39 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.828 ns relojlento:u1\|Add0~41 22 COMB LAB_X9_Y3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.828 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~39 relojlento:u1|Add0~41 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.914 ns relojlento:u1\|Add0~43 23 COMB LAB_X9_Y3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.914 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~41 relojlento:u1|Add0~43 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.420 ns relojlento:u1\|Add0~44 24 COMB LAB_X9_Y3 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 4.420 ns; Loc. = LAB_X9_Y3; Fanout = 1; COMB Node = 'relojlento:u1\|Add0~44'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { relojlento:u1|Add0~43 relojlento:u1|Add0~44 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.651 ns) 5.966 ns relojlento:u1\|conteo~37 25 COMB LAB_X10_Y7 1 " "Info: 25: + IC(0.895 ns) + CELL(0.651 ns) = 5.966 ns; Loc. = LAB_X10_Y7; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { relojlento:u1|Add0~44 relojlento:u1|conteo~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.074 ns relojlento:u1\|conteo\[22\] 26 REG LAB_X10_Y7 3 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 6.074 ns; Loc. = LAB_X10_Y7; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.692 ns ( 60.78 % ) " "Info: Total cell delay = 3.692 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 39.22 % ) " "Info: Total interconnect delay = 2.382 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Info: Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Info: Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 18:29:45 2016 " "Info: Processing ended: Mon Oct 17 18:29:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 18:29:55 2016 " "Info: Processing started: Mon Oct 17 18:29:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 18:30:00 2016 " "Info: Processing ended: Mon Oct 17 18:30:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 18:30:04 2016 " "Info: Processing started: Mon Oct 17 18:30:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkl " "Info: Assuming node \"clkl\" is an undefined clock" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "relojlento:u1\|pled " "Info: Detected ripple clock \"relojlento:u1\|pled\" as buffer" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "relojlento:u1\|pled" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkl register relojlento:u1\|conteo\[0\] register relojlento:u1\|conteo\[22\] 160.05 MHz 6.248 ns Internal " "Info: Clock \"clkl\" has Internal fmax of 160.05 MHz between source register \"relojlento:u1\|conteo\[0\]\" and destination register \"relojlento:u1\|conteo\[22\]\" (period= 6.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.984 ns + Longest register register " "Info: + Longest register to register delay is 5.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[0\] 1 REG LCFF_X10_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.596 ns) 1.761 ns relojlento:u1\|Add0~1 2 COMB LCCOMB_X9_Y4_N8 2 " "Info: 2: + IC(1.165 ns) + CELL(0.596 ns) = 1.761 ns; Loc. = LCCOMB_X9_Y4_N8; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.847 ns relojlento:u1\|Add0~3 3 COMB LCCOMB_X9_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.847 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~1 relojlento:u1|Add0~3 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.933 ns relojlento:u1\|Add0~5 4 COMB LCCOMB_X9_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.933 ns; Loc. = LCCOMB_X9_Y4_N12; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~3 relojlento:u1|Add0~5 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.123 ns relojlento:u1\|Add0~7 5 COMB LCCOMB_X9_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 2.123 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { relojlento:u1|Add0~5 relojlento:u1|Add0~7 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.209 ns relojlento:u1\|Add0~9 6 COMB LCCOMB_X9_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.209 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~7 relojlento:u1|Add0~9 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.295 ns relojlento:u1\|Add0~11 7 COMB LCCOMB_X9_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.295 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~9 relojlento:u1|Add0~11 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.381 ns relojlento:u1\|Add0~13 8 COMB LCCOMB_X9_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.381 ns; Loc. = LCCOMB_X9_Y4_N20; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~11 relojlento:u1|Add0~13 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.467 ns relojlento:u1\|Add0~15 9 COMB LCCOMB_X9_Y4_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.467 ns; Loc. = LCCOMB_X9_Y4_N22; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~13 relojlento:u1|Add0~15 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.553 ns relojlento:u1\|Add0~17 10 COMB LCCOMB_X9_Y4_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.553 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~15 relojlento:u1|Add0~17 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.639 ns relojlento:u1\|Add0~19 11 COMB LCCOMB_X9_Y4_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.639 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~17 relojlento:u1|Add0~19 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.725 ns relojlento:u1\|Add0~21 12 COMB LCCOMB_X9_Y4_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.725 ns; Loc. = LCCOMB_X9_Y4_N28; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~19 relojlento:u1|Add0~21 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.900 ns relojlento:u1\|Add0~23 13 COMB LCCOMB_X9_Y4_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.900 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { relojlento:u1|Add0~21 relojlento:u1|Add0~23 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.986 ns relojlento:u1\|Add0~25 14 COMB LCCOMB_X9_Y3_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.986 ns; Loc. = LCCOMB_X9_Y3_N0; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~23 relojlento:u1|Add0~25 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.072 ns relojlento:u1\|Add0~27 15 COMB LCCOMB_X9_Y3_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.072 ns; Loc. = LCCOMB_X9_Y3_N2; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~25 relojlento:u1|Add0~27 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.158 ns relojlento:u1\|Add0~29 16 COMB LCCOMB_X9_Y3_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.158 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~27 relojlento:u1|Add0~29 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.244 ns relojlento:u1\|Add0~31 17 COMB LCCOMB_X9_Y3_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.244 ns; Loc. = LCCOMB_X9_Y3_N6; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~29 relojlento:u1|Add0~31 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.330 ns relojlento:u1\|Add0~33 18 COMB LCCOMB_X9_Y3_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.330 ns; Loc. = LCCOMB_X9_Y3_N8; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~31 relojlento:u1|Add0~33 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.416 ns relojlento:u1\|Add0~35 19 COMB LCCOMB_X9_Y3_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.416 ns; Loc. = LCCOMB_X9_Y3_N10; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~33 relojlento:u1|Add0~35 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.502 ns relojlento:u1\|Add0~37 20 COMB LCCOMB_X9_Y3_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.502 ns; Loc. = LCCOMB_X9_Y3_N12; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~35 relojlento:u1|Add0~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.692 ns relojlento:u1\|Add0~39 21 COMB LCCOMB_X9_Y3_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.692 ns; Loc. = LCCOMB_X9_Y3_N14; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { relojlento:u1|Add0~37 relojlento:u1|Add0~39 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.778 ns relojlento:u1\|Add0~41 22 COMB LCCOMB_X9_Y3_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.778 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~39 relojlento:u1|Add0~41 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.864 ns relojlento:u1\|Add0~43 23 COMB LCCOMB_X9_Y3_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.864 ns; Loc. = LCCOMB_X9_Y3_N18; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~41 relojlento:u1|Add0~43 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.370 ns relojlento:u1\|Add0~44 24 COMB LCCOMB_X9_Y3_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 4.370 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 1; COMB Node = 'relojlento:u1\|Add0~44'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { relojlento:u1|Add0~43 relojlento:u1|Add0~44 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.370 ns) 5.876 ns relojlento:u1\|conteo~37 25 COMB LCCOMB_X10_Y7_N0 1 " "Info: 25: + IC(1.136 ns) + CELL(0.370 ns) = 5.876 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { relojlento:u1|Add0~44 relojlento:u1|conteo~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.984 ns relojlento:u1\|conteo\[22\] 26 REG LCFF_X10_Y7_N1 3 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 5.984 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.683 ns ( 61.55 % ) " "Info: Total cell delay = 3.683 ns ( 61.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 38.45 % ) " "Info: Total interconnect delay = 2.301 ns ( 38.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { relojlento:u1|conteo[0] {} relojlento:u1|Add0~1 {} relojlento:u1|Add0~3 {} relojlento:u1|Add0~5 {} relojlento:u1|Add0~7 {} relojlento:u1|Add0~9 {} relojlento:u1|Add0~11 {} relojlento:u1|Add0~13 {} relojlento:u1|Add0~15 {} relojlento:u1|Add0~17 {} relojlento:u1|Add0~19 {} relojlento:u1|Add0~21 {} relojlento:u1|Add0~23 {} relojlento:u1|Add0~25 {} relojlento:u1|Add0~27 {} relojlento:u1|Add0~29 {} relojlento:u1|Add0~31 {} relojlento:u1|Add0~33 {} relojlento:u1|Add0~35 {} relojlento:u1|Add0~37 {} relojlento:u1|Add0~39 {} relojlento:u1|Add0~41 {} relojlento:u1|Add0~43 {} relojlento:u1|Add0~44 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.165ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.720 ns + Shortest register " "Info: + Shortest clock path from clock \"clkl\" to destination register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns relojlento:u1\|conteo\[22\] 3 REG LCFF_X10_Y7_N1 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.720 ns - Longest register " "Info: - Longest clock path from clock \"clkl\" to source register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns relojlento:u1\|conteo\[0\] 3 REG LCFF_X10_Y7_N21 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { relojlento:u1|conteo[0] {} relojlento:u1|Add0~1 {} relojlento:u1|Add0~3 {} relojlento:u1|Add0~5 {} relojlento:u1|Add0~7 {} relojlento:u1|Add0~9 {} relojlento:u1|Add0~11 {} relojlento:u1|Add0~13 {} relojlento:u1|Add0~15 {} relojlento:u1|Add0~17 {} relojlento:u1|Add0~19 {} relojlento:u1|Add0~21 {} relojlento:u1|Add0~23 {} relojlento:u1|Add0~25 {} relojlento:u1|Add0~27 {} relojlento:u1|Add0~29 {} relojlento:u1|Add0~31 {} relojlento:u1|Add0~33 {} relojlento:u1|Add0~35 {} relojlento:u1|Add0~37 {} relojlento:u1|Add0~39 {} relojlento:u1|Add0~41 {} relojlento:u1|Add0~43 {} relojlento:u1|Add0~44 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.165ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt2bitc:u2\|present_state\[1\] reset clkl 0.034 ns register " "Info: tsu for register \"cnt2bitc:u2\|present_state\[1\]\" (data pin = \"reset\", clock pin = \"clkl\") is 0.034 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.303 ns + Longest pin register " "Info: + Longest pin to register delay is 7.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.686 ns) + CELL(0.544 ns) 7.195 ns cnt2bitc:u2\|present_state~3 2 COMB LCCOMB_X27_Y3_N2 1 " "Info: 2: + IC(5.686 ns) + CELL(0.544 ns) = 7.195 ns; Loc. = LCCOMB_X27_Y3_N2; Fanout = 1; COMB Node = 'cnt2bitc:u2\|present_state~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { reset cnt2bitc:u2|present_state~3 } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.303 ns cnt2bitc:u2\|present_state\[1\] 3 REG LCFF_X27_Y3_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.303 ns; Loc. = LCFF_X27_Y3_N3; Fanout = 2; REG Node = 'cnt2bitc:u2\|present_state\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt2bitc:u2|present_state~3 cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.617 ns ( 22.14 % ) " "Info: Total cell delay = 1.617 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 77.86 % ) " "Info: Total interconnect delay = 5.686 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { reset cnt2bitc:u2|present_state~3 cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~3 {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 5.686ns 0.000ns } { 0.000ns 0.965ns 0.544ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 7.229 ns - Shortest register " "Info: - Shortest clock path from clock \"clkl\" to destination register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 7.229 ns cnt2bitc:u2\|present_state\[1\] 4 REG LCFF_X27_Y3_N3 2 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 7.229 ns; Loc. = LCFF_X27_Y3_N3; Fanout = 2; REG Node = 'cnt2bitc:u2\|present_state\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.85 % ) " "Info: Total cell delay = 2.736 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 62.15 % ) " "Info: Total interconnect delay = 4.493 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { reset cnt2bitc:u2|present_state~3 cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~3 {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 5.686ns 0.000ns } { 0.000ns 0.965ns 0.544ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkl count\[1\] cnt2bitc:u2\|present_state\[1\] 12.135 ns register " "Info: tco from clock \"clkl\" to destination pin \"count\[1\]\" through register \"cnt2bitc:u2\|present_state\[1\]\" is 12.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 7.229 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to source register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 7.229 ns cnt2bitc:u2\|present_state\[1\] 4 REG LCFF_X27_Y3_N3 2 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 7.229 ns; Loc. = LCFF_X27_Y3_N3; Fanout = 2; REG Node = 'cnt2bitc:u2\|present_state\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.85 % ) " "Info: Total cell delay = 2.736 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 62.15 % ) " "Info: Total interconnect delay = 4.493 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.602 ns + Longest register pin " "Info: + Longest register to pin delay is 4.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2bitc:u2\|present_state\[1\] 1 REG LCFF_X27_Y3_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y3_N3; Fanout = 2; REG Node = 'cnt2bitc:u2\|present_state\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(3.056 ns) 4.602 ns count\[1\] 2 PIN PIN_92 0 " "Info: 2: + IC(1.546 ns) + CELL(3.056 ns) = 4.602 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'count\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { cnt2bitc:u2|present_state[1] count[1] } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 66.41 % ) " "Info: Total cell delay = 3.056 ns ( 66.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 33.59 % ) " "Info: Total interconnect delay = 1.546 ns ( 33.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { cnt2bitc:u2|present_state[1] count[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { cnt2bitc:u2|present_state[1] {} count[1] {} } { 0.000ns 1.546ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[1] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { cnt2bitc:u2|present_state[1] count[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { cnt2bitc:u2|present_state[1] {} count[1] {} } { 0.000ns 1.546ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cnt2bitc:u2\|present_state\[0\] reset clkl 0.237 ns register " "Info: th for register \"cnt2bitc:u2\|present_state\[0\]\" (data pin = \"reset\", clock pin = \"clkl\") is 0.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 7.229 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to destination register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 7.229 ns cnt2bitc:u2\|present_state\[0\] 4 REG LCFF_X27_Y3_N1 3 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 7.229 ns; Loc. = LCFF_X27_Y3_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.85 % ) " "Info: Total cell delay = 2.736 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 62.15 % ) " "Info: Total interconnect delay = 4.493 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.298 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.686 ns) + CELL(0.539 ns) 7.190 ns cnt2bitc:u2\|present_state~2 2 COMB LCCOMB_X27_Y3_N0 1 " "Info: 2: + IC(5.686 ns) + CELL(0.539 ns) = 7.190 ns; Loc. = LCCOMB_X27_Y3_N0; Fanout = 1; COMB Node = 'cnt2bitc:u2\|present_state~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { reset cnt2bitc:u2|present_state~2 } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.298 ns cnt2bitc:u2\|present_state\[0\] 3 REG LCFF_X27_Y3_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.298 ns; Loc. = LCFF_X27_Y3_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.612 ns ( 22.09 % ) " "Info: Total cell delay = 1.612 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 77.91 % ) " "Info: Total interconnect delay = 5.686 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 5.686ns 0.000ns } { 0.000ns 0.965ns 0.539ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 5.686ns 0.000ns } { 0.000ns 0.965ns 0.539ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 18:30:06 2016 " "Info: Processing ended: Mon Oct 17 18:30:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
