Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Sep 21 16:13:57 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.1 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -rpx double_dds_wrapper_timing_summary_routed.rpx
| Design       : double_dds_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                 3564        0.024        0.000                      0                 3564        1.845        0.000                       0                  1771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               2.881        0.000                      0                  720        0.080        0.000                      0                  720        2.000        0.000                       0                   506  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.648        0.000                      0                   73        0.204        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            1.009        0.000                      0                 2513        0.024        0.000                      0                 2513        3.020        0.000                       0                  1181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             3.155        0.000                      0                  236        0.316        0.000                      0                  236  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.917        0.000                      0                  176        0.954        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.769ns (41.942%)  route 2.449ns (58.058%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.662     4.823    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y54         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=4, routed)           0.617     5.896    dds1_nco_counter/U0/nco_inst1/counter_scale_s__0[9]
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.267 r  dds1_nco_counter/U0/nco_inst1/minusOp_carry/O[0]
                         net (fo=2, routed)           0.800     7.067    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/O[0]
    SLICE_X24Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.366 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_sin_off_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.366    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_6
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.009 r  dds1_nco_counter/U0/nco_inst1/counter_sin_off_s_carry__1/O[3]
                         net (fo=2, routed)           1.032     9.041    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ADDRBWRADDR[10]
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    11.922    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.578ns (38.276%)  route 2.545ns (61.724%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.445    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.779 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__1/O[1]
                         net (fo=2, routed)           1.168     8.947    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[9]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    11.926    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.483ns (36.729%)  route 2.555ns (63.271%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.445    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__1/O[2]
                         net (fo=2, routed)           1.178     8.862    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[10]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    11.927    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.436ns (35.606%)  route 2.597ns (64.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.662     4.823    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y53         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=5, routed)           1.375     6.655    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[5]
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.779 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_sin_off_s_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.779    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_10
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  dds1_nco_counter/U0/nco_inst1/counter_sin_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    dds1_nco_counter/U0/nco_inst1/counter_sin_off_s_carry__0_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.635 r  dds1_nco_counter/U0/nco_inst1/counter_sin_off_s_carry__1/O[1]
                         net (fo=2, routed)           1.222     8.856    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ADDRBWRADDR[8]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.532    12.444    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKBWRCLK
                         clock pessimism              0.263    12.707    
                         clock uncertainty           -0.035    12.672    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    11.924    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.704ns (42.482%)  route 2.307ns (57.518%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.662     4.823    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y54         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=4, routed)           0.617     5.896    dds1_nco_counter/U0/nco_inst1/counter_scale_s__0[9]
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.267 r  dds1_nco_counter/U0/nco_inst1/minusOp_carry/O[0]
                         net (fo=2, routed)           0.800     7.067    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/O[0]
    SLICE_X24Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.366 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_sin_off_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.366    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_6
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.944 r  dds1_nco_counter/U0/nco_inst1/counter_sin_off_s_carry__1/O[2]
                         net (fo=2, routed)           0.891     8.834    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ADDRBWRADDR[9]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.532    12.444    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKBWRCLK
                         clock pessimism              0.263    12.707    
                         clock uncertainty           -0.035    12.672    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    11.929    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.464ns (36.555%)  route 2.541ns (63.445%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/O[1]
                         net (fo=2, routed)           1.164     8.829    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[5]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    11.926    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.466ns (36.605%)  route 2.539ns (63.395%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.445    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.667 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__1/O[0]
                         net (fo=2, routed)           1.162     8.829    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[8]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    11.930    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.557ns (39.336%)  route 2.401ns (60.664%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.445    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.758 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__1/O[3]
                         net (fo=2, routed)           1.025     8.782    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[11]
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.530    12.442    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
                         clock pessimism              0.263    12.705    
                         clock uncertainty           -0.035    12.670    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    11.922    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.369ns (34.946%)  route 2.549ns (65.054%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.570 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/O[2]
                         net (fo=2, routed)           1.172     8.742    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[6]
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.530    12.442    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y11         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
                         clock pessimism              0.263    12.705    
                         clock uncertainty           -0.035    12.670    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744    11.926    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.443ns (37.048%)  route 2.452ns (62.952%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.663     4.824    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y52         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=5, routed)           1.377     6.657    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_scale_s__0[1]
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.781 r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/counter_cos_off_s_carry_i_3/O
                         net (fo=1, routed)           0.000     6.781    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst_n_18
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.331 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.644 r  dds1_nco_counter/U0/nco_inst1/counter_cos_off_s_carry__0/O[3]
                         net (fo=2, routed)           1.075     8.719    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/sel[7]
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.531    12.443    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/ref_clk_i
    RAMB36_X1Y10         RAMB36E1                                     r  dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
                         clock pessimism              0.263    12.706    
                         clock uncertainty           -0.035    12.671    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    11.923    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.274ns (59.860%)  route 0.184ns (40.140%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.559     1.614    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/Q
                         net (fo=2, routed)           0.184     1.962    dds1_nco_counter/U0/nco_inst1/in[9]
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  dds1_nco_counter/U0/nco_inst1/counter_s[8]_i_4/O
                         net (fo=1, routed)           0.000     2.007    dds1_nco_counter/U0/nco_inst1/counter_s[8]_i_4_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.072 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1_n_6
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[9]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.105     1.992    dds1_nco_counter/U0/nco_inst1/counter_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.378ns (79.916%)  route 0.095ns (20.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.567     1.622    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/Q
                         net (fo=2, routed)           0.094     1.880    dds2_nco_counter/U0/nco_inst1/in[19]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     1.925    dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.040 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.095 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.095    dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1_n_7
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/counter_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.389ns (80.373%)  route 0.095ns (19.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.567     1.622    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/Q
                         net (fo=2, routed)           0.094     1.880    dds2_nco_counter/U0/nco_inst1/in[19]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     1.925    dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.040 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.106 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.106    dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[22]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    dds2_nco_counter/U0/nco_inst1/counter_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.310ns (62.555%)  route 0.186ns (37.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.559     1.614    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/Q
                         net (fo=2, routed)           0.186     1.964    dds1_nco_counter/U0/nco_inst1/in[9]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.110 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.110    dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1_n_5
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[10]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.105     1.992    dds1_nco_counter/U0/nco_inst1/counter_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dds2_phase/U0/add_constLogic/add_val2_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/add_constLogic/data_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.292ns (58.654%)  route 0.206ns (41.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.564     1.619    dds2_phase/U0/add_constLogic/data_clk_i
    SLICE_X15Y49         FDRE                                         r  dds2_phase/U0/add_constLogic/add_val2_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.747 r  dds2_phase/U0/add_constLogic/add_val2_s_reg[2]/Q
                         net (fo=1, routed)           0.206     1.953    dds2_phase/U0/add_constLogic/add_val2_s[2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     2.117 r  dds2_phase/U0/add_constLogic/data_s_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.117    dds2_phase/U0/add_constLogic/data_in_s[2]
    SLICE_X11Y51         FDRE                                         r  dds2_phase/U0/add_constLogic/data_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_phase/U0/add_constLogic/data_clk_i
    SLICE_X11Y51         FDRE                                         r  dds2_phase/U0/add_constLogic/data_s_reg[2]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.995    dds2_phase/U0/add_constLogic/data_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/nco_inst1/ready2_s_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/ready2_s_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.564     1.619    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X7Y56          FDSE                                         r  dds2_nco_counter/U0/nco_inst1/ready2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDSE (Prop_fdse_C_Q)         0.141     1.760 r  dds2_nco_counter/U0/nco_inst1/ready2_s_reg/Q
                         net (fo=2, routed)           0.056     1.816    dds2_nco_counter/U0/nco_inst1/ready2_s
    SLICE_X7Y56          FDSE                                         r  dds2_nco_counter/U0/nco_inst1/ready2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.833     1.979    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X7Y56          FDSE                                         r  dds2_nco_counter/U0/nco_inst1/ready2_s_reg/C
                         clock pessimism             -0.360     1.619    
    SLICE_X7Y56          FDSE (Hold_fdse_C_D)         0.070     1.689    dds2_nco_counter/U0/nco_inst1/ready2_s_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/counter_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.414ns (81.337%)  route 0.095ns (18.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.567     1.622    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/Q
                         net (fo=2, routed)           0.094     1.880    dds2_nco_counter/U0/nco_inst1/in[19]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     1.925    dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.040 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.131 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.131    dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1_n_6
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[21]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    dds2_nco_counter/U0/nco_inst1/counter_s_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/counter_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.414ns (81.337%)  route 0.095ns (18.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.567     1.622    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  dds2_nco_counter/U0/nco_inst1/cpt_inc_s_reg[19]__0/Q
                         net (fo=2, routed)           0.094     1.880    dds2_nco_counter/U0/nco_inst1/in[19]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     1.925    dds2_nco_counter/U0/nco_inst1/counter_s[16]_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.040 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    dds2_nco_counter/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.131 r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.131    dds2_nco_counter/U0/nco_inst1/counter_s_reg[20]_i_1_n_4
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X13Y50         FDRE                                         r  dds2_nco_counter/U0/nco_inst1/counter_s_reg[23]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    dds2_nco_counter/U0/nco_inst1/counter_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.331ns (64.077%)  route 0.186ns (35.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.559     1.614    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  dds1_nco_counter/U0/nco_inst1/cpt_inc_s_reg[9]__0/Q
                         net (fo=2, routed)           0.186     1.964    dds1_nco_counter/U0/nco_inst1/in[9]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.131 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.131    dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1_n_4
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.105     1.992    dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.355ns (69.093%)  route 0.159ns (30.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.561     1.616    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y49         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[11]/Q
                         net (fo=1, routed)           0.158     1.915    dds1_nco_counter/U0/nco_inst1/counter_s_reg_n_0_[11]
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.960 r  dds1_nco_counter/U0/nco_inst1/counter_s[8]_i_2/O
                         net (fo=1, routed)           0.000     1.960    dds1_nco_counter/U0/nco_inst1/counter_s[8]_i_2_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.075 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.076    dds1_nco_counter/U0/nco_inst1/counter_s_reg[8]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.130 r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.130    dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.830     1.976    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y50         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    dds1_nco_counter/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y20    dds2_nco_counter/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y20    dds2_nco_counter/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10    dds1_nco_counter/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_adc_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y20     dds1_twoInMult_0/U0/data_s_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y20     dds2_twoInMult_1/U0/data_s_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y46    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y47    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y49    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y48    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y48    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[26]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[28]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y51    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.456ns (19.027%)  route 1.941ns (80.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.941     7.301    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.345%)  route 1.901ns (80.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.901     7.261    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.456ns (19.767%)  route 1.851ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.851     7.211    ad9767_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  ad9767_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y63         ODDR                                         f  ad9767_0/inst/i_dac_9/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.802%)  route 1.847ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.847     7.207    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.844%)  route 1.842ns (80.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.842     7.202    ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         f  ad9767_0/inst/i_dac_7/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.947%)  route 1.830ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.830     7.190    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.456ns (20.139%)  route 1.808ns (79.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.808     7.168    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.249%)  route 1.796ns (79.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.796     7.156    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.263%)  route 1.794ns (79.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.794     7.154    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.283%)  route 1.792ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.792     7.152    ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.679%)  route 0.401ns (68.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    ad9767_0/inst/dac_clk_i
    SLICE_X17Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.401     2.155    ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.200 r  ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.200    ad9767_0/inst/p_1_out[11]
    SLICE_X32Y63         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.825     1.971    ad9767_0/inst/dac_clk_i
    SLICE_X32Y63         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.864%)  route 0.417ns (69.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    ad9767_0/inst/dac_clk_i
    SLICE_X18Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  ad9767_0/inst/dac_dat_b_s_reg[8]/Q
                         net (fo=1, routed)           0.417     2.172    ad9767_0/inst/dac_dat_b_s[8]
    SLICE_X30Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.217 r  ad9767_0/inst/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.217    ad9767_0/inst/p_1_out[8]
    SLICE_X30Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    ad9767_0/inst/dac_clk_i
    SLICE_X30Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     2.000    ad9767_0/inst/dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.934%)  route 0.407ns (66.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    ad9767_0/inst/dac_clk_i
    SLICE_X16Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     1.777 f  ad9767_0/inst/dac_dat_b_s_reg[4]/Q
                         net (fo=1, routed)           0.407     2.184    ad9767_0/inst/dac_dat_b_s[4]
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.229 r  ad9767_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.229    ad9767_0/inst/p_1_out[4]
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.820     1.966    ad9767_0/inst/dac_clk_i
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.121     1.992    ad9767_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.695%)  route 0.440ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    ad9767_0/inst/dac_clk_i
    SLICE_X18Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  ad9767_0/inst/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.440     2.196    ad9767_0/inst/dac_dat_b_s[6]
    SLICE_X30Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.241 r  ad9767_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.241    ad9767_0/inst/p_1_out[6]
    SLICE_X30Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    ad9767_0/inst/dac_clk_i
    SLICE_X30Y60         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     1.999    ad9767_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.661%)  route 0.441ns (70.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    ad9767_0/inst/dac_clk_i
    SLICE_X18Y61         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  ad9767_0/inst/dac_dat_b_s_reg[2]/Q
                         net (fo=1, routed)           0.441     2.196    ad9767_0/inst/dac_dat_b_s[2]
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.241 r  ad9767_0/inst/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    ad9767_0/inst/p_1_out[2]
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.820     1.966    ad9767_0/inst/dac_clk_i
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.121     1.992    ad9767_0/inst/dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.904%)  route 0.426ns (67.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    ad9767_0/inst/dac_clk_i
    SLICE_X16Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     1.777 f  ad9767_0/inst/dac_dat_b_s_reg[3]/Q
                         net (fo=1, routed)           0.426     2.203    ad9767_0/inst/dac_dat_b_s[3]
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.248 r  ad9767_0/inst/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.248    ad9767_0/inst/p_1_out[3]
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.820     1.966    ad9767_0/inst/dac_clk_i
    SLICE_X30Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.121     1.992    ad9767_0/inst/dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.303%)  route 0.629ns (81.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.629     2.416    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.560     1.615    ad9767_0/inst/dac_clk_i
    SLICE_X33Y57         FDRE                                         r  ad9767_0/inst/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.756 f  ad9767_0/inst/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.252     2.009    ad9767_0/inst/dac_dat_a_s[8]
    SLICE_X34Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.054 r  ad9767_0/inst/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.054    ad9767_0/inst/dac_dat_a[8]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.830     1.976    ad9767_0/inst/dac_clk_i
    SLICE_X34Y59         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[8]/C
                         clock pessimism             -0.325     1.651    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120     1.771    ad9767_0/inst/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.838%)  route 0.482ns (72.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    ad9767_0/inst/dac_clk_i
    SLICE_X17Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.482     2.236    ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.281 r  ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.281    ad9767_0/inst/p_1_out[10]
    SLICE_X32Y63         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.825     1.971    ad9767_0/inst/dac_clk_i
    SLICE_X32Y63         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120     1.996    ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_11/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.913%)  route 0.646ns (82.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.646     2.432    ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y74    ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y74    ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y74    ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y74    ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    ad9767_0/inst/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y59    ad9767_0/inst/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y59    ad9767_0/inst/dac_dat_a_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.261ns (34.536%)  route 4.286ns (65.464%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.210     9.620    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.500    10.692    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDSE (Setup_fdse_C_CE)      -0.169    10.629    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.261ns (34.536%)  route 4.286ns (65.464%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.210     9.620    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.500    10.692    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDSE (Setup_fdse_C_CE)      -0.169    10.629    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.261ns (34.536%)  route 4.286ns (65.464%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.210     9.620    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.500    10.692    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[1]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDSE (Setup_fdse_C_CE)      -0.169    10.629    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.261ns (34.536%)  route 4.286ns (65.464%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.210     9.620    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X20Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.500    10.692    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[2]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.629    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.261ns (34.536%)  route 4.286ns (65.464%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.210     9.620    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X20Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.500    10.692    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[3]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.629    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.261ns (34.913%)  route 4.215ns (65.087%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.140     9.549    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.501    10.693    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[15]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X16Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.630    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[15]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.261ns (34.913%)  route 4.215ns (65.087%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.140     9.549    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.501    10.693    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X16Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.630    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.261ns (34.913%)  route 4.215ns (65.087%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.140     9.549    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.501    10.693    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X16Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.630    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.261ns (34.913%)  route 4.215ns (65.087%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.140     9.549    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X16Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.501    10.693    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[25]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X16Y49         FDSE (Setup_fdse_C_CE)      -0.169    10.630    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.261ns (34.913%)  route 4.215ns (65.087%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.252     5.659    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.150     5.809 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.823     6.632    dds1_nco_counter/U0/handle_comm/s00_axi_wvalid
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.321     6.953 r  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           0.479     7.433    dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I3_O)        0.332     7.765 f  dds1_nco_counter/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=37, routed)          0.520     8.285    dds1_nco_counter/U0/handle_comm/addr_s[1]
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dds1_nco_counter/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          1.140     9.549    dds1_nco_counter/U0/wb_nco_inst/E[0]
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.501    10.693    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[28]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X16Y49         FDRE (Setup_fdre_C_CE)      -0.169    10.630    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.565     0.906    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.200     1.246    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[1]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.291 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.291    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[1]
    SLICE_X9Y49          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.835     1.205    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.631%)  route 0.165ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.586     0.927    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.165     1.220    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X4Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.853     1.223    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)        -0.002     1.192    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.650%)  route 0.204ns (52.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.583     0.924    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y45          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.204     1.269    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[17]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.314 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.314    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[18]
    SLICE_X3Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.853     1.223    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.739%)  route 0.169ns (53.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.584     0.925    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.169     1.241    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][29]
    SLICE_X4Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.853     1.223    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.006     1.200    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dds1_offset/U0/wb_add_const_inst/offset_s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/readdata_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.440%)  route 0.223ns (54.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.558     0.899    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X25Y55         FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[13]/Q
                         net (fo=2, routed)           0.223     1.263    dds1_offset/U0/add_constHandComm/Q[13]
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.308 r  dds1_offset/U0/add_constHandComm/readdata_s[31]_i_2/O
                         net (fo=1, routed)           0.000     1.308    dds1_offset/U0/wb_add_const_inst/D[13]
    SLICE_X21Y56         FDCE                                         r  dds1_offset/U0/wb_add_const_inst/readdata_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.829     1.199    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y56         FDCE                                         r  dds1_offset/U0/wb_add_const_inst/readdata_s_reg[31]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDCE (Hold_fdce_C_D)         0.092     1.257    dds1_offset/U0/wb_add_const_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.190ns (42.421%)  route 0.258ns (57.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.565     0.906    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.258     1.304    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[6]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.049     1.353 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.353    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X9Y49          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.835     1.205    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/wb_nco_inst/readdata_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.233%)  route 0.263ns (55.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.565     0.906    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y50         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.164     1.070 r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[27]/Q
                         net (fo=2, routed)           0.263     1.333    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s[27]
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.378 r  dds1_nco_counter/U0/wb_nco_inst/readdata_s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.378    dds1_nco_counter/U0/wb_nco_inst/p_0_in[27]
    SLICE_X10Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/readdata_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.835     1.205    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/readdata_s_reg[27]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    dds1_nco_counter/U0/wb_nco_inst/readdata_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.191     1.262    processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.893     1.263    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.584     0.925    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.119     1.171    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y40          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.850     1.220    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.567     0.908    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.143     1.192    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y47          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.835     1.205    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y55    dds2_ampl/U0/add_constHandComm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y55    dds2_ampl/U0/add_constHandComm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X8Y56    dds2_ampl/U0/add_constHandComm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X8Y56    dds2_ampl/U0/add_constHandComm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y56    dds2_ampl/U0/add_constHandComm/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y57    dds2_ampl/U0/add_constHandComm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y57    dds2_ampl/U0/add_constHandComm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y57    dds2_ampl/U0/add_constHandComm/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y57    dds2_ampl/U0/add_constHandComm/axi_bvalid_reg/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X10Y40   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.478ns (8.801%)  route 4.953ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.953     8.420    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y56         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y56         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[12]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y56         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.478ns (8.801%)  route 4.953ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.953     8.420    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y56         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y56         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[13]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y56         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.779ns (13.760%)  route 4.882ns (86.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         2.746     6.213    dds1_nco_counter/U0/nco_inst1/ref_rst_i
    SLICE_X19Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.514 r  dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.137     8.650    dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.500    12.412    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[0]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    11.858    dds1_nco_counter/U0/nco_inst1/counter_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.779ns (13.760%)  route 4.882ns (86.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         2.746     6.213    dds1_nco_counter/U0/nco_inst1/ref_rst_i
    SLICE_X19Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.514 r  dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.137     8.650    dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.500    12.412    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[1]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    11.858    dds1_nco_counter/U0/nco_inst1/counter_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.779ns (13.760%)  route 4.882ns (86.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         2.746     6.213    dds1_nco_counter/U0/nco_inst1/ref_rst_i
    SLICE_X19Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.514 r  dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.137     8.650    dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.500    12.412    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[2]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    11.858    dds1_nco_counter/U0/nco_inst1/counter_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/counter_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.779ns (13.760%)  route 4.882ns (86.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         2.746     6.213    dds1_nco_counter/U0/nco_inst1/ref_rst_i
    SLICE_X19Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.514 r  dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.137     8.650    dds1_nco_counter/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.500    12.412    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X21Y47         FDRE                                         r  dds1_nco_counter/U0/nco_inst1/counter_s_reg[3]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    11.858    dds1_nco_counter/U0/nco_inst1/counter_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.478ns (9.031%)  route 4.815ns (90.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.815     8.282    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[10]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.478ns (9.031%)  route 4.815ns (90.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.815     8.282    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[11]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.478ns (9.031%)  route 4.815ns (90.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.815     8.282    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[8]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/add_constLogic/data_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.478ns (9.031%)  route 4.815ns (90.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.815     8.282    dds1_offset/U0/add_constLogic/data_rst_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         1.490    12.402    dds1_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y55         FDRE                                         r  dds1_offset/U0/add_constLogic/data_s_reg[9]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.701    11.576    dds1_offset/U0/add_constLogic/data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  3.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.184ns (11.281%)  route 1.447ns (88.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.562     0.903    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y51         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[31]/Q
                         net (fo=2, routed)           0.734     1.778    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s[31]
    SLICE_X17Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.821 r  dds1_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[31]_srl2_i_1/O
                         net (fo=1, routed)           0.713     2.534    dds1_nco_counter/U0/nco_inst1/cpt_step_mux_s[31]
    SLICE_X16Y51         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X16Y51         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X16Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.218    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.246ns (15.008%)  route 1.393ns (84.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.563     0.904    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X8Y59          FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.148     1.052 r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[4]/Q
                         net (fo=2, routed)           0.838     1.889    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s[4]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.987 r  dds1_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           0.556     2.543    dds1_nco_counter/U0/nco_inst1/cpt_step_mux_s[4]
    SLICE_X20Y48         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y48         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.219    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.207ns (13.131%)  route 1.369ns (86.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.567     0.908    dds2_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y48         FDSE                                         r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDSE (Prop_fdse_C_Q)         0.164     1.072 r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[21]/Q
                         net (fo=2, routed)           0.748     1.819    dds2_nco_counter/U0/wb_nco_inst/cpt_step_s[21]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.043     1.862 r  dds2_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[21]_srl2_i_1/O
                         net (fo=1, routed)           0.622     2.484    dds2_nco_counter/U0/nco_inst1/cpt_step_mux_s[21]
    SLICE_X12Y49         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.835     1.981    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/CLK
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     2.155    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.209ns (12.677%)  route 1.440ns (87.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.561     0.902    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDSE (Prop_fdse_C_Q)         0.164     1.066 r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[14]/Q
                         net (fo=2, routed)           0.641     1.707    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s[14]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  dds1_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[14]_srl2_i_1/O
                         net (fo=1, routed)           0.798     2.550    dds1_nco_counter/U0/nco_inst1/cpt_step_mux_s[14]
    SLICE_X20Y50         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.830     1.976    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.210    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.226ns (13.636%)  route 1.431ns (86.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.561     0.902    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[6]/Q
                         net (fo=2, routed)           0.798     1.827    dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg_n_0_[6]
    SLICE_X20Y53         LUT3 (Prop_lut3_I0_O)        0.098     1.925 r  dds1_nco_counter/U0/wb_nco_inst/cpt_off2_s_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           0.634     2.559    dds1_nco_counter/U0/nco_inst1/cpt_off_mux_s[6]
    SLICE_X20Y52         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.830     1.976    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y52         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.210    dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.207ns (12.487%)  route 1.451ns (87.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.567     0.908    dds2_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[23]/Q
                         net (fo=2, routed)           0.907     1.979    dds2_nco_counter/U0/wb_nco_inst/cpt_step_s[23]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.043     2.022 r  dds2_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.544     2.565    dds2_nco_counter/U0/nco_inst1/cpt_step_mux_s[23]
    SLICE_X12Y49         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.835     1.981    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/CLK
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.110     2.216    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.209ns (13.186%)  route 1.376ns (86.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.561     0.902    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y49         FDSE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDSE (Prop_fdse_C_Q)         0.164     1.066 r  dds1_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[0]/Q
                         net (fo=2, routed)           0.681     1.746    dds1_nco_counter/U0/wb_nco_inst/cpt_step_s[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  dds1_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.695     2.487    dds1_nco_counter/U0/nco_inst1/cpt_step_mux_s[0]
    SLICE_X20Y48         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.831     1.977    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y48         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.029     2.131    dds1_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.226ns (14.030%)  route 1.385ns (85.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.565     0.906    dds2_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[9]/Q
                         net (fo=2, routed)           0.787     1.821    dds2_nco_counter/U0/wb_nco_inst/cpt_step_s[9]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.919 r  dds2_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[9]_srl2_i_1/O
                         net (fo=1, routed)           0.598     2.516    dds2_nco_counter/U0/nco_inst1/cpt_step_mux_s[9]
    SLICE_X12Y47         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.835     1.981    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y47         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/CLK
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     2.147    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.226ns (13.584%)  route 1.438ns (86.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.564     0.905    dds1_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y48         FDRE                                         r  dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg[2]/Q
                         net (fo=2, routed)           0.984     2.016    dds1_nco_counter/U0/wb_nco_inst/cpt_off_s_reg_n_0_[2]
    SLICE_X20Y53         LUT3 (Prop_lut3_I0_O)        0.098     2.114 r  dds1_nco_counter/U0/wb_nco_inst/cpt_off2_s_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           0.454     2.568    dds1_nco_counter/U0/nco_inst1/cpt_off_mux_s[2]
    SLICE_X20Y52         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.830     1.976    dds1_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X20Y52         SRL16E                                       r  dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.195    dds1_nco_counter/U0/nco_inst1/cpt_off2_s_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.564     0.905    dds2_nco_counter/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  dds2_nco_counter/U0/wb_nco_inst/cpt_step_s_reg[24]/Q
                         net (fo=2, routed)           0.758     1.803    dds2_nco_counter/U0/wb_nco_inst/cpt_step_s[24]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  dds2_nco_counter/U0/wb_nco_inst/cpt_inc2_s_reg[24]_srl2_i_1/O
                         net (fo=1, routed)           0.732     2.581    dds2_nco_counter/U0/nco_inst1/cpt_step_mux_s[24]
    SLICE_X12Y50         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=505, routed)         0.834     1.980    dds2_nco_counter/U0/nco_inst1/ref_clk_i
    SLICE_X12Y50         SRL16E                                       r  dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/CLK
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.207    dds2_nco_counter/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.478ns (9.208%)  route 4.713ns (90.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.713     8.180    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y54         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.582    10.098    dds2_phase/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X13Y56         FDCE (Recov_fdce_C_CLR)     -0.582    10.098    dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X13Y56         FDCE (Recov_fdce_C_CLR)     -0.582    10.098    dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X13Y56         FDCE (Recov_fdce_C_CLR)     -0.582    10.098    dds2_ampl/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.538    10.142    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.538    10.142    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[6]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.538    10.142    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.496    10.184    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[10]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.496    10.184    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.478ns (9.743%)  route 4.428ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478     3.467 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         4.428     7.895    dds2_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y56         FDCE                                         f  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        1.497    10.689    dds2_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y56         FDCE                                         r  dds2_ampl/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.496    10.184    dds2_ampl/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/readdata_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.148ns (13.484%)  route 0.950ns (86.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         0.950     2.004    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y53         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y53         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[13]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y53         FDCE (Remov_fdce_C_CLR)     -0.121     1.050    dds2_phase/U0/wb_add_const_inst/readdata_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/readdata_s_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.148ns (13.484%)  route 0.950ns (86.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         0.950     2.004    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y53         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y53         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[14]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y53         FDCE (Remov_fdce_C_CLR)     -0.121     1.050    dds2_phase/U0/wb_add_const_inst/readdata_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.148ns (12.562%)  route 1.030ns (87.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.030     2.085    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y54         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y54         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.121     1.050    dds2_phase/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.148ns (12.562%)  route 1.030ns (87.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.030     2.085    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y54         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y54         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.121     1.050    dds2_phase/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/offset_s_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.148ns (12.562%)  route 1.030ns (87.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.030     2.085    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X17Y54         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/offset_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X17Y54         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/offset_s_reg[14]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.025    dds2_phase/U0/wb_add_const_inst/offset_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_phase/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.148ns (12.562%)  route 1.030ns (87.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.030     2.085    dds2_phase/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X17Y54         FDCE                                         f  dds2_phase/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.830     1.200    dds2_phase/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X17Y54         FDCE                                         r  dds2_phase/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.025    dds2_phase/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.148ns (11.100%)  route 1.185ns (88.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.185     2.240    dds2_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y58         FDCE                                         f  dds2_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.829     1.199    dds2_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y58         FDCE                                         r  dds2_offset/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X16Y58         FDCE (Remov_fdce_C_CLR)     -0.121     1.049    dds2_offset/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_offset/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.148ns (11.100%)  route 1.185ns (88.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.185     2.240    dds2_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y58         FDCE                                         f  dds2_offset/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.829     1.199    dds2_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y58         FDCE                                         r  dds2_offset/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X16Y58         FDCE (Remov_fdce_C_CLR)     -0.121     1.049    dds2_offset/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.148ns (11.100%)  route 1.185ns (88.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.185     2.240    dds2_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y58         FDCE                                         f  dds2_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.829     1.199    dds2_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y58         FDCE                                         r  dds2_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X16Y58         FDCE (Remov_fdce_C_CLR)     -0.121     1.049    dds2_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds2_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.148ns (11.100%)  route 1.185ns (88.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y43         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=533, routed)         1.185     2.240    dds2_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y58         FDCE                                         f  dds2_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1181, routed)        0.829     1.199    dds2_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y58         FDCE                                         r  dds2_offset/U0/wb_add_const_inst/offset_s_reg[4]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X16Y58         FDCE (Remov_fdce_C_CLR)     -0.121     1.049    dds2_offset/U0/wb_add_const_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.191    





