Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 13:40:17 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RunningBlock_control_sets_placed.rpt
| Design       : RunningBlock
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             248 |           65 |
| Yes          | No                    | No                     |             123 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  pulse_BUFG    |                                    |                                     |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | spi_master_0/busy1                 | spi_master_0/clk_toggles[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_4_BUFG    |                                    |                                     |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | spi_master_0/rx_data[11]_i_1_n_0   |                                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | spi_master_0/rx_buffer[11]_i_1_n_0 |                                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG |                                    |                                     |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG |                                    | spi_master_0/assert_data            |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG |                                    | u4/pulse                            |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                                    | u_clk50mhz/pulse_0                  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                                    | u100/pulse                          |                8 |             31 |         3.88 |
|  pulse_BUFG    |                                    | vcount                              |                9 |             31 |         3.44 |
|  clk_100_BUFG  |                                    | rotate1[0]_i_1_n_0                  |                8 |             32 |         4.00 |
|  clk_100_BUFG  |                                    | rotate2[0]_i_1_n_0                  |                8 |             32 |         4.00 |
|  clk_100_BUFG  |                                    | rotate3[0]_i_1_n_0                  |                8 |             32 |         4.00 |
|  clk_4_BUFG    | spi_master_0/sel                   | clear                               |                8 |             32 |         4.00 |
|  pulse_BUFG    | vcount                             | vcount[31]_i_1_n_0                  |                9 |             32 |         3.56 |
|  clk_100_BUFG  | motor_reg_n_0_[1]                  |                                     |               14 |             36 |         2.57 |
|  clk_100_BUFG  | motor_reg_n_0_[0]                  |                                     |               13 |             36 |         2.77 |
|  clk_100_BUFG  | p_0_in                             |                                     |               15 |             36 |         2.40 |
+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+


