

================================================================
== Vivado HLS Report for 'meanFilterInTime'
================================================================
* Date:           Thu Jun 15 12:11:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|   14|   14| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    252|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    194|
|Register         |        -|      -|     303|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     303|    446|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |aux_array_V_U  |meanFilterInTime_bkb  |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_Val2_i_fu_137_p2  |     +    |      0|  0|  33|          33|          33|
    |tmp1_fu_101_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp2_fu_107_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp3_fu_131_p2      |     +    |      0|  0|  33|          33|          33|
    |tmp4_fu_119_p2      |     +    |      0|  0|  33|          33|          33|
    |tmp5_fu_125_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp_fu_113_p2       |     +    |      0|  0|  33|          33|          33|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 252|         231|         231|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  62|         15|    1|         15|
    |aux_array_V_address0  |  41|          8|    3|         24|
    |aux_array_V_address1  |  44|          9|    3|         27|
    |aux_array_V_d1        |  47|         10|   32|        320|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 194|         42|   39|        386|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |aux_array_V_load_1_reg_175  |  32|   0|   32|          0|
    |aux_array_V_load_2_reg_181  |  32|   0|   32|          0|
    |aux_array_V_load_3_reg_187  |  32|   0|   32|          0|
    |aux_array_V_load_4_reg_193  |  32|   0|   32|          0|
    |aux_array_V_load_5_reg_199  |  32|   0|   32|          0|
    |aux_array_V_load_6_reg_163  |  32|   0|   32|          0|
    |aux_array_V_load_reg_169    |  32|   0|   32|          0|
    |reset_read_reg_153          |   1|   0|    1|          0|
    |x_V_read_reg_157            |  32|   0|   32|          0|
    |y_0_V_write_assign_reg_205  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 303|   0|  303|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_start   |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_done    | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_idle    | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_ready   | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_return  | out |   32| ap_ctrl_hs | meanFilterInTime | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|x_V        |  in |   32|   ap_none  |        x_V       |    scalar    |
|reset      |  in |    1|   ap_none  |       reset      |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

