<stg><name>ocnn6_final_layer_output_reconstruction_streaming</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="50" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %full_cubic_output_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %full_cubic_output

]]></Node>
<StgValue><ssdm name="full_cubic_output_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %full_cubic_output_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
entry:6 %sext_ln600 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln600"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:7 %gmem_output_addr = getelementptr i32 %gmem_output, i64 %sext_ln600

]]></Node>
<StgValue><ssdm name="gmem_output_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:9 %store_ln600 = store i24 0, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %full_cubic_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_pipeline_streams_8, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 10485760, void @empty_10, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 256, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr, i64 10485760

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln600 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i24 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc:1 %icmp_ln600 = icmp_eq  i24 %i_2, i24 10485760

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc:2 %add_ln600 = add i24 %i_2, i24 1

]]></Node>
<StgValue><ssdm name="add_ln600"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln600 = br i1 %icmp_ln600, void %for.inc.split, void %RECONSTRUCT_FROM_STREAM

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln600 = store i24 %add_ln600, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln601 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln601"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln600 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10485760, i64 10485760, i64 10485760

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln600"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln600 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln600"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:3 %write_ln602 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln602"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln600 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:0 %v = alloca i32 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:1 %empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
RECONSTRUCT_FROM_STREAM:2 %store_ln609 = store i14 0, i14 %v

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:1 %empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:1 %empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:1 %empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FROM_STREAM:1 %empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
RECONSTRUCT_FROM_STREAM:3 %br_ln609 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body4:0 %v_1 = load i14 %v

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body4:1 %icmp_ln609 = icmp_eq  i14 %v_1, i14 10000

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body4:2 %v_2 = add i14 %v_1, i14 1

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln609 = br i1 %icmp_ln609, void %for.body4.split, void %for.end31

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:0 %specpipeline_ln610 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln610"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.split:1 %speclooptripcount_ln609 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10000, i64 5000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln609"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:2 %specloopname_ln609 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln609"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body4.split:3 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %layer_pipeline_streams_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.split:4 %br_ln613 = br i1 %tmp, void %for.end31, void %PLACE_FEATURES

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:79 %store_ln609 = store i14 %v_2, i14 %v

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1085" op_0_bw="1085" op_1_bw="1085" op_2_bw="0">
<![CDATA[
PLACE_FEATURES:0 %layer_pipeline_streams_8_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %layer_pipeline_streams_8

]]></Node>
<StgValue><ssdm name="layer_pipeline_streams_8_read"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:1 %output_voxel_features = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 1, i32 32

]]></Node>
<StgValue><ssdm name="output_voxel_features"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:2 %output_voxel_features_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 33, i32 64

]]></Node>
<StgValue><ssdm name="output_voxel_features_9"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:3 %trunc_ln615_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 65, i32 96

]]></Node>
<StgValue><ssdm name="trunc_ln615_3"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:4 %trunc_ln615_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 97, i32 128

]]></Node>
<StgValue><ssdm name="trunc_ln615_4"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:5 %trunc_ln615_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 129, i32 160

]]></Node>
<StgValue><ssdm name="trunc_ln615_5"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:6 %trunc_ln615_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 161, i32 192

]]></Node>
<StgValue><ssdm name="trunc_ln615_6"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:7 %trunc_ln615_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 193, i32 224

]]></Node>
<StgValue><ssdm name="trunc_ln615_7"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:8 %trunc_ln615_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 225, i32 256

]]></Node>
<StgValue><ssdm name="trunc_ln615_8"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:9 %trunc_ln615_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 257, i32 288

]]></Node>
<StgValue><ssdm name="trunc_ln615_9"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:10 %trunc_ln615_s = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 289, i32 320

]]></Node>
<StgValue><ssdm name="trunc_ln615_s"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:11 %trunc_ln615_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 321, i32 352

]]></Node>
<StgValue><ssdm name="trunc_ln615_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:12 %trunc_ln615_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 353, i32 384

]]></Node>
<StgValue><ssdm name="trunc_ln615_2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:13 %trunc_ln615_10 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 385, i32 416

]]></Node>
<StgValue><ssdm name="trunc_ln615_10"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:14 %trunc_ln615_11 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 417, i32 448

]]></Node>
<StgValue><ssdm name="trunc_ln615_11"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:15 %trunc_ln615_12 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 449, i32 480

]]></Node>
<StgValue><ssdm name="trunc_ln615_12"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:16 %trunc_ln615_13 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 481, i32 512

]]></Node>
<StgValue><ssdm name="trunc_ln615_13"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:17 %trunc_ln615_14 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 513, i32 544

]]></Node>
<StgValue><ssdm name="trunc_ln615_14"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:18 %trunc_ln615_15 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 545, i32 576

]]></Node>
<StgValue><ssdm name="trunc_ln615_15"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:19 %trunc_ln615_16 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 577, i32 608

]]></Node>
<StgValue><ssdm name="trunc_ln615_16"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:20 %trunc_ln615_17 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 609, i32 640

]]></Node>
<StgValue><ssdm name="trunc_ln615_17"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:21 %trunc_ln615_18 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 641, i32 672

]]></Node>
<StgValue><ssdm name="trunc_ln615_18"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:22 %trunc_ln615_19 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 673, i32 704

]]></Node>
<StgValue><ssdm name="trunc_ln615_19"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:23 %trunc_ln615_20 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 705, i32 736

]]></Node>
<StgValue><ssdm name="trunc_ln615_20"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:24 %trunc_ln615_21 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 737, i32 768

]]></Node>
<StgValue><ssdm name="trunc_ln615_21"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:25 %trunc_ln615_22 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 769, i32 800

]]></Node>
<StgValue><ssdm name="trunc_ln615_22"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:26 %trunc_ln615_23 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 801, i32 832

]]></Node>
<StgValue><ssdm name="trunc_ln615_23"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:27 %trunc_ln615_24 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 833, i32 864

]]></Node>
<StgValue><ssdm name="trunc_ln615_24"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:28 %trunc_ln615_25 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 865, i32 896

]]></Node>
<StgValue><ssdm name="trunc_ln615_25"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:29 %trunc_ln615_26 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 897, i32 928

]]></Node>
<StgValue><ssdm name="trunc_ln615_26"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:30 %trunc_ln615_27 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 929, i32 960

]]></Node>
<StgValue><ssdm name="trunc_ln615_27"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:31 %trunc_ln615_28 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 961, i32 992

]]></Node>
<StgValue><ssdm name="trunc_ln615_28"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:32 %trunc_ln615_29 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 993, i32 1024

]]></Node>
<StgValue><ssdm name="trunc_ln615_29"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:33 %tmp_644 = partselect i18 @_ssdm_op_PartSelect.i18.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 1025, i32 1042

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
PLACE_FEATURES:34 %tmp_645 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp_644, i5 0

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="23">
<![CDATA[
PLACE_FEATURES:35 %p_shl = zext i23 %tmp_645

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
PLACE_FEATURES:36 %tmp_646 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp_644, i3 0

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="21">
<![CDATA[
PLACE_FEATURES:37 %p_shl6 = zext i21 %tmp_646

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
PLACE_FEATURES:38 %full_cubic_addr = add i24 %p_shl, i24 %p_shl6

]]></Node>
<StgValue><ssdm name="full_cubic_addr"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
PLACE_FEATURES:39 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %full_cubic_addr, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="26">
<![CDATA[
PLACE_FEATURES:40 %zext_ln628 = zext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PLACE_FEATURES:41 %add_ln628 = add i64 %full_cubic_output_1, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="add_ln628"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PLACE_FEATURES:42 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln628, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="62">
<![CDATA[
PLACE_FEATURES:43 %sext_ln626 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln626"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PLACE_FEATURES:44 %gmem_output_addr_1 = getelementptr i32 %gmem_output, i64 %sext_ln626

]]></Node>
<StgValue><ssdm name="gmem_output_addr_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:45 %empty_299 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr_1, i64 32

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:46 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %output_voxel_features, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:47 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %output_voxel_features_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:48 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:49 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:50 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:51 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:52 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:53 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:54 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:55 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_s, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:56 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:57 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:58 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:59 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:60 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:61 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:62 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:63 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:64 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:65 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:66 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_18, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:67 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:68 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_20, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="160" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:69 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="161" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:70 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_22, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="162" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:71 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_23, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="163" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:72 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_24, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:73 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_25, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="165" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:74 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_26, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="166" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:75 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_27, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="167" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:76 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_28, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="168" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
PLACE_FEATURES:77 %write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln626"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="169" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:78 %empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="170" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:78 %empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="171" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:78 %empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="172" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:78 %empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="173" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PLACE_FEATURES:78 %empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="174" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
PLACE_FEATURES:80 %br_ln609 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="175" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
for.end31:0 %ret_ln635 = ret

]]></Node>
<StgValue><ssdm name="ret_ln635"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
