<stg><name>CONV</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([10000 x i8]* %input_img, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %bias_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bias)

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %kernel_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_offset)

]]></Node>
<StgValue><ssdm name="kernel_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
:3  %IBRAM = alloca [10000 x i8], align 1

]]></Node>
<StgValue><ssdm name="IBRAM"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:4  %OBRAM = alloca [9604 x i8], align 16

]]></Node>
<StgValue><ssdm name="OBRAM"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
:5  %WBRAM = alloca [9 x i8], align 1

]]></Node>
<StgValue><ssdm name="WBRAM"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader14:0  %indvar_flatten = phi i14 [ 0, %0 ], [ %indvar_flatten_next, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader14:1  %i = phi i7 [ 0, %0 ], [ %tmp_3_mid2_v_v, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader14:2  %j = phi i7 [ 0, %0 ], [ %j_2, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14:3  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6384

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14:4  %indvar_flatten_next = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:5  br i1 %exitcond_flatten, label %.preheader13.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader14.preheader:0  %i_2 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader14.preheader:1  %exitcond1 = icmp eq i7 %j, -28

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader14.preheader:2  %j_mid2 = select i1 %exitcond1, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader14.preheader:3  %tmp_3_mid2_v_v = select i1 %exitcond1, i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="tmp_3_mid2_v_v"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader14.preheader:20  %j_2 = add i7 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="7">
<![CDATA[
.preheader14.preheader:4  %tmp_3_mid2_v = zext i7 %tmp_3_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp_3_mid2_v"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14.preheader:5  %tmp_3_mid2 = mul i14 %tmp_3_mid2_v, 100

]]></Node>
<StgValue><ssdm name="tmp_3_mid2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="7">
<![CDATA[
.preheader14.preheader:6  %tmp_4_mid2_cast = zext i7 %tmp_3_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14.preheader:7  %tmp_3 = mul i14 %tmp_4_mid2_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="7">
<![CDATA[
.preheader14.preheader:10  %tmp_9_cast = zext i7 %j_mid2 to i14

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14.preheader:11  %tmp_s = add i14 %tmp_9_cast, %tmp_3_mid2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="14">
<![CDATA[
.preheader14.preheader:12  %tmp_1 = zext i14 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:13  %input_img_addr = getelementptr [10000 x i8]* %input_img, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="14">
<![CDATA[
.preheader14.preheader:14  %input_img_load = load i8* %input_img_addr, align 1

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14.preheader:15  %tmp_4 = add i14 %tmp_3, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14.preheader:8  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader14.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="14">
<![CDATA[
.preheader14.preheader:14  %input_img_load = load i8* %input_img_addr, align 1

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="14">
<![CDATA[
.preheader14.preheader:16  %tmp_4_cast = zext i14 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:17  %IBRAM_addr = getelementptr [10000 x i8]* %IBRAM, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="IBRAM_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.preheader14.preheader:18  store i8 %input_img_load, i8* %IBRAM_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader14.preheader:19  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:21  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="8">
<![CDATA[
.preheader13.preheader:0  %tmp = trunc i8 %kernel_offset_read to i6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:0  %indvar_flatten6 = phi i4 [ 0, %.preheader13.preheader ], [ %indvar_flatten_next7, %.preheader13 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader12:1  %m = phi i2 [ 0, %.preheader13.preheader ], [ %tmp_7_mid2_v, %.preheader13 ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader12:2  %n = phi i2 [ 0, %.preheader13.preheader ], [ %n_2, %.preheader13 ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="2">
<![CDATA[
.preheader12:3  %tmp_5_cast7 = zext i2 %m to i5

]]></Node>
<StgValue><ssdm name="tmp_5_cast7"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12:4  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="4">
<![CDATA[
.preheader12:5  %p_shl_cast = zext i4 %p_shl to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:6  %tmp_6 = sub i5 %p_shl_cast, %tmp_5_cast7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:7  %exitcond_flatten8 = icmp eq i4 %indvar_flatten6, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:8  %indvar_flatten_next7 = add i4 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:9  br i1 %exitcond_flatten8, label %.preheader9.preheader, label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:0  %m_2 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:1  %exitcond2 = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:2  %n_mid2 = select i1 %exitcond2, i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:3  %tmp_5_cast7_mid1 = zext i2 %m_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_5_cast7_mid1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:4  %p_shl_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="4">
<![CDATA[
.preheader13:5  %p_shl_cast_mid1 = zext i4 %p_shl_mid1 to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:6  %tmp_6_mid1 = sub i5 %p_shl_cast_mid1, %tmp_5_cast7_mid1

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:7  %tmp_6_mid2 = select i1 %exitcond2, i5 %tmp_6_mid1, i5 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_mid2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:8  %tmp_7_mid2_v = select i1 %exitcond2, i2 %m_2, i2 %m

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_v"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:15  %tmp_11_cast = zext i2 %n_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:16  %tmp_8 = add i5 %tmp_11_cast, %tmp_6_mid2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="5">
<![CDATA[
.preheader13:17  %tmp_13_cast = sext i5 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader13:18  %sum = add i6 %tmp, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
.preheader13:19  %sum_cast = zext i6 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:20  %kernel_addr = getelementptr [27 x i8]* %kernel, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
.preheader13:21  %kernel_load = load i8* %kernel_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:27  %n_2 = add i2 %n_mid2, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:9  %tmp_7_mid2_cast = zext i2 %tmp_7_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:10  %tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_7_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="4">
<![CDATA[
.preheader13:11  %p_shl1_cast = zext i4 %tmp_7 to i5

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:12  %tmp_2 = sub i5 %p_shl1_cast, %tmp_7_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13:13  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
.preheader13:21  %kernel_load = load i8* %kernel_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:22  %tmp_10 = add i5 %tmp_2, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
.preheader13:23  %tmp_30_cast = sext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:24  %WBRAM_addr = getelementptr [9 x i8]* %WBRAM, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="WBRAM_addr"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader13:25  store i8 %kernel_load, i8* %WBRAM_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader13:26  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader13:28  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader9:0  %indvar_flatten1 = phi i17 [ %indvar_flatten_next3, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader9:2  %indvar_flatten2 = phi i16 [ %indvar_flatten_next2, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader9:4  %indvar_flatten3 = phi i14 [ %indvar_flatten_next1, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader9:6  %j_1 = phi i7 [ %j_3, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9:20  %exitcond_flatten3 = icmp eq i17 %indvar_flatten1, -44636

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9:21  %indvar_flatten_next3 = add i17 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:1  %exitcond_flatten1 = icmp eq i16 %indvar_flatten2, 28812

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:20  %not_exitcond_flatten = xor i1 %exitcond_flatten1, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:21  %exitcond3 = icmp eq i7 %j_1, -30

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:22  %exitcond1_mid = and i1 %exitcond3, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:23  %exitcond_flatten2 = icmp eq i14 %indvar_flatten3, -6780

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:24  %exitcond_flatten15_m = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten15_m"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:26  %tmp_32 = or i1 %exitcond_flatten15_m, %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:41  %exitcond_flatten15_n = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten15_n"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:42  %not_exitcond_flatten_1 = or i1 %exitcond_flatten1, %exitcond_flatten15_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:43  %exitcond1_mid1 = and i1 %exitcond1_mid, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond1_mid1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:45  %tmp_34 = or i1 %exitcond1_mid1, %exitcond_flatten15_m

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:46  %tmp_35 = or i1 %tmp_34, %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:47  %j_1_mid2 = select i1 %tmp_35, i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:76  %j_3 = add i7 %j_1_mid2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:77  %indvar_flatten13_op = add i14 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.loopexit:78  %indvar_flatten_next1 = select i1 %tmp_32, i14 1, i14 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:79  %indvar_flatten34_op = add i16 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34_op"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit:80  %indvar_flatten_next2 = select i1 %exitcond_flatten1, i16 1, i16 %indvar_flatten34_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader9:1  %m_1 = phi i2 [ %tmp_8_cast_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader9:3  %n_1 = phi i2 [ %tmp_17_cast_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader9:5  %i_1 = phi i7 [ %i_1_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="2">
<![CDATA[
.preheader9:7  %tmp_8_cast = zext i2 %m_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="2">
<![CDATA[
.preheader9:8  %tmp_8_cast1 = zext i2 %m_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_8_cast1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader9:9  %tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="4">
<![CDATA[
.preheader9:10  %p_shl2_cast = zext i4 %tmp_11 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:11  %tmp_14 = sub i5 %p_shl2_cast, %tmp_8_cast1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="5">
<![CDATA[
.preheader9:12  %tmp_32_cast = sext i5 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="2">
<![CDATA[
.preheader9:13  %tmp_16_cast = zext i2 %n_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9:14  %tmp_16 = add i6 %tmp_32_cast, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:15  %tmp_17 = or i2 %n_1, %m_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:16  %tmp_18 = icmp eq i2 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="7">
<![CDATA[
.preheader9:17  %tmp_22_cast3 = zext i7 %i_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_22_cast3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:18  %tmp_19 = add i7 %i_1, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9:19  %tmp_20 = mul i14 %tmp_22_cast3, 98

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:22  br i1 %exitcond_flatten3, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:0  %m_3 = add i2 %m_1, 1

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:2  %n_1_mid = select i1 %exitcond_flatten1, i2 0, i2 %n_1

]]></Node>
<StgValue><ssdm name="n_1_mid"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_8_cast_mid2 = select i1 %exitcond_flatten1, i2 %m_3, i2 %m_1

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="2">
<![CDATA[
.loopexit:4  %tmp_8_cast_mid2_cast = zext i2 %tmp_8_cast_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2_cast"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="2">
<![CDATA[
.loopexit:6  %tmp_8_mid1_cast1 = zext i2 %m_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_mid1_cast1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:19  %tmp_20_mid = select i1 %exitcond_flatten1, i7 %tmp_8_mid1_cast1, i7 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20_mid"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:25  %n_3 = add i2 %n_1_mid, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:27  %i_1_mid = select i1 %tmp_32, i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_mid"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:28  %tmp_17_cast_mid2 = select i1 %exitcond_flatten15_m, i2 %n_3, i2 %n_1_mid

]]></Node>
<StgValue><ssdm name="tmp_17_cast_mid2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:39  %tmp_20_mid4 = select i1 %exitcond_flatten15_m, i7 %tmp_8_cast_mid2_cast, i7 %tmp_20_mid

]]></Node>
<StgValue><ssdm name="tmp_20_mid4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond1_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.loopexit:40  %tmp_21_mid = select i1 %tmp_32, i14 0, i14 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21_mid"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:44  %i_3 = add i7 %i_1_mid, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond1_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="7">
<![CDATA[
.loopexit:48  %tmp_22_cast3_mid1 = zext i7 %i_3 to i14

]]></Node>
<StgValue><ssdm name="tmp_22_cast3_mid1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond1_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:49  %tmp_19_mid1 = add i7 %i_3, %tmp_8_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_19_mid1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:50  %tmp_20_mid2 = select i1 %exitcond1_mid1, i7 %tmp_19_mid1, i7 %tmp_20_mid4

]]></Node>
<StgValue><ssdm name="tmp_20_mid2"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond1_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:53  %tmp_21_mid1 = mul i14 %tmp_22_cast3_mid1, 98

]]></Node>
<StgValue><ssdm name="tmp_21_mid1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.loopexit:54  %tmp_21_mid2 = select i1 %exitcond1_mid1, i14 %tmp_21_mid1, i14 %tmp_21_mid

]]></Node>
<StgValue><ssdm name="tmp_21_mid2"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit:55  %i_1_mid2 = select i1 %exitcond1_mid1, i7 %i_3, i7 %i_1_mid

]]></Node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="7">
<![CDATA[
.loopexit:58  %tmp_26_cast2 = zext i7 %j_1_mid2 to i14

]]></Node>
<StgValue><ssdm name="tmp_26_cast2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:68  %tmp_27 = add i14 %tmp_26_cast2, %tmp_21_mid2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:5  %tmp_8_mid1_cast = zext i2 %m_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_8_mid1_cast"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:7  %tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="4">
<![CDATA[
.loopexit:8  %p_shl3_cast = zext i4 %tmp_24 to i5

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:9  %tmp_26 = sub i5 %p_shl3_cast, %tmp_8_mid1_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:10  %tmp_35_cast = sext i5 %tmp_26 to i6

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="2">
<![CDATA[
.loopexit:11  %tmp_8_mid2_cast = zext i2 %tmp_8_cast_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_cast"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:12  %tmp_30 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_8_cast_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="4">
<![CDATA[
.loopexit:13  %p_shl4 = zext i4 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:14  %tmp_31 = sub i64 %p_shl4, %tmp_8_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.loopexit:15  %tmp_19_cast_mid255_v = select i1 %exitcond_flatten1, i6 %tmp_35_cast, i6 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_19_cast_mid255_v"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="6">
<![CDATA[
.loopexit:16  %tmp_19_cast_mid255_v_1 = sext i6 %tmp_19_cast_mid255_v to i64

]]></Node>
<StgValue><ssdm name="tmp_19_cast_mid255_v_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten1" val="1"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:17  %tmp_18_mid = icmp eq i2 %m_3, 0

]]></Node>
<StgValue><ssdm name="tmp_18_mid"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.loopexit:18  %tmp_18_mid3 = select i1 %exitcond_flatten1, i1 %tmp_18_mid, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_18_mid3"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="2">
<![CDATA[
.loopexit:29  %tmp_17_cast_mid2_cas = zext i2 %tmp_17_cast_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_17_cast_mid2_cas"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="2">
<![CDATA[
.loopexit:30  %tmp_16_mid1 = zext i2 %n_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_mid1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:31  %tmp_33 = add i64 %tmp_31, %tmp_16_mid1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:32  %tmp_19_cast_mid2_v = select i1 %exitcond_flatten15_m, i64 %tmp_33, i64 %tmp_19_cast_mid255_v_1

]]></Node>
<StgValue><ssdm name="tmp_19_cast_mid2_v"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:33  %WBRAM_addr_1 = getelementptr [9 x i8]* %WBRAM, i64 0, i64 %tmp_19_cast_mid2_v

]]></Node>
<StgValue><ssdm name="WBRAM_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:34  %WBRAM_load = load i8* %WBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="WBRAM_load"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:36  %tmp_17_mid1 = or i2 %n_3, %tmp_8_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_17_mid1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:37  %tmp_18_mid1 = icmp eq i2 %tmp_17_mid1, 0

]]></Node>
<StgValue><ssdm name="tmp_18_mid1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.loopexit:38  %tmp_18_mid2 = select i1 %exitcond_flatten15_m, i1 %tmp_18_mid1, i1 %tmp_18_mid3

]]></Node>
<StgValue><ssdm name="tmp_18_mid2"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="7">
<![CDATA[
.loopexit:51  %tmp_20_mid2_cast = zext i7 %tmp_20_mid2 to i14

]]></Node>
<StgValue><ssdm name="tmp_20_mid2_cast"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:52  %tmp_36 = mul i14 %tmp_20_mid2_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:59  %tmp_23 = add i7 %j_1_mid2, %tmp_17_cast_mid2_cas

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="7">
<![CDATA[
.loopexit:60  %tmp_24_cast = zext i7 %tmp_23 to i14

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:61  %tmp_37 = add i14 %tmp_36, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="14">
<![CDATA[
.loopexit:62  %tmp_43_cast = zext i14 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:63  %IBRAM_addr_1 = getelementptr [10000 x i8]* %IBRAM, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="IBRAM_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="14">
<![CDATA[
.loopexit:64  %input_pixel = load i8* %IBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_pixel"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="189" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:34  %WBRAM_load = load i8* %WBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="WBRAM_load"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
.loopexit:35  %tmp_19_cast_mid2 = sext i8 %WBRAM_load to i16

]]></Node>
<StgValue><ssdm name="tmp_19_cast_mid2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="14">
<![CDATA[
.loopexit:64  %input_pixel = load i8* %IBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_pixel"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
.loopexit:65  %tmp_29_cast = sext i8 %input_pixel to i16

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:66  %tmp_25 = mul i16 %tmp_29_cast, %tmp_19_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:67  %temp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_25, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="14">
<![CDATA[
.loopexit:69  %tmp_28 = zext i14 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:70  %OBRAM_addr_1 = getelementptr inbounds [9604 x i8]* %OBRAM, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="OBRAM_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_18_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="14">
<![CDATA[
.loopexit:71  %OBRAM_load_1 = load i8* %OBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="OBRAM_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:56  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit:57  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_18_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="14">
<![CDATA[
.loopexit:71  %OBRAM_load_1 = load i8* %OBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name="OBRAM_load_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_18_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:72  %tmp_29 = add i8 %temp, %OBRAM_load_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit:73  %storemerge = select i1 %tmp_18_mid2, i8 %temp, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit:74  store i8 %storemerge, i8* %OBRAM_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:75  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:81  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_21 = trunc i8 %bias_read to i7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i14 [ %k_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:1  %exitcond = icmp eq i14 %k, -6780

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9604, i64 9604, i64 9604)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3  %k_1 = add i14 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_13 = zext i14 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %OBRAM_addr = getelementptr inbounds [9604 x i8]* %OBRAM, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="OBRAM_addr"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="14">
<![CDATA[
:4  %OBRAM_load = load i8* %OBRAM_addr, align 1

]]></Node>
<StgValue><ssdm name="OBRAM_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="14">
<![CDATA[
:4  %OBRAM_load = load i8* %OBRAM_addr, align 1

]]></Node>
<StgValue><ssdm name="OBRAM_load"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="8">
<![CDATA[
:5  %tmp_38 = trunc i8 %OBRAM_load to i7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %x_assign = add i8 %bias_read, %OBRAM_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %x_assign_cast = add i7 %tmp_38, %tmp_21

]]></Node>
<StgValue><ssdm name="x_assign_cast"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_15 = icmp sgt i8 %x_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:9  %x_assign_1 = select i1 %tmp_15, i7 %x_assign_cast, i7 0

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
:10  %x_assign_1_cast = zext i7 %x_assign_1 to i8

]]></Node>
<StgValue><ssdm name="x_assign_1_cast"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_img_addr = getelementptr [9604 x i8]* %output_img, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="output_img_addr"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:12  store i8 %x_assign_1_cast, i8* %output_img_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:13  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
