# hello-world
Just for fun 
## src 
*LIST
* 1  `source insight`
  * that is right
    * ~~~awsome~~~
* 2
* 3
* 4
---
[FPGA4fun](https://www.fpga4fun.com/SDRAM2.html)

![](https://github.com/Bill-Weng/hello-world/blob/testing/src/Chrysanthemum.jpg)
![](https://github.com/Bill-Weng/hello-world/blob/testing/src/block.png)

```c
printf("12344\n");
```
```verilog

module test(
  input clk,
  input din,
  input rst,
  output dout
);

reg [8:0] cnt;

always @(posedge clk or negdge rst) begin

end

endmodule
```
