
*** Running vivado
    with args -log design_1_matmul_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_hls_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Sep 15 23:24:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_matmul_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.305 ; gain = 0.027 ; free physical = 3239 ; free virtual = 10324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/siddharth/Project-Demo/matmul-ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/siddharth/Project-Demo/matmul-ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_hls_0_0
Command: synth_design -top design_1_matmul_hls_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 258441
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2168.551 ; gain = 412.715 ; free physical = 180 ; free virtual = 837
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_matmul_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_hls_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Sep 15 23:27:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_matmul_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.793 ; gain = 19.840 ; free physical = 5463 ; free virtual = 12347
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/siddharth/Project-Demo/matmul-ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/siddharth/Project-Demo/matmul-ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_hls_0_0
Command: synth_design -top design_1_matmul_hls_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5810
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2168.820 ; gain = 411.746 ; free physical = 171 ; free virtual = 2333
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_hls_0_0' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/synth/design_1_matmul_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_A_RAM_2P_BRAM_1R1W' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_A_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_A_RAM_2P_BRAM_1R1W' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_A_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_C_RAM_2P_BRAM_1R1W' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_C_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_C_RAM_2P_BRAM_1R1W' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_C_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_flow_control_loop_pipe_sequential_init' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_flow_control_loop_pipe_sequential_init' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_mul_32s_32s_32_2_1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_mul_32s_32s_32_2_1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_sparsemux_33_4_32_1_1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:127]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_sparsemux_33_4_32_1_1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_control_s_axi' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_control_s_axi' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both__parameterized0' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both__parameterized0' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both__parameterized1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both__parameterized1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_hls_0_0' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/synth/design_1_matmul_hls_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:254]
WARNING: [Synth 8-7129] Port AWADDR[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TLAST[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TLAST[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_C_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_A_RAM_2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2296.758 ; gain = 539.684 ; free physical = 171 ; free virtual = 1479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.633 ; gain = 551.559 ; free physical = 197 ; free virtual = 1436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.633 ; gain = 551.559 ; free physical = 197 ; free virtual = 1436
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2308.633 ; gain = 0.000 ; free physical = 181 ; free virtual = 1056

*** Running vivado
    with args -log design_1_matmul_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_hls_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 16 00:43:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_matmul_hls_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/siddharth/Project-Demo/matmul-ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/siddharth/Project-Demo/matmul-ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_hls_0_0
Command: synth_design -top design_1_matmul_hls_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6673
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2176.703 ; gain = 419.746 ; free physical = 201 ; free virtual = 5526
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_hls_0_0' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/synth/design_1_matmul_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_A_RAM_2P_BRAM_1R1W' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_A_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_A_RAM_2P_BRAM_1R1W' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_A_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_C_RAM_2P_BRAM_1R1W' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_C_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_C_RAM_2P_BRAM_1R1W' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_C_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_flow_control_loop_pipe_sequential_init' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_flow_control_loop_pipe_sequential_init' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_mul_32s_32s_32_2_1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_mul_32s_32s_32_2_1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_sparsemux_33_4_32_1_1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:127]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_sparsemux_33_4_32_1_1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_control_s_axi' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_control_s_axi' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both__parameterized0' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both__parameterized0' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_hls_regslice_both__parameterized1' [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls_regslice_both__parameterized1' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_hls' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_hls_0_0' (0#1) [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/synth/design_1_matmul_hls_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ipshared/a751/hdl/verilog/matmul_hls_control_s_axi.v:254]
WARNING: [Synth 8-7129] Port AWADDR[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TLAST[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TLAST[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_C_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_hls_A_RAM_2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.641 ; gain = 539.684 ; free physical = 235 ; free virtual = 3088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2308.516 ; gain = 551.559 ; free physical = 192 ; free virtual = 3049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2308.516 ; gain = 551.559 ; free physical = 192 ; free virtual = 3049
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2308.516 ; gain = 0.000 ; free physical = 227 ; free virtual = 2766
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/constraints/matmul_hls_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/constraints/matmul_hls_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2453.266 ; gain = 0.000 ; free physical = 183 ; free virtual = 2345
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2453.266 ; gain = 0.000 ; free physical = 173 ; free virtual = 2293
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2453.266 ; gain = 696.309 ; free physical = 171 ; free virtual = 1829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2461.270 ; gain = 704.312 ; free physical = 168 ; free virtual = 1826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2461.270 ; gain = 704.312 ; free physical = 168 ; free virtual = 1828
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_hls_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_hls_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_hls_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_hls_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_hls_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_hls_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_hls_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_hls_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_hls_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_hls_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2461.270 ; gain = 704.312 ; free physical = 173 ; free virtual = 1805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 20    
	   4 Input   32 Bit       Adders := 12    
	   5 Input   32 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               56 Bit    Registers := 4     
	               55 Bit    Registers := 1     
	               32 Bit    Registers := 369   
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 63    
+---Multipliers : 
	              32x32  Multipliers := 32    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 48    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 192   
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 103   
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 82    
	   3 Input    2 Bit        Muxes := 24    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 88    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U41/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U41/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U44/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U44/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U50/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U50/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U48/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U48/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U49/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U49/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U46/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U46/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U51/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U51/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U72/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U72/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U43/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U43/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U69/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U69/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U60/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U60/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U56/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U56/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U47/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U47/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U66/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U66/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U67/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U67/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U59/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U59/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U68/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U68/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U58/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U58/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U62/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U62/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U54/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U54/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U61/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U61/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U57/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U57/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U70/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U70/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U45/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U45/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U71/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U71/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U63/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U63/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U52/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U52/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U64/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U64/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U53/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U53/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U65/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U65/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/buff0_reg.
WARNING: [Synth 8-7129] Port AWADDR[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module matmul_hls_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TLAST[0] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[3] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[47]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[46]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[45]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[44]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[43]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[42]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[41]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[40]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[39]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[38]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[37]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[36]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[35]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[34]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[33]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[32]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[31]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[30]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[29]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[28]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[27]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[26]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[25]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[24]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[23]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[22]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[21]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[20]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[19]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[18]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[17]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[16]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[15]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[47]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[46]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[45]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[44]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[43]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[42]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[41]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[40]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[39]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[38]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[37]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[36]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[35]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[34]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[33]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[32]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[31]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[30]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[29]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[28]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[27]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[26]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[25]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[24]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[23]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[22]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[21]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[20]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[19]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[18]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U41/buff0_reg[17]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[47]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[46]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[45]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[44]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[43]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[42]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[41]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[40]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[39]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[38]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[37]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[36]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[35]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[34]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[33]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[32]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[31]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[30]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[29]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[28]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[27]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[26]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[25]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[24]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[23]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[22]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[21]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[20]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[19]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[18]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[17]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[16]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[15]) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[47]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[46]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U44/buff0_reg[45]__0) is unused and will be removed from module matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2461.270 ; gain = 704.312 ; free physical = 2018 ; free virtual = 4578
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_2_1_U41/tmp_product_6 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U41/tmp_product_6 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_20 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_20 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_16 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_16 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_14 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_14 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_36 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_36 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_2e : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_2e : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_1a : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_1a : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_34 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_34 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_3a : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_3a : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_26 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_26 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_1e : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_1e : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_e : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_e : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_2a : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_2a : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_32 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_32 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_42 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_42 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_3e : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_3e : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U57/tmp_product_38 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U57/tmp_product_38 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U58/tmp_product_18 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U58/tmp_product_18 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U59/tmp_product_0 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U59/tmp_product_0 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U60/tmp_product_28 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U60/tmp_product_28 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U61/tmp_product_30 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U61/tmp_product_30 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U62/tmp_product_12 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U62/tmp_product_12 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U63/tmp_product_a : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U63/tmp_product_a : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U64/tmp_product_24 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U64/tmp_product_24 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U65/tmp_product_8 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U65/tmp_product_8 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U66/tmp_product_3c : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U66/tmp_product_3c : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U67/tmp_product_1c : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U67/tmp_product_1c : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U68/tmp_product_10 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U68/tmp_product_10 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U69/tmp_product_40 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U69/tmp_product_40 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U70/tmp_product_2c : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U70/tmp_product_2c : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U71/tmp_product_22 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U71/tmp_product_22 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U72/tmp_product_c : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U72/tmp_product_c : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U41/tmp_product_7 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U41/tmp_product_7 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_21 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_21 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_17 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_17 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_15 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_15 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_37 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_37 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_2f : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_2f : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_1b : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_1b : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_35 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_35 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_3b : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_3b : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_27 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_27 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_1f : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_1f : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_f : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_f : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_2b : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_2b : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_33 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_33 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_43 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_43 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_3f : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_3f : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U57/tmp_product_39 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U57/tmp_product_39 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U58/tmp_product_19 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U58/tmp_product_19 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U59/tmp_product_3 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U59/tmp_product_3 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U60/tmp_product_29 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U60/tmp_product_29 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U61/tmp_product_31 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U61/tmp_product_31 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U62/tmp_product_13 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U62/tmp_product_13 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U63/tmp_product_b : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U63/tmp_product_b : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U64/tmp_product_25 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U64/tmp_product_25 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U65/tmp_product_9 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U65/tmp_product_9 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U66/tmp_product_3d : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U66/tmp_product_3d : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U67/tmp_product_1d : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U67/tmp_product_1d : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U68/tmp_product_11 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U68/tmp_product_11 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U69/tmp_product_41 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U69/tmp_product_41 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U70/tmp_product_2d : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U70/tmp_product_2d : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U71/tmp_product_23 : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U71/tmp_product_23 : 0 1 : 1904 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U72/tmp_product_d : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U72/tmp_product_d : 0 1 : 1904 4062 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | A_U/ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_U/ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_U/ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2461.270 ; gain = 704.312 ; free physical = 4164 ; free virtual = 7484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 7742 ; free virtual = 12025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | A_U/ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | A_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_U/ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | B_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_U/ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_1_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_2_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_3_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_4_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_5_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_6_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_7_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_8_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_9_U/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_10_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_11_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_12_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_13_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_14_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | C_15_U/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/A_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 8876 ; free virtual = 13425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9166 ; free virtual = 13717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9166 ; free virtual = 13719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9195 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9195 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9195 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9199 ; free virtual = 13728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|matmul_hls  | grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316/trunc_ln52_reg_5065_pp0_iter3_reg_reg[2]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|matmul_hls  | grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316/trunc_ln52_3_reg_5070_pp0_iter3_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   648|
|2     |DSP48E1  |    96|
|4     |LUT1     |     6|
|5     |LUT2     |   861|
|6     |LUT3     |  1819|
|7     |LUT4     |  3388|
|8     |LUT5     |   567|
|9     |LUT6     |  2753|
|10    |MUXF7    |    65|
|11    |MUXF8    |    32|
|12    |RAMB36E1 |    48|
|13    |SRL16E   |     7|
|14    |FDRE     |  9073|
|15    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.473 ; gain = 808.516 ; free physical = 9199 ; free virtual = 13728
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2565.473 ; gain = 663.766 ; free physical = 9195 ; free virtual = 13727
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2565.480 ; gain = 808.516 ; free physical = 9195 ; free virtual = 13727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2565.480 ; gain = 0.000 ; free physical = 9514 ; free virtual = 14046
INFO: [Netlist 29-17] Analyzing 889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.500 ; gain = 0.000 ; free physical = 9507 ; free virtual = 14049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ff43a7f2
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 2621.500 ; gain = 1197.043 ; free physical = 9508 ; free virtual = 14049
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1781.824; main = 1447.974; forked = 371.089
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3627.359; main = 2621.504; forked = 1061.883
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.512 ; gain = 0.000 ; free physical = 9506 ; free virtual = 14050
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1/design_1_matmul_hls_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matmul_hls_0_0, cache-ID = 7932fd868e0690df
INFO: [Coretcl 2-1174] Renamed 93 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.512 ; gain = 0.000 ; free physical = 9473 ; free virtual = 14038
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/design_1_matmul_hls_0_0_synth_1/design_1_matmul_hls_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_matmul_hls_0_0_utilization_synth.rpt -pb design_1_matmul_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 00:45:21 2025...
