###############################################################################
# Created by write_sdc
# Thu Apr 28 13:40:32 2022
###############################################################################
current_design soc_core
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {EXT_IRQ}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOIN_Sys0_S2[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {HCLK}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {HRESETn}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {MSI_Sys0_SS0_S2}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {MSI_Sys0_SS0_S3}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {NMI}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {RsRx_Sys0_SS0_S0}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {RsRx_Sys0_SS0_S1}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMRDATA_Sys0_S1[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SYSTICKCLKDIV[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdi_Sys0_S0[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdi_Sys0_S0[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdi_Sys0_S0[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdi_Sys0_S0[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_i_Sys0_SS0_S4}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_i_Sys0_SS0_S5}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_i_Sys0_SS0_S4}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_i_Sys0_SS0_S5}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOEN_Sys0_S2[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOOUT_Sys0_S2[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPD_Sys0_S2[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {GPIOPU_Sys0_S2[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {MSO_Sys0_SS0_S2}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {MSO_Sys0_SS0_S3}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {RsTx_Sys0_SS0_S0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {RsTx_Sys0_SS0_S1}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SCLK_Sys0_SS0_S2}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SCLK_Sys0_SS0_S3}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMADDR_Sys0_S1[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMCS0_Sys0_S1}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWDATA_Sys0_S1[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWEN_Sys0_S1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWEN_Sys0_S1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWEN_Sys0_S1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SRAMWEN_Sys0_S1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SSn_Sys0_SS0_S2}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {SSn_Sys0_SS0_S3}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fcen_Sys0_S0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdo_Sys0_S0[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdo_Sys0_S0[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdo_Sys0_S0[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdo_Sys0_S0[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fdoe_Sys0_S0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {fsclk_Sys0_S0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pwm_Sys0_SS0_S6}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pwm_Sys0_SS0_S7}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_o_Sys0_SS0_S4}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_o_Sys0_SS0_S5}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_oen_o_Sys0_SS0_S4}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {scl_oen_o_Sys0_SS0_S5}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_o_Sys0_SS0_S4}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_o_Sys0_SS0_S5}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_oen_o_Sys0_SS0_S4}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sda_oen_o_Sys0_SS0_S5}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {MSO_Sys0_SS0_S2}]
set_load -pin_load 0.0334 [get_ports {MSO_Sys0_SS0_S3}]
set_load -pin_load 0.0334 [get_ports {RsTx_Sys0_SS0_S0}]
set_load -pin_load 0.0334 [get_ports {RsTx_Sys0_SS0_S1}]
set_load -pin_load 0.0334 [get_ports {SCLK_Sys0_SS0_S2}]
set_load -pin_load 0.0334 [get_ports {SCLK_Sys0_SS0_S3}]
set_load -pin_load 0.0334 [get_ports {SRAMCS0_Sys0_S1}]
set_load -pin_load 0.0334 [get_ports {SSn_Sys0_SS0_S2}]
set_load -pin_load 0.0334 [get_ports {SSn_Sys0_SS0_S3}]
set_load -pin_load 0.0334 [get_ports {fcen_Sys0_S0}]
set_load -pin_load 0.0334 [get_ports {fdoe_Sys0_S0}]
set_load -pin_load 0.0334 [get_ports {fsclk_Sys0_S0}]
set_load -pin_load 0.0334 [get_ports {pwm_Sys0_SS0_S6}]
set_load -pin_load 0.0334 [get_ports {pwm_Sys0_SS0_S7}]
set_load -pin_load 0.0334 [get_ports {scl_o_Sys0_SS0_S4}]
set_load -pin_load 0.0334 [get_ports {scl_o_Sys0_SS0_S5}]
set_load -pin_load 0.0334 [get_ports {scl_oen_o_Sys0_SS0_S4}]
set_load -pin_load 0.0334 [get_ports {scl_oen_o_Sys0_SS0_S5}]
set_load -pin_load 0.0334 [get_ports {sda_o_Sys0_SS0_S4}]
set_load -pin_load 0.0334 [get_ports {sda_o_Sys0_SS0_S5}]
set_load -pin_load 0.0334 [get_ports {sda_oen_o_Sys0_SS0_S4}]
set_load -pin_load 0.0334 [get_ports {sda_oen_o_Sys0_SS0_S5}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[15]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[14]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[13]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[12]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[11]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[10]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[9]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[8]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[7]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[6]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[5]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[4]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[3]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[2]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[1]}]
set_load -pin_load 0.0334 [get_ports {GPIOOEN_Sys0_S2[0]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[15]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[14]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[13]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[12]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[11]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[10]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[9]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[8]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[7]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[6]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[5]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[4]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[3]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[2]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[1]}]
set_load -pin_load 0.0334 [get_ports {GPIOOUT_Sys0_S2[0]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[15]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[14]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[13]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[12]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[11]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[10]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[9]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[8]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[7]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[6]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[5]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[4]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[3]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[2]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[1]}]
set_load -pin_load 0.0334 [get_ports {GPIOPD_Sys0_S2[0]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[15]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[14]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[13]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[12]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[11]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[10]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[9]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[8]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[7]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[6]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[5]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[4]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[3]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[2]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[1]}]
set_load -pin_load 0.0334 [get_ports {GPIOPU_Sys0_S2[0]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[11]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[10]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[9]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[8]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[7]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[6]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[5]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[4]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[3]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[2]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[1]}]
set_load -pin_load 0.0334 [get_ports {SRAMADDR_Sys0_S1[0]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[31]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[30]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[29]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[28]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[27]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[26]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[25]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[24]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[23]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[22]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[21]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[20]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[19]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[18]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[17]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[16]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[15]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[14]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[13]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[12]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[11]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[10]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[9]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[8]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[7]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[6]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[5]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[4]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[3]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[2]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[1]}]
set_load -pin_load 0.0334 [get_ports {SRAMWDATA_Sys0_S1[0]}]
set_load -pin_load 0.0334 [get_ports {SRAMWEN_Sys0_S1[3]}]
set_load -pin_load 0.0334 [get_ports {SRAMWEN_Sys0_S1[2]}]
set_load -pin_load 0.0334 [get_ports {SRAMWEN_Sys0_S1[1]}]
set_load -pin_load 0.0334 [get_ports {SRAMWEN_Sys0_S1[0]}]
set_load -pin_load 0.0334 [get_ports {fdo_Sys0_S0[3]}]
set_load -pin_load 0.0334 [get_ports {fdo_Sys0_S0[2]}]
set_load -pin_load 0.0334 [get_ports {fdo_Sys0_S0[1]}]
set_load -pin_load 0.0334 [get_ports {fdo_Sys0_S0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {EXT_IRQ}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {HCLK}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {HRESETn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {MSI_Sys0_SS0_S2}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {MSI_Sys0_SS0_S3}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {NMI}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {RsRx_Sys0_SS0_S0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {RsRx_Sys0_SS0_S1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {scl_i_Sys0_SS0_S4}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {scl_i_Sys0_SS0_S5}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sda_i_Sys0_SS0_S4}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sda_i_Sys0_SS0_S5}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {GPIOIN_Sys0_S2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SRAMRDATA_Sys0_S1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {SYSTICKCLKDIV[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {fdi_Sys0_S0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {fdi_Sys0_S0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {fdi_Sys0_S0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {fdi_Sys0_S0[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
