{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524567314081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524567314082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 18:55:13 2018 " "Processing started: Tue Apr 24 18:55:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524567314082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524567314082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sdram_Tx_Rx -c Sdram_Tx_Rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sdram_Tx_Rx -c Sdram_Tx_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524567314082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1524567314445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Tx " "Found entity 1: Uart_Byte_Tx" {  } { { "../Src/Uart_Byte_Tx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_tx_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_tx_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Tx_Rx_Top " "Found entity 1: Sdram_Tx_Rx_Top" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Write.v(83) " "Verilog HDL information at Sdram_Write.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524567314506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Write " "Found entity 1: Sdram_Write" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Top.v(139) " "Verilog HDL warning at Sdram_Top.v(139): extended using \"x\" or \"z\"" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524567314512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Top " "Found entity 1: Sdram_Top" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Refresh " "Found entity 1: Sdram_Refresh" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Refresh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Read.v(85) " "Verilog HDL information at Sdram_Read.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524567314521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Read " "Found entity 1: Sdram_Read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Init " "Found entity 1: Sdram_Init" {  } { { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REC_NUM rec_num Cmd_Decode.v(26) " "Verilog HDL Declaration information at Cmd_Decode.v(26): object \"REC_NUM\" differs only in case from object \"rec_num\" in the same scope" {  } { { "../Src/Cmd_Decode.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Cmd_Decode.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524567314532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/src/cmd_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/src/cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cmd_Decode " "Found entity 1: Cmd_Decode" {  } { { "../Src/Cmd_Decode.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Cmd_Decode.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/ip_core/fifo8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/ip_core/fifo8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo8x16 " "Found entity 1: fifo8x16" {  } { { "../IP_Core/fifo8x16.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_tx_rx_sdram_controller/ip_core/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_tx_rx_sdram_controller/ip_core/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_PLL " "Found entity 1: Clk_PLL" {  } { { "../IP_Core/Clk_PLL.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sdram_Tx_Rx_Top " "Elaborating entity \"Sdram_Tx_Rx_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524567314630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_PLL Clk_PLL:Clk_PLL_inst " "Elaborating entity \"Clk_PLL\" for hierarchy \"Clk_PLL:Clk_PLL_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "Clk_PLL_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_PLL:Clk_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_PLL:Clk_PLL_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_PLL.v" "altpll_component" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_PLL:Clk_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_PLL:Clk_PLL_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_PLL.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_PLL:Clk_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Clk_PLL:Clk_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314694 ""}  } { { "../IP_Core/Clk_PLL.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524567314694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_PLL_altpll " "Found entity 1: Clk_PLL_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_PLL_altpll Clk_PLL:Clk_PLL_inst\|altpll:altpll_component\|Clk_PLL_altpll:auto_generated " "Elaborating entity \"Clk_PLL_altpll\" for hierarchy \"Clk_PLL:Clk_PLL_inst\|altpll:altpll_component\|Clk_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx_inst " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "Uart_Byte_Rx_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Uart_Byte_Rx.v(73) " "Verilog HDL assignment warning at Uart_Byte_Rx.v(73): truncated value with size 32 to match size of target (16)" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314760 "|Sdram_Tx_Rx_Top|Uart_Byte_Rx:Uart_Byte_Rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Uart_Byte_Rx.v(88) " "Verilog HDL assignment warning at Uart_Byte_Rx.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314783 "|Sdram_Tx_Rx_Top|Uart_Byte_Rx:Uart_Byte_Rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Tx Uart_Byte_Tx:Uart_Byte_Tx_inst " "Elaborating entity \"Uart_Byte_Tx\" for hierarchy \"Uart_Byte_Tx:Uart_Byte_Tx_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "Uart_Byte_Tx_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Uart_Byte_Tx.v(97) " "Verilog HDL assignment warning at Uart_Byte_Tx.v(97): truncated value with size 32 to match size of target (16)" {  } { { "../Src/Uart_Byte_Tx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314817 "|Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Byte_Tx.v(112) " "Verilog HDL assignment warning at Uart_Byte_Tx.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../Src/Uart_Byte_Tx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314818 "|Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Uart_Byte_Tx.v(133) " "Verilog HDL assignment warning at Uart_Byte_Tx.v(133): truncated value with size 32 to match size of target (1)" {  } { { "../Src/Uart_Byte_Tx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314818 "|Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Uart_Byte_Tx.v(142) " "Verilog HDL assignment warning at Uart_Byte_Tx.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../Src/Uart_Byte_Tx.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314818 "|Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cmd_Decode Cmd_Decode:Cmd_Decode_inst " "Elaborating entity \"Cmd_Decode\" for hierarchy \"Cmd_Decode:Cmd_Decode_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "Cmd_Decode_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Cmd_Decode.v(100) " "Verilog HDL assignment warning at Cmd_Decode.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../Src/Cmd_Decode.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Cmd_Decode.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524567314830 "|Sdram_Tx_Rx_Top|Cmd_Decode:Cmd_Decode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo8x16 fifo8x16:wfifo8x16_inst " "Elaborating entity \"fifo8x16\" for hierarchy \"fifo8x16:wfifo8x16_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "wfifo8x16_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\"" {  } { { "../IP_Core/fifo8x16.v" "scfifo_component" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\"" {  } { { "../IP_Core/fifo8x16.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314901 ""}  } { { "../IP_Core/fifo8x16.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524567314901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_in21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_in21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_in21 " "Found entity 1: scfifo_in21" {  } { { "db/scfifo_in21.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/scfifo_in21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_in21 fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated " "Elaborating entity \"scfifo_in21\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pt21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pt21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pt21 " "Found entity 1: a_dpfifo_pt21" {  } { { "db/a_dpfifo_pt21.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_dpfifo_pt21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pt21 fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo " "Elaborating entity \"a_dpfifo_pt21\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\"" {  } { { "db/scfifo_in21.tdf" "dpfifo" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/scfifo_in21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567314991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567314991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_pt21.tdf" "fifo_state" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_dpfifo_pt21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567314992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567315047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567315047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_5s7:count_usedw " "Elaborating entity \"cntr_5s7\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_5s7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_qa11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_qa11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_qa11 " "Found entity 1: dpram_qa11" {  } { { "db/dpram_qa11.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/dpram_qa11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567315108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567315108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_qa11 fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|dpram_qa11:FIFOram " "Elaborating entity \"dpram_qa11\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|dpram_qa11:FIFOram\"" {  } { { "db/a_dpfifo_pt21.tdf" "FIFOram" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_dpfifo_pt21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0k1 " "Found entity 1: altsyncram_i0k1" {  } { { "db/altsyncram_i0k1.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/altsyncram_i0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567315163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567315163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0k1 fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|dpram_qa11:FIFOram\|altsyncram_i0k1:altsyncram1 " "Elaborating entity \"altsyncram_i0k1\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|dpram_qa11:FIFOram\|altsyncram_i0k1:altsyncram1\"" {  } { { "db/dpram_qa11.tdf" "altsyncram1" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/dpram_qa11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524567315222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524567315222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"fifo8x16:wfifo8x16_inst\|scfifo:scfifo_component\|scfifo_in21:auto_generated\|a_dpfifo_pt21:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_pt21.tdf" "rd_ptr_count" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_dpfifo_pt21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Top Sdram_Top:Sdram_Top_inst " "Elaborating entity \"Sdram_Top\" for hierarchy \"Sdram_Top:Sdram_Top_inst\"" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "Sdram_Top_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Init Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst " "Elaborating entity \"Sdram_Init\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Init_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Refresh Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst " "Elaborating entity \"Sdram_Refresh\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Refresh_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Write Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst " "Elaborating entity \"Sdram_Write\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Write_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_cnt_t Sdram_Write.v(61) " "Verilog HDL or VHDL warning at Sdram_Write.v(61): object \"burst_cnt_t\" assigned a value but never read" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524567315309 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Write.v(83) " "Verilog HDL Always Construct warning at Sdram_Write.v(83): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524567315310 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(134) " "Verilog HDL Case Statement information at Sdram_Write.v(134): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524567315310 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(165) " "Verilog HDL Case Statement information at Sdram_Write.v(165): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 165 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524567315310 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Write.v(86) " "Inferred latch for \"next_state.00111\" at Sdram_Write.v(86)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315313 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00101 Sdram_Write.v(86) " "Inferred latch for \"next_state.00101\" at Sdram_Write.v(86)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315313 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Write.v(86) " "Inferred latch for \"next_state.00100\" at Sdram_Write.v(86)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315314 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00010 Sdram_Write.v(86) " "Inferred latch for \"next_state.00010\" at Sdram_Write.v(86)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315314 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Write.v(86) " "Inferred latch for \"next_state.00001\" at Sdram_Write.v(86)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315314 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Read Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst " "Elaborating entity \"Sdram_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Read_inst" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524567315326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_end Sdram_Read.v(55) " "Verilog HDL or VHDL warning at Sdram_Read.v(55): object \"act_end\" assigned a value but never read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524567315327 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_cnt_t Sdram_Read.v(63) " "Verilog HDL or VHDL warning at Sdram_Read.v(63): object \"burst_cnt_t\" assigned a value but never read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524567315327 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Read.v(85) " "Verilog HDL Always Construct warning at Sdram_Read.v(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524567315328 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(137) " "Verilog HDL Case Statement information at Sdram_Read.v(137): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524567315328 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(162) " "Verilog HDL Case Statement information at Sdram_Read.v(162): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524567315328 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Read.v(88) " "Inferred latch for \"next_state.00111\" at Sdram_Read.v(88)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315332 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00110 Sdram_Read.v(88) " "Inferred latch for \"next_state.00110\" at Sdram_Read.v(88)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315332 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Read.v(88) " "Inferred latch for \"next_state.00100\" at Sdram_Read.v(88)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315332 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00011 Sdram_Read.v(88) " "Inferred latch for \"next_state.00011\" at Sdram_Read.v(88)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315332 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Read.v(88) " "Inferred latch for \"next_state.00001\" at Sdram_Read.v(88)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524567315332 "|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_706 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_684 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_677 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_688 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_695 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_699 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524567316962 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524567316962 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v" 146 -1 0 } } { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v" 137 -1 0 } } { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v" 134 -1 0 } } { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Refresh.v" 102 -1 0 } } { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Init.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524567316965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524567316965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524567317112 "|Sdram_Tx_Rx_Top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524567317112 "|Sdram_Tx_Rx_Top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524567317112 "|Sdram_Tx_Rx_Top|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "../Src/Sdram_Tx_Rx_Top.v" "" { Text "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524567317112 "|Sdram_Tx_Rx_Top|sdram_bank[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524567317112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524567317222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524567317514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/output_files/Sdram_Tx_Rx.map.smsg " "Generated suppressed messages file F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/output_files/Sdram_Tx_Rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524567317594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524567317732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524567317732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "588 " "Implemented 588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524567317821 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524567317821 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1524567317821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524567317821 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524567317821 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1524567317821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524567317821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524567317846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 18:55:17 2018 " "Processing ended: Tue Apr 24 18:55:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524567317846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524567317846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524567317846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524567317846 ""}
