/usr/cadtool/cadence/STRATUS/cur/bin/bdw_wrapgen -project project.tcl -module DFT_compute "-Ibdw_work/wrappers  -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts -DCLOCK_PERIOD=5 -g  "
/usr/cadtool/cadence/STRATUS/cur/bin/bdw_tracegen -module DFT_compute  
make --no-print-directory -f Makefile -j1 hls_DFT_compute_DPO_INLINE
Generating dependencies for HLS config DPO_INLINE of ../DFT_compute.cpp
BDW_HLS_CONFIG=DPO_INLINE BDW_CYNTH_CONFIG=DPO_INLINE \
bdw_exec -jobproject project.tcl -job hls.DFT_compute.DPO_INLINE.s \
/usr/cadtool/cadence/STRATUS/cur/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include   --tl=/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=5.000 --default_input_delay=0.100 --dpopt_auto=off --dpopt_with_enable=off --message_detail=3 -DDPO_INLINE=1 -DBDW_RTL_DFT_compute_DPO_INLINE=1 -DLAT=10 -DDPOPT_ALL -Ibdw_work/libs/cynw_cm_float/c_parts -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts \
	-d bdw_work/modules/DFT_compute/DPO_INLINE -o DFT_compute_rtl.cpp \
	--hls_module=DFT_compute --hls_config=DPO_INLINE --project=project.tcl \
	-P bdw_work/libs/cynw_cm_float/c_parts -P /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts \
	-p cynw_cm_float \
	 \
	 \
	 ../DFT_compute.cpp

stratus_hls 19.12-s100  (91710.131054)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPO_INLINE=1, BDW_RTL_DFT_compute_DPO_INLINE=1,
        00481.   LAT=10, DPOPT_ALL".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include,
        00481.   bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "5.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "off".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPO_INLINE".
        00481: --hls_module is set to "DFT_compute".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/DFT_compute/DPO_INLINE/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "DFT_compute_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/DFT_compute/DPO_INLINE".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is set to "cynw_cm_float".
        00481: --parts_lib_file is set to
        00481.   "bdw_work/libs/cynw_cm_float/cynw_cm_float.bdl".
        00481: --parts_lib_path is set to "bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts".
        00481: --path_delay_limit is set to "off".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "off".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "../DFT_compute.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 5.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 566 function calls.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1506 (in reset())
   NOTE 00491.     called from ../DFT_compute.cpp line 44
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 40.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5084 (in reset())
   NOTE 00491.     called from ../DFT_compute.cpp line 46
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 40.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1292 (in reset())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5087 (in reset())
   NOTE 00491.     called from ../DFT_compute.cpp line 46
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 40.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5084 (in reset())
   NOTE 00491.     called from ../DFT_compute.cpp line 47
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 40.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1292 (in reset())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5087 (in reset())
   NOTE 00491.     called from ../DFT_compute.cpp line 47
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 40.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1590 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1625 (in set_use_stall_reg())
   NOTE 00491.     called from line 1612 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1618 (in get_end())
   NOTE 00491.     called from line 1478 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1537 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1560 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DFT_compute.cpp line 83
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 66.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00491.   line 1097 (in int_to_cynw_cm_float())
   NOTE 00491.     called from line 449 (in cynw_cm_float())
   NOTE 00491.     called from ../DFT_compute.cpp line 254 (in fft())
   NOTE 00491.     called from line 101
   NOTE 00491.   This HLS_DPOPT_REGION directive is ignored because it is
   NOTE 00491.   within another HLS_DPOPT_REGION block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 247.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 125
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5262 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 125
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1281 (in trig())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5279 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 125
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 126
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5262 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 126
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1281 (in trig())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5279 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DFT_compute.cpp line 126
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../DFT_compute.cpp line 110.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1117
        02831.         Converting control branching to datapath elements. (3
        02831.         bits multiplexed)
        01351:   at ../DFT_compute.cpp line 36
        01351.     Preprocessing thread DFT_compute::computation
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DFT_compute::gen_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DFT_compute::gen_unvalidated_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DFT_compute::gen_local_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DFT_compute::gen_do_stall_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DFT_compute::gen_do_stall_reg_full
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DFT_compute::gen_do_reg_data
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DFT_compute::gen_do_reg_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DFT_compute::gen_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DFT_compute::gen_unacked_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DFT_compute::gen_stalling
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DFT_compute::gen_out_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DFT_compute::gen_active
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DFT_compute::gen_prev_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DFT_compute::gen_next_trig_req_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DFT_compute::gen_next_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DFT_compute::gen_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DFT_compute::gen_unacked_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DFT_compute::gen_stalling
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DFT_compute::gen_out_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DFT_compute::gen_active
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DFT_compute::gen_prev_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DFT_compute::gen_next_trig_req_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DFT_compute::gen_next_trig_reg
   HINT 00333:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   HINT 00333.       line 338
   HINT 00333.       This design may benefit from propagation of partial
   HINT 00333.       constants. Try using --inline_partial_constants=on
        00416:       at ../DFT_compute.cpp line 168 (in reverse_bits())
        00416.           called from line 201 (in bit_reverse())
        00416.           called from line 99
        00416.         Unrolling loop2 loop 3 times (COMPLETE).
        00416:       at ../DFT_compute.cpp line 199 (in bit_reverse())
        00416.           called from line 99
        00416.         Unrolling loop3 loop 3 times (COMPLETE).
        00116:   at ../DFT_compute.cpp line 36
        00116.     Optimizing thread DFT_compute::computation
        00305:     6613 nodes
        00306:     Optimize: pass 1..........
        00305:     6062 nodes
        00306:     Optimize: pass 2....
        00305:     5742 nodes
        00306:     Optimize: pass 3.
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 5071 (in put())
   NOTE 00300.           called from ../DFT_compute.cpp line 126
   NOTE 00300.         Detected stall condition: (o_dft_imag_m_stalling ==
   NOTE 00300.         1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 5071 (in put())
   NOTE 00300.           called from ../DFT_compute.cpp line 125
   NOTE 00300.         Detected stall condition: (o_dft_real_m_stalling ==
   NOTE 00300.         1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1464 (in get())
   NOTE 00300.           called from ../DFT_compute.cpp line 83
   NOTE 00300.         Detected stall condition: (i_real_m_data_is_invalid ==
   NOTE 00300.         1ULL)
        00305:     5736 nodes
        00306:     Optimize: pass 4...
        00305:     5731 nodes
        00306:     Optimize: pass 5.
        00288:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00288.       line 803
        00288.       Unrolling loop 32 times because it is in a dpopt part.
        00288:     at ../DFT_compute.cpp line 61
        00288.       Unrolling loop 8 times because the HLS_UNROLL_LOOP(ON,...)
        00288.       directive was used.
        00305:     17457 nodes
        00306:     Optimize: pass 6....
        00305:     11336 nodes
        00306:     Optimize: pass 7..
        00305:     10303 nodes
        00306:     Optimize: pass 8..
        00305:     10227 nodes
        00306:     Optimize: pass 9..
        00305:     10219 nodes
        00306:     Optimize: pass 10.
        00288:     at ../DFT_compute.cpp line 238
        00288.       Unrolling loop 3 times because the HLS_UNROLL_LOOP(ON,...)
        00288.       directive was used.
        00288:     at ../DFT_compute.cpp line 106
        00288.       Unrolling loop 8 times because the HLS_UNROLL_LOOP(ON,...)
        00288.       directive was used.
        00305:     40787 nodes
        00306:     Optimize: pass 11....
        00305:     33214 nodes
        00306:     Optimize: pass 12...
        00305:     32402 nodes
        00306:     Optimize: pass 13..
        00305:     32348 nodes
        00306:     Optimize: pass 14.
        00305:     32350 nodes
        00306:     Optimize: pass 15...
        00305:     32327 nodes
        00306:     Optimize: pass 16.
        00288:     at ../DFT_compute.cpp line 257
        00288.       Unrolling loop 1 times because this loop executes only
        00288.       once.
        00305:     46998 nodes
        00306:     Optimize: pass 17....
        00305:     40666 nodes
        00306:     Optimize: pass 18..
        00305:     40597 nodes
        00306:     Optimize: pass 19.
        00305:     40611 nodes
        00306:     Optimize: pass 20...
        00305:     40601 nodes
        00306:     Optimize: pass 21.
        00288:     at ../DFT_compute.cpp line 269
        00288.       Unrolling loop 4 times because it is in a dpopt part.
        00305:     60526 nodes
        00306:     Optimize: pass 22....
        00305:     48511 nodes
        00306:     Optimize: pass 23..
        00305:     48490 nodes
        00306:     Optimize: pass 24.
        00305:     48472 nodes
        00306:     Optimize: pass 25.
        00305:     48472 nodes
        00306:     Optimize: pass 26.
        00305:     48472 nodes
        00306:     Optimize: pass 27.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 804
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1122
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 957
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        02831:       at ../DFT_compute.cpp line 202
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1437
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        00305:     47851 nodes
        00306:     Optimize: pass 28...
        00305:     47602 nodes
        00306:     Optimize: pass 29.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1120
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 956
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        00305:     46690 nodes
        00306:     Optimize: pass 30...
        00305:     46132 nodes
        00306:     Optimize: pass 31.
        00305:     45944 nodes
        00306:     Optimize: pass 32..
        00305:     45836 nodes
        00306:     Optimize: pass 33.
        00305:     45648 nodes
        00306:     Optimize: pass 34..
        00305:     45540 nodes
        00306:     Optimize: pass 35.
        00305:     45352 nodes
        00306:     Optimize: pass 36..
        00305:     45244 nodes
        00306:     Optimize: pass 37.
        00305:     45056 nodes
        00306:     Optimize: pass 38..
        00305:     44948 nodes
        00306:     Optimize: pass 39.
        00305:     44760 nodes
        00306:     Optimize: pass 40..
        00305:     44652 nodes
        00306:     Optimize: pass 41.
        00305:     44464 nodes
        00306:     Optimize: pass 42..
        00305:     44356 nodes
        00306:     Optimize: pass 43.
        00305:     44168 nodes
        00306:     Optimize: pass 44..
        00305:     44060 nodes
        00306:     Optimize: pass 45.
        00305:     43872 nodes
        00306:     Optimize: pass 46..
        00305:     43764 nodes
        00306:     Optimize: pass 47.
        00305:     43576 nodes
        00306:     Optimize: pass 48..
        00305:     43468 nodes
        00306:     Optimize: pass 49.
        00305:     43280 nodes
        00306:     Optimize: pass 50..
        00305:     43172 nodes
        00306:     Optimize: pass 51.
        00305:     42984 nodes
        00306:     Optimize: pass 52..
        00305:     42876 nodes
        00306:     Optimize: pass 53.
        00305:     42688 nodes
        00306:     Optimize: pass 54..
        00305:     42580 nodes
        00306:     Optimize: pass 55.
        00305:     42392 nodes
        00306:     Optimize: pass 56..
        00305:     42284 nodes
        00306:     Optimize: pass 57.
        00305:     42096 nodes
        00306:     Optimize: pass 58..
        00305:     41988 nodes
        00306:     Optimize: pass 59.
        00305:     41800 nodes
        00306:     Optimize: pass 60..
        00305:     41692 nodes
        00306:     Optimize: pass 61.
        00305:     41504 nodes
        00306:     Optimize: pass 62..
        00305:     41396 nodes
        00306:     Optimize: pass 63.
        00305:     41208 nodes
        00306:     Optimize: pass 64..
        00305:     41100 nodes
        00306:     Optimize: pass 65.
        00305:     40912 nodes
        00306:     Optimize: pass 66..
        00305:     40804 nodes
        00306:     Optimize: pass 67.
        00305:     40616 nodes
        00306:     Optimize: pass 68..
        00305:     40508 nodes
        00306:     Optimize: pass 69.
        00305:     40320 nodes
        00306:     Optimize: pass 70..
        00305:     40212 nodes
        00306:     Optimize: pass 71.
        00305:     40024 nodes
        00306:     Optimize: pass 72..
        00305:     39916 nodes
        00306:     Optimize: pass 73.
        00305:     39728 nodes
        00306:     Optimize: pass 74..
        00305:     39620 nodes
        00306:     Optimize: pass 75.
        00305:     39432 nodes
        00306:     Optimize: pass 76..
        00305:     39324 nodes
        00306:     Optimize: pass 77.
        00305:     39136 nodes
        00306:     Optimize: pass 78..
        00305:     39028 nodes
        00306:     Optimize: pass 79.
        00305:     38840 nodes
        00306:     Optimize: pass 80..
        00305:     38732 nodes
        00306:     Optimize: pass 81.
        00305:     38544 nodes
        00306:     Optimize: pass 82..
        00305:     38436 nodes
        00306:     Optimize: pass 83.
        00305:     38248 nodes
        00306:     Optimize: pass 84..
        00305:     38140 nodes
        00306:     Optimize: pass 85.
        00305:     37952 nodes
        00306:     Optimize: pass 86..
        00305:     37844 nodes
        00306:     Optimize: pass 87.
        00305:     37656 nodes
        00306:     Optimize: pass 88..
        00305:     37548 nodes
        00306:     Optimize: pass 89.
        00305:     37136 nodes
        00306:     Optimize: pass 90..
        00305:     36974 nodes
        00306:     Optimize: pass 91.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1104
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        00305:     36796 nodes
        00306:     Optimize: pass 92...
        00305:     36580 nodes
        00306:     Optimize: pass 93.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        02831.         line 1098
        02831.         Converting control branching to datapath elements. (10
        02831.         bits multiplexed)
        00305:     36402 nodes
        00306:     Optimize: pass 94...
        00305:     36186 nodes
        00306:     Optimize: pass 95.
        00305:     36509 nodes
        00306:     Optimize: pass 96..
        00305:     33917 nodes
        00306:     Optimize: pass 97.
        00305:     33773 nodes
        00306:     Optimize: pass 98..
        00305:     33629 nodes
        00306:     Optimize: pass 99.
        00305:     33611 nodes
        00306:     Optimize: pass 100.
        00305:     33575 nodes
        00306:     Optimize: pass 101.
        00305:     33517 nodes
        00306:     Optimize: pass 102..
        00305:     33498 nodes
        00306:     Optimize: pass 103.
        00305:     33534 nodes
        00306:     Optimize: pass 104..
        00305:     33462 nodes
        00306:     Optimize: pass 105.
   NOTE 00494:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00494.         line 1097
   NOTE 00494.         Created dpopt part for "int_to_cynw_cm_float".
   NOTE 00495:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00495.       line 1097
   NOTE 00495.       At least one instance of part, int_to_cynw_cm_float, has
   NOTE 00495.       no [non-wire] operations [after optimizations]. No
   NOTE 00495.       int_to_cynw_cm_float part is instantiated for such
   NOTE 00495.       instances.
   NOTE 00495:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00495.       line 1425
   NOTE 00495.       At least one instance of part,
   NOTE 00495.       cynw_cm_float_to_cynw_cm_float, has no [non-wire]
   NOTE 00495.       operations [after optimizations]. No
   NOTE 00495.       cynw_cm_float_to_cynw_cm_float part is instantiated for
   NOTE 00495.       such instances.

WARNING 00503: at ../DFT_compute.cpp line 247
WARNING 00503.   Not able to remove all control from HLS_DPOPT_REGION part
WARNING 00503.   'entirecomputation'. This may result in multiple parts being
WARNING 00503.   created.

   NOTE 00495:     at ../DFT_compute.cpp line 247
   NOTE 00495.       At least one instance of part, entirecomputation, has no
   NOTE 00495.       [non-wire] operations [after optimizations]. No
   NOTE 00495.       entirecomputation part is instantiated for such instances.
   NOTE 00494:       at ../DFT_compute.cpp line 247
   NOTE 00494.         Created dpopt part for "entirecomputation".
   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_base.h
   NOTE 00492.         line 276 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 2528). Creating new part name
   NOTE 00492.         "entirecomputation_alt0" instead.
   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 2528 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_base.h
   NOTE 00492.         line 567). Creating new part name
   NOTE 00492.         "entirecomputation_alt1" instead.
   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_base.h
   NOTE 00492.         line 567 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 3272). Creating new part name
   NOTE 00492.         "entirecomputation_alt2" instead.

WARNING 00496: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_base.h
WARNING 00496.   line 243 (in cynw_cm_float_add_i())
WARNING 00496.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 00496.   line 2159 (in cynw_cm_float_add())
WARNING 00496.     called from line 564 (in operator+())
WARNING 00496.     called from ../DFT_compute.cpp line 267 (in fft())
WARNING 00496.     called from line 101 (in [0]())
WARNING 00496.     <2 more stack frames>
WARNING 00496.   Unable to find any outputs for part, entirecomputation. This
WARNING 00496.   HLS_DPOPT_REGION directive is ignored.

   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 3272 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 1963). Creating new part name
   NOTE 00492.         "entirecomputation_alt3" instead.
   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 2152 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 1962). Creating new part name
   NOTE 00492.         "entirecomputation_alt4" instead.
   NOTE 00492:       at ../DFT_compute.cpp line 247
   NOTE 00492.         Not reusing dpopt part "entirecomputation" because
   NOTE 00492.         instances appear to be different after optimization (at
   NOTE 00492.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 1963 and at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
   NOTE 00492.         line 2169). Creating new part name
   NOTE 00492.         "entirecomputation_alt5" instead.
        00305:     15104 nodes
        00306:     Optimize: pass 106....
        00305:     12513 nodes
        00306:     Optimize: pass 107.
        00305:     12503 nodes
        00306:     Optimize: pass 108.
        00305:     10252 nodes
        00306:     Optimize: pass 109.
        00305:     10252 nodes
        00306:     Optimize: pass 110.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 407
        00259.         Array temp_imag.man, 8 words x 23 bits (184 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
   NOTE 00260:       at ../DFT_compute.cpp line 211 (in bit_reverse())
   NOTE 00260.           called from line 99 (in temp_imag())
   NOTE 00260.           called from line 57 (in [3]())
   NOTE 00260.           called from line 185
   NOTE 00260.         This is the first of 2 variable writes to temp_imag.man.
        00261:       at ../DFT_compute.cpp line 210 (in bit_reverse())
        00261.           called from line 99 (in temp_imag())
        00261.           called from line 57 (in [3]())
        00261.           called from line 185
        00261.         This is the first of 2 variable reads from
        00261.         temp_imag.man.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 408
        00259.         Array temp_imag.exp, 8 words x 8 bits (64 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 409
        00259.         Array temp_imag.sign, 8 words x 1 bits (8 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 407
        00259.         Array temp_real.man, 8 words x 23 bits (184 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
   NOTE 00260:       at ../DFT_compute.cpp line 206 (in bit_reverse())
   NOTE 00260.           called from line 99 (in temp_real())
   NOTE 00260.           called from line 58 (in [3]())
   NOTE 00260.           called from line 185
   NOTE 00260.         This is the first of 2 variable writes to temp_real.man.
        00261:       at ../DFT_compute.cpp line 205 (in bit_reverse())
        00261.           called from line 99 (in temp_real())
        00261.           called from line 58 (in [3]())
        00261.           called from line 185
        00261.         This is the first of 2 variable reads from
        00261.         temp_real.man.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 408
        00259.         Array temp_real.exp, 8 words x 8 bits (64 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
        00259:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
        00259.         line 409
        00259.         Array temp_real.sign, 8 words x 1 bits (8 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
        00289:       at ../DFT_compute.cpp line 154 (in reverse_bits())
        00289.           called from line 201 (in bit_reverse())
        00289.           called from line 99 (in [2]())
        00289.           called from line 185
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DFT_compute.cpp line 55
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DFT_compute::gen_busy
        00305:     175 nodes
        00306:     Optimize: pass 1.
        00305:     157 nodes
        00306:     Optimize: pass 2.
        00305:     181 nodes
        00306:     Optimize: pass 3...
        00305:     160 nodes
        00306:     Optimize: pass 4.
        00305:     160 nodes
        00306:     Optimize: pass 5.
        00305:     160 nodes
        00306:     Optimize: pass 6.
        00305:     177 nodes
        00306:     Optimize: pass 7..
        00305:     173 nodes
        00306:     Optimize: pass 8.
        00305:     173 nodes
        00306:     Optimize: pass 9.
        00305:     173 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DFT_compute::gen_unvalidated_req
        00305:     341 nodes
        00306:     Optimize: pass 1..
        00305:     230 nodes
        00306:     Optimize: pass 2.
        00305:     249 nodes
        00306:     Optimize: pass 3.
        00305:     249 nodes
        00306:     Optimize: pass 4.
        00305:     249 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02831.         line 1806
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     229 nodes
        00306:     Optimize: pass 6..
        00305:     226 nodes
        00306:     Optimize: pass 7.
        00305:     225 nodes
        00306:     Optimize: pass 8..
        00305:     224 nodes
        00306:     Optimize: pass 9.
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DFT_compute::gen_local_busy
        00305:     44 nodes
        00306:     Optimize: pass 1.
        00305:     50 nodes
        00306:     Optimize: pass 2..
        00305:     44 nodes
        00306:     Optimize: pass 3.
        00305:     44 nodes
        00306:     Optimize: pass 4.
        00305:     44 nodes
        00306:     Optimize: pass 5.
        00305:     44 nodes
        00306:     Optimize: pass 6.
        00305:     44 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DFT_compute::gen_do_stall_reg
        00305:     189 nodes
        00306:     Optimize: pass 1.
        00305:     220 nodes
        00306:     Optimize: pass 2.
        00305:     220 nodes
        00306:     Optimize: pass 3.
        00305:     220 nodes
        00306:     Optimize: pass 4.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1826
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     228 nodes
        00306:     Optimize: pass 5.
        00305:     228 nodes
        00306:     Optimize: pass 6.
        00305:     228 nodes
        00306:     Optimize: pass 7.
        02835:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02835.         line 1824
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DFT_compute::gen_do_stall_reg_full
        00305:     271 nodes
        00306:     Optimize: pass 1..
        00305:     181 nodes
        00306:     Optimize: pass 2.
        00305:     187 nodes
        00306:     Optimize: pass 3..
        00305:     184 nodes
        00306:     Optimize: pass 4.
        00305:     184 nodes
        00306:     Optimize: pass 5.
        00305:     184 nodes
        00306:     Optimize: pass 6.
        00305:     184 nodes
        00306:     Optimize: pass 7..
        00305:     181 nodes
        00306:     Optimize: pass 8.
        00305:     181 nodes
        00306:     Optimize: pass 9.
        00305:     181 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DFT_compute::gen_do_reg_data
        00305:     176 nodes
        00306:     Optimize: pass 1.
        00305:     175 nodes
        00306:     Optimize: pass 2.
        00305:     206 nodes
        00306:     Optimize: pass 3.
        00305:     206 nodes
        00306:     Optimize: pass 4.
        00305:     206 nodes
        00306:     Optimize: pass 5.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1865
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     208 nodes
        00306:     Optimize: pass 6.
        00305:     208 nodes
        00306:     Optimize: pass 7.
        00305:     208 nodes
        00306:     Optimize: pass 8.
        02835:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02835.         line 1863
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DFT_compute::gen_do_reg_vld
        00305:     335 nodes
        00306:     Optimize: pass 1..
        00305:     227 nodes
        00306:     Optimize: pass 2.
        00305:     246 nodes
        00306:     Optimize: pass 3.
        00305:     246 nodes
        00306:     Optimize: pass 4.
        00305:     246 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02831.         line 1886
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     226 nodes
        00306:     Optimize: pass 6.
        00305:     225 nodes
        00306:     Optimize: pass 7..
        00305:     224 nodes
        00306:     Optimize: pass 8.
        00305:     216 nodes
        00306:     Optimize: pass 9..
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00305:     213 nodes
        00306:     Optimize: pass 12.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DFT_compute::gen_vld_0
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DFT_compute::gen_unacked_req_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DFT_compute::gen_stalling_0
        00305:     74 nodes
        00306:     Optimize: pass 1.
        00305:     83 nodes
        00306:     Optimize: pass 2..
        00305:     80 nodes
        00306:     Optimize: pass 3.
        00305:     80 nodes
        00306:     Optimize: pass 4.
        00305:     80 nodes
        00306:     Optimize: pass 5.
        00305:     83 nodes
        00306:     Optimize: pass 6..
        00305:     80 nodes
        00306:     Optimize: pass 7.
        00305:     80 nodes
        00306:     Optimize: pass 8.
        00305:     80 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DFT_compute::gen_out_busy_0
        00305:     69 nodes
        00306:     Optimize: pass 1.
        00305:     69 nodes
        00306:     Optimize: pass 2.
        00305:     69 nodes
        00306:     Optimize: pass 3.
        00305:     69 nodes
        00306:     Optimize: pass 4.
        00305:     69 nodes
        00306:     Optimize: pass 5.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DFT_compute::gen_active_0
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DFT_compute::gen_prev_trig_reg_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DFT_compute::gen_next_trig_req_reg_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DFT_compute::gen_next_trig_reg_0
        00305:     33 nodes
        00306:     Optimize: pass 1.
        00305:     39 nodes
        00306:     Optimize: pass 2..
        00305:     36 nodes
        00306:     Optimize: pass 3.
        00305:     36 nodes
        00306:     Optimize: pass 4.
        00305:     36 nodes
        00306:     Optimize: pass 5.
        00305:     39 nodes
        00306:     Optimize: pass 6..
        00305:     36 nodes
        00306:     Optimize: pass 7.
        00305:     36 nodes
        00306:     Optimize: pass 8.
        00305:     36 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DFT_compute::gen_vld_1
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DFT_compute::gen_unacked_req_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DFT_compute::gen_stalling_1
        00305:     74 nodes
        00306:     Optimize: pass 1.
        00305:     83 nodes
        00306:     Optimize: pass 2..
        00305:     80 nodes
        00306:     Optimize: pass 3.
        00305:     80 nodes
        00306:     Optimize: pass 4.
        00305:     80 nodes
        00306:     Optimize: pass 5.
        00305:     83 nodes
        00306:     Optimize: pass 6..
        00305:     80 nodes
        00306:     Optimize: pass 7.
        00305:     80 nodes
        00306:     Optimize: pass 8.
        00305:     80 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DFT_compute::gen_out_busy_1
        00305:     69 nodes
        00306:     Optimize: pass 1.
        00305:     69 nodes
        00306:     Optimize: pass 2.
        00305:     69 nodes
        00306:     Optimize: pass 3.
        00305:     69 nodes
        00306:     Optimize: pass 4.
        00305:     69 nodes
        00306:     Optimize: pass 5.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DFT_compute::gen_active_1
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DFT_compute::gen_prev_trig_reg_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DFT_compute::gen_next_trig_req_reg_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DFT_compute::gen_next_trig_reg_1
        00305:     33 nodes
        00306:     Optimize: pass 1.
        00305:     39 nodes
        00306:     Optimize: pass 2..
        00305:     36 nodes
        00306:     Optimize: pass 3.
        00305:     36 nodes
        00306:     Optimize: pass 4.
        00305:     36 nodes
        00306:     Optimize: pass 5.
        00305:     39 nodes
        00306:     Optimize: pass 6..
        00305:     36 nodes
        00306:     Optimize: pass 7.
        00305:     36 nodes
        00306:     Optimize: pass 8.
        00305:     36 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DFT_compute::gen_busy
        00305:     147 nodes
        00306:     Optimize: pass 1...
        00305:     120 nodes
        00306:     Optimize: pass 2.
        00305:     144 nodes
        00306:     Optimize: pass 3..
        00305:     120 nodes
        00306:     Optimize: pass 4.
        00305:     120 nodes
        00306:     Optimize: pass 5.
        00305:     120 nodes
        00306:     Optimize: pass 6.
        00305:     119 nodes
        00306:     Optimize: pass 7.
        00305:     119 nodes
        00306:     Optimize: pass 8.
        01352:   at ../DFT_compute.cpp line 36
        01352.     Postprocessing thread DFT_compute::computation

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 409
WARNING 01433.   In thread "computation" output signal "o_dft_imag.data.sign"
WARNING 01433.   is not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 408
WARNING 01433.   In thread "computation" output signal "o_dft_imag.data.exp" is
WARNING 01433.   not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 407
WARNING 01433.   In thread "computation" output signal "o_dft_imag.data.man" is
WARNING 01433.   not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 409
WARNING 01433.   In thread "computation" output signal "o_dft_real.data.sign"
WARNING 01433.   is not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 408
WARNING 01433.   In thread "computation" output signal "o_dft_real.data.exp" is
WARNING 01433.   not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h
WARNING 01433.   line 407
WARNING 01433.   In thread "computation" output signal "o_dft_real.data.man" is
WARNING 01433.   not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1733
        01352.     Postprocessing method DFT_compute::gen_busy
   NOTE 00494:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00494.         line 1739
   NOTE 00494.         Created dpopt part for "gen_busy_r".
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1796
        01352.     Postprocessing method DFT_compute::gen_unvalidated_req
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1901
        01352.     Postprocessing method DFT_compute::gen_local_busy
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1819
        01352.     Postprocessing method DFT_compute::gen_do_stall_reg
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1839
        01352.     Postprocessing method DFT_compute::gen_do_stall_reg_full
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1859
        01352.     Postprocessing method DFT_compute::gen_do_reg_data
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1877
        01352.     Postprocessing method DFT_compute::gen_do_reg_vld
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5139
        01352.     Postprocessing method DFT_compute::gen_vld_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5150
        01352.     Postprocessing method DFT_compute::gen_unacked_req_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5166
        01352.     Postprocessing method DFT_compute::gen_stalling_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5179
        01352.     Postprocessing method DFT_compute::gen_out_busy_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1328
        01352.     Postprocessing method DFT_compute::gen_active_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1339
        01352.     Postprocessing method DFT_compute::gen_prev_trig_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1352
        01352.     Postprocessing method DFT_compute::gen_next_trig_req_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1365
        01352.     Postprocessing method DFT_compute::gen_next_trig_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5139
        01352.     Postprocessing method DFT_compute::gen_vld_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5150
        01352.     Postprocessing method DFT_compute::gen_unacked_req_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5166
        01352.     Postprocessing method DFT_compute::gen_stalling_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5179
        01352.     Postprocessing method DFT_compute::gen_out_busy_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1328
        01352.     Postprocessing method DFT_compute::gen_active_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1339
        01352.     Postprocessing method DFT_compute::gen_prev_trig_reg_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1352
        01352.     Postprocessing method DFT_compute::gen_next_trig_req_reg_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1365
        01352.     Postprocessing method DFT_compute::gen_next_trig_reg_1

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 37 bits by 128 inputs.
        02788:       Using cached results for cyn_mux_estimate_3
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     1           64        154.68      0.354
        01430:     1           65        157.14      0.412
        01430:     1          128        311.96      0.412
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:     2           64        270.70      0.363
        01430:     2           65        275.00      0.422
        01430:     2          128        545.94      0.422
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     4           64        541.39      0.373
        01430:     4           65        550.00      0.431
        01430:     4          128       1091.88      0.431
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:     8           64       1005.45      0.382
        01430:     8           65       1021.42      0.440
        01430:     8          128       2027.77      0.440
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    16           64       1933.55      0.391
        01430:    16           65       1964.27      0.450
        01430:    16          128       3899.56      0.450
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    32           64       3789.76      0.401
        01430:    32           65       3849.97      0.459
        01430:    32          128       7643.14      0.459
        01430:    37            2        105.88      0.061
        01430:    37            3        134.92      0.176
        01430:    37            4        204.34      0.176
        01430:    37            5        273.77      0.235
        01430:    37            8        482.04      0.235
        01430:    37            9        551.47      0.293
        01430:    37           16       1037.44      0.293
        01430:    37           17       1106.86      0.352
        01430:    37           32       2148.23      0.352
        01430:    37           33       2217.66      0.410
        01430:    37           64       4369.83      0.410
        01430:    37           65       4439.25      0.469
        01430:    37          128       8813.01      0.469
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     1           64         91.04      0.249
        01430:     1           65         92.46      0.288
        01430:     1          128        182.20      0.288
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:     2           64        159.32      0.249
        01430:     2           65        161.81      0.288
        01430:     2          128        318.85      0.288
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210
        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     4           64        318.63      0.249
        01430:     4           65        323.62      0.288
        01430:     4          128        637.70      0.288
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:     8           64        591.75      0.249
        01430:     8           65        601.01      0.288
        01430:     8          128       1184.30      0.288
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    16           64       1137.98      0.249
        01430:    16           65       1155.79      0.288
        01430:    16          128       2277.50      0.288
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    32           64       2230.44      0.249
        01430:    32           65       2265.34      0.288
        01430:    32          128       4463.90      0.288
        01430:    37            2        114.87      0.061
        01430:    37            3        117.24      0.095
        01430:    37            4        157.48      0.095
        01430:    37            5        197.72      0.133
        01430:    37            8        318.44      0.133
        01430:    37            9        358.68      0.172
        01430:    37           16        640.35      0.172
        01430:    37           17        680.59      0.210
        01430:    37           32       1284.18      0.210
        01430:    37           33       1324.42      0.249
        01430:    37           64       2571.84      0.249
        01430:    37           65       2612.08      0.288
        01430:    37          128       5147.15      0.288
        00968:   Matching resources
   NOTE 00852:     at ../DFT_compute.cpp line 205
   NOTE 00852.       Created memory wrapper DFT_compute_RAM_8X1_1
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../DFT_compute.cpp line 205
   NOTE 00852.       Created memory wrapper DFT_compute_RAM_8X8_2
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../DFT_compute.cpp line 205
   NOTE 00852.       Created memory wrapper DFT_compute_RAM_8X23_3
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
        02788:       Using cached results for DFT_compute_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for DFT_compute_Xor_1Ux1U_1U_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        02788:       Using cached results for DFT_compute_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for DFT_compute_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for DFT_compute_N_Muxb_1_2_0_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for DFT_compute_gen_busy_r_4
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt5_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt4_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt3_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt0_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for DFT_compute_entirecomputation_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt2_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt1_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for DFT_compute_Add_3Ux1U_4U_4
        02790:         Area =    11.29  Latency = 0  Delay =    0.230ns
        02788:       Using cached results for DFT_compute_LessThan_3Ux4U_1U_4
        02790:         Area =    10.26  Latency = 0  Delay =    0.236ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_mul_E8_M23_0
        02790:         Area =  4671.60  Latency = 0  Delay =    1.406ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_mul_E8_M23_1
        02790:         Area =  3810.20  Latency = 0  Delay =    2.259ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_mul_E8_M23_2
        02791:         Area =  4085.20  Latency = 1  Setup =    2.366ns
        02791.                                       Delay =    0.115ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_add2_E8_M23_0
        02790:         Area =  2214.20  Latency = 0  Delay =    1.886ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_add2_E8_M23_1
        02790:         Area =  1716.80  Latency = 0  Delay =    4.668ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_add2_E8_M23_2
        02791:         Area =  2395.70  Latency = 1  Setup =    3.685ns
        02791.                                       Delay =    1.237ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_sin_E8_M23_0
        02790:         Area =  9828.40  Latency = 0  Delay =    4.699ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_sin_E8_M23_1
        02791:         Area = 10619.40  Latency = 1  Setup =    3.691ns
        02791.                                       Delay =    1.253ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_sin_E8_M23_3
        02791:         Area =  9849.60  Latency = 1  Setup =    4.797ns
        02791.                                       Delay =    2.381ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_sin_E8_M23_4
        02791:         Area = 10871.80  Latency = 2  Setup =    3.640ns
        02791.                                       Delay =    0.115ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_cos_E8_M23_0
        02790:         Area =  9915.50  Latency = 0  Delay =    4.493ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_cos_E8_M23_1
        02791:         Area = 10680.00  Latency = 1  Setup =    3.688ns
        02791.                                       Delay =    1.071ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_cos_E8_M23_3
        02791:         Area = 10227.20  Latency = 1  Setup =    4.863ns
        02791.                                       Delay =    2.277ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_cos_E8_M23_4
        02791:         Area = 11824.30  Latency = 2  Setup =    3.563ns
        02791.                                       Delay =    0.115ns
        02788:       Using cached results for
        02788.         DFT_compute_cynw_cm_float_div_ieee_E8_M23_0
        02791:         Area =  3989.40  Latency = 9  Setup =    0.130ns
        02791.                                       Delay =    0.115ns
        02788:       Using cached results for DFT_compute_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for DFT_compute_Xor_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for DFT_compute_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for DFT_compute_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for DFT_compute_N_Muxb_1_2_0_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for DFT_compute_gen_busy_r_1
        02790:         Area =    17.78  Latency = 0  Delay =    0.102ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt5_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for
        02788.         DFT_compute_entirecomputation_alt3_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for DFT_compute_Add_3Ux1U_4U_1
        02790:         Area =    18.59  Latency = 0  Delay =    0.123ns
        02788:       Using cached results for DFT_compute_LessThan_3Ux4U_1U_1
        02790:         Area =    20.59  Latency = 0  Delay =    0.142ns
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++ -g -o /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/objs/cynw_cm_float_cos_E8_M23_cynw_cm_float_cos_i_l_2642805460_beh_wrap.so /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/cynw_cm_float_cos_E8_M23_cynw_cm_float_cos_i_l_2642805460_beh_wrap.cc -fPIC -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include -DBDW_HUB=1 -I /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include  -I/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/lib/include -shared -Wl,-Bsymbolic -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit -lbdw -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/lib-linux64 -lsystemc -lhubexec -lhub
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++ -g -o /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/objs/cynw_cm_float_sin_E8_M23_cynw_cm_float_sin_i_l_2642805460_beh_wrap.so /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/cynw_cm_float_sin_E8_M23_cynw_cm_float_sin_i_l_2642805460_beh_wrap.cc -fPIC -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include -DBDW_HUB=1 -I /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include  -I/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/lib/include -shared -Wl,-Bsymbolic -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit -lbdw -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/lib-linux64 -lsystemc -lhubexec -lhub
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++ -g -o /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/objs/cynw_cm_float_div_ieee_E8_M23_cynw_cm_float_div_ieee_i_l_2279824183_beh_wrap.so /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/cynw_cm_float_div_ieee_E8_M23_cynw_cm_float_div_ieee_i_l_2279824183_beh_wrap.cc -fPIC -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include -DBDW_HUB=1 -I /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include  -I/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/lib/include -shared -Wl,-Bsymbolic -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit -lbdw -L/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/lib-linux64 -lsystemc -lhubexec -lhub
        00813:     Array bindings:
        00814:       Array temp_imag.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_imag.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_imag.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_real.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_real.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_real.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_real.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_real.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_real.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_imag.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_imag.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_imag.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).

        00969: Scheduling:

WARNING 02588: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 02588.   line 1701
WARNING 02588.   The HLS_SET_OUTPUT_OPTIONS directive has been applied to
WARNING 02588.   non-output 'i_real.m_use_stall_reg_ip' and will be ignored.

   NOTE 01437:   at ../DFT_compute.cpp line 36
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 1733
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 1796
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 1839
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 1877
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 5150
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 01437.     line 5166
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 01437.     line 1339
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .
        01171:   Scheduling method DFT_compute::gen_unvalidated_req
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1807 estimated mux area: 11
        01168:     Symbol:i_real.m_unvalidated_req Mux inputs: 2 Width: 1 Mux
        01168.       area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_N_Muxb_1_2_0_4        1
               .
        01171:   Scheduling method DFT_compute::gen_prev_trig_reg_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DFT_compute::gen_prev_trig_reg_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DFT_compute::gen_busy
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 11
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 11
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DFT_compute_gen_busy_r_1        1
               .
        01171:   Scheduling method DFT_compute::gen_do_reg_vld
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1887 estimated mux area: 11
        01168:     Symbol:i_real.m_vld_reg Mux inputs: 2 Width: 1 Mux area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_N_Muxb_1_2_0_4        1
               .
        01171:   Scheduling method DFT_compute::gen_active_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_Xor_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_vld_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                        Resource Quantity
        01220:       DFT_compute_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_stalling_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_And_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_unacked_req_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DFT_compute::gen_next_trig_reg_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:       DFT_compute_Not_1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_active_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_Xor_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_vld_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                        Resource Quantity
        01220:       DFT_compute_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_stalling_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_And_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DFT_compute::gen_unacked_req_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DFT_compute::gen_next_trig_reg_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:       DFT_compute_Not_1U_1U_1        1
               .
        01171:   Scheduling thread DFT_compute::computation

WARNING 01165: at ../DFT_compute.cpp line 103
WARNING 01165.   Ignoring wait statement outside of a protocol block

        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        00907: .........................................................................
        00907: . Loop carried dependencies report for loop:     DFT_compute.cpp:55,5   .
        00907: .                                                                       .
        00907: . <No loop carried dependencies found>                                  .
        00907: .........................................................................
        00907: ...........................................................................
        00907: . Loop carried dependencies report for loop:     DFT_compute.cpp:185,29   .
        00907: .                                                                         .
        00907: . Loop carried variables                                                  .
        00907: . -------------------------                                               .
        00907: . bit_reverse::i                                                          .
        00907: .                                                                         .
        00907: . Total loop carried dependencies: 1                                      .
        00907: ...........................................................................
        02098:     Total op count: 1665
        03257:     Sharable op count: 994
        01170:     Unsharable op count: 671
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2...........

        00970: Allocation & binding:...
        01218:     Scheduling Resources:
        01219:                                          Resource Quantity
        01220:                             DFT_compute_RAM_8X1_1        2
        01220:                            DFT_compute_RAM_8X23_3        2
        01220:                             DFT_compute_RAM_8X8_2        2
        01220:              DFT_compute_entirecomputation_alt1_4        2
        01220:                        DFT_compute_Add_3Ux1U_4U_1        1
        01220:                   DFT_compute_LessThan_3Ux4U_1U_1        1
        01220:           DFT_compute_cynw_cm_float_add2_E8_M23_0        1
        01220:            DFT_compute_cynw_cm_float_cos_E8_M23_0        1
        01220:       DFT_compute_cynw_cm_float_div_ieee_E8_M23_0        1
        01220:            DFT_compute_cynw_cm_float_mul_E8_M23_0        1
        01220:            DFT_compute_cynw_cm_float_sin_E8_M23_0        1
        01220:                   DFT_compute_entirecomputation_4        1
        01220:              DFT_compute_entirecomputation_alt0_4        1
        01220:              DFT_compute_entirecomputation_alt2_4        1
        01220:              DFT_compute_entirecomputation_alt3_1        1
        01220:              DFT_compute_entirecomputation_alt4_4        1
        01220:              DFT_compute_entirecomputation_alt5_1        1
               .
        01171:   Scheduling method DFT_compute::gen_do_stall_reg_full
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 5
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 5
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       DFT_compute_And_1Ux1U_1U_4        1

        02918: RTL Generation & Optimization:
        02917:   Preparing method DFT_compute::gen_unvalidated_req for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_unvalidated_req":                  .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_N_Muxb_1_2_0_4      1                 2.4            2.4 .
        00810: .             implicit muxes                                       2.9 .
        00808: .                  registers      1                                    .
        00809: .              register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_prev_trig_reg_0 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_prev_trig_reg_0":      .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_prev_trig_reg_1 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_prev_trig_reg_1":      .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_busy for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_busy":                           .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_gen_busy_r_1      1                17.8           17.8 .
        00810: .           implicit muxes                                       0.0 .
        00808: .                registers      0                                    .
        00809: .            register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           0.0(0)      17.8   0.0     17.8 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_do_reg_vld for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_do_reg_vld":                       .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_N_Muxb_1_2_0_4      1                 2.4            2.4 .
        00810: .             implicit muxes                                       2.9 .
        00808: .                  registers      1                                    .
        00809: .              register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_active_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_active_0":                         .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Xor_1Ux1U_1U_1      1                 4.4            4.4 .
        00810: .             implicit muxes                                       0.0 .
        00808: .                  registers      0                                    .
        00809: .              register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           0.0(0)       4.4   0.0      4.4 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_vld_0 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .......................................................................
               .                                                                     .
        00802: . Allocation Report for method "gen_vld_0":                           .
        00805: .                                         Area/Instance               .
        00805: .                                   ------------------------    Total .
        00805: .                  Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .            implicit muxes                                       0.0 .
        00808: .                 registers      0                                    .
        00809: .             register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------- .
        00812: .                Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                     .
               .......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_stalling_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_stalling_0":                       .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_And_1Ux1U_1U_1      1                 8.9            8.9 .
        00810: .             implicit muxes                                       0.0 .
        00808: .                  registers      0                                    .
        00809: .              register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           0.0(0)       8.9   0.0      8.9 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_unacked_req_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_unacked_req_0":        .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_next_trig_reg_0 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "gen_next_trig_reg_0":               .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Not_1U_1U_1      1                 4.1            4.1 .
        00810: .          implicit muxes                                       0.0 .
        00808: .               registers      0                                    .
        00809: .           register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_active_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_active_1":                         .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Xor_1Ux1U_1U_1      1                 4.4            4.4 .
        00810: .             implicit muxes                                       0.0 .
        00808: .                  registers      0                                    .
        00809: .              register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           0.0(0)       4.4   0.0      4.4 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_vld_1 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .......................................................................
               .                                                                     .
        00802: . Allocation Report for method "gen_vld_1":                           .
        00805: .                                         Area/Instance               .
        00805: .                                   ------------------------    Total .
        00805: .                  Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .            implicit muxes                                       0.0 .
        00808: .                 registers      0                                    .
        00809: .             register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------- .
        00812: .                Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                     .
               .......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_stalling_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_stalling_1":                       .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_And_1Ux1U_1U_1      1                 8.9            8.9 .
        00810: .             implicit muxes                                       0.0 .
        00808: .                  registers      0                                    .
        00809: .              register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           0.0(0)       8.9   0.0      8.9 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_unacked_req_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_unacked_req_1":        .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_next_trig_reg_1 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "gen_next_trig_reg_1":               .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_Not_1U_1U_1      1                 4.1            4.1 .
        00810: .          implicit muxes                                       0.0 .
        00808: .               registers      0                                    .
        00809: .           register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing thread DFT_compute::computation for final RTL output
        01006:     States: 173
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...........................................................................................
               .                                                                                         .
        00802: . Allocation Report for thread "computation":                                             .
        00805: .                                                            Area/Instance                .
        00805: .                                                     --------------------------    Total .
        00805: .                                    Resource  Count     Seq(#FF)     Comb    BB     Area .
        00805: . -------------------------------------------  -----  -----------  -------  ----  ------- .
        00807: .      DFT_compute_cynw_cm_float_cos_E8_M23_0      1                9915.5         9915.5 .
        00807: .      DFT_compute_cynw_cm_float_sin_E8_M23_0      1                9828.4         9828.4 .
        00807: . DFT_compute_cynw_cm_float_div_ieee_E8_M23_0      1  1701.8(256)   2287.6         3989.4 .
        00807: .      DFT_compute_cynw_cm_float_mul_E8_M23_1      1                3810.2         3810.2 .
        00807: .     DFT_compute_cynw_cm_float_add2_E8_M23_1      1                1716.8         1716.8 .
        00807: .                  DFT_compute_Add_3Ux1U_4U_4      1                  11.3           11.3 .
        00807: .             DFT_compute_LessThan_3Ux4U_1U_4      1                  10.3           10.3 .
        00807: .        DFT_compute_entirecomputation_alt3_4     12                   0.7            8.2 .
        00807: .        DFT_compute_entirecomputation_alt5_4      2                   0.7            1.4 .
        00807: .        DFT_compute_entirecomputation_alt4_4     12                   0.0            0.0 .
        00807: .        DFT_compute_entirecomputation_alt2_4      1                   0.0            0.0 .
        00807: .        DFT_compute_entirecomputation_alt1_4     12                   0.0            0.0 .
        00807: .        DFT_compute_entirecomputation_alt0_4     28                   0.0            0.0 .
        00807: .             DFT_compute_entirecomputation_4      4                   0.0            0.0 .
        00807: .                       DFT_compute_RAM_8X1_1      2                           ?        ? .
        00807: .                      DFT_compute_RAM_8X23_3      2                           ?        ? .
        00807: .                       DFT_compute_RAM_8X8_2      2                           ?        ? .
        00810: .                              implicit muxes                                      4914.6 .
        00808: .                                   registers     32                                      .
        00809: .                               register bits    562     5.5(1)        0.0         3075.3 .
        00811: . --------------------------------------------------------------------------------------- .
        00812: .                                  Total Area         4771.1(818)  32498.2   0.0  37281.3 .
               .                                                                                         .
               ...........................................................................................


        00813:     Array bindings:
        00814:       Array temp_imag.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_real.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_imag.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_real.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_imag.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_real.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        01677:     Building RTL structures, pass 3
        02917:   Preparing method DFT_compute::gen_do_stall_reg_full for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "gen_do_stall_reg_full":                .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: . DFT_compute_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .             implicit muxes                                       2.9 .
        00808: .                  registers      1                                    .
        00809: .              register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area           5.5(1)       4.2   0.0      9.7 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations..........................................
        00144:     Global optimizations.....................
        02788:       Using cached results for DFT_compute_Add_8U_6_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for DFT_compute_DECODE_256U_5_4
        02790:         Area =   324.56  Latency = 0  Delay =    0.260ns
        02788:       Using cached results for DFT_compute_DECODE_16U_4_4
        02790:         Area =    28.39  Latency = 0  Delay =    0.131ns
        02788:       Using cached results for DFT_compute_DECODE_8U_3_4
        02790:         Area =    16.42  Latency = 0  Delay =    0.112ns
        02788:       Using cached results for DFT_compute_DECODE_4U_2_4
        02790:         Area =     5.13  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for DFT_compute_DECODE_2U_1_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +-----------------------------------------------------------------------------------------+
               |                                                                                         |
        00803: | Allocation Report for all threads:                                                      |
        00805: |                                                            Area/Instance                |
        00805: |                                                     --------------------------    Total |
        00805: |                                    Resource  Count     Seq(#FF)     Comb    BB     Area |
        00805: | -------------------------------------------  -----  -----------  -------  ----  ------- |
        00807: |      DFT_compute_cynw_cm_float_cos_E8_M23_0      1                9915.5         9915.5 |
        00807: |      DFT_compute_cynw_cm_float_sin_E8_M23_0      1                9828.4         9828.4 |
        00807: | DFT_compute_cynw_cm_float_div_ieee_E8_M23_0      1  1701.8(256)   2287.6         3989.4 |
        00807: |      DFT_compute_cynw_cm_float_mul_E8_M23_1      1                3810.2         3810.2 |
        00807: |     DFT_compute_cynw_cm_float_add2_E8_M23_1      1                1716.8         1716.8 |
        00807: |                               mux_23bx26i0c      1                 655.2          655.2 |
        00807: |                               mux_23bx23i0c      1                 579.3          579.3 |
        00807: |                               mux_32bx10i0c      1                 346.0          346.0 |
        00807: |                                mux_32bx2i0c      3                  99.3          298.0 |
        00807: |                                mux_8bx27i1c      1                 246.9          246.9 |
        00807: |                                mux_8bx26i0c      1                 239.9          239.9 |
        00807: |                                mux_32bx3i0c      2                 101.7          203.4 |
        00807: |                                mux_3bx11i8c      6                  33.4          200.3 |
        00807: |                                mux_23bx3i0c      2                  73.7          147.3 |
        00807: |                                mux_23bx6i1c      1                 143.3          143.3 |
        00807: |                                mux_23bx2i1c      2                  62.5          125.0 |
        00807: |                                mux_23bx5i0c      1                 124.2          124.2 |
        00807: |                               mux_4bx11i11c      3                  40.8          122.4 |
        00807: |                                mux_23bx5i1c      1                 118.0          118.0 |
        00807: |                                mux_23bx4i1c      1                  92.8           92.8 |
        00807: |                                 mux_3bx6i6c      5                  16.6           82.9 |
        00807: |                                 mux_8bx3i0c      3                  27.0           80.9 |
        00807: |                                mux_23bx2i0c      1                  71.4           71.4 |
        00807: |                                 mux_8bx6i1c      1                  52.5           52.5 |
        00807: |                                 mux_8bx2i1c      2                  21.7           43.5 |
        00807: |                                 mux_8bx5i1c      1                  43.2           43.2 |
        00807: |                                 mux_2bx3i3c      7                   5.4           38.1 |
        00807: |                               mux_4bx10i10c      1                  37.1           37.1 |
        00807: |                                mux_1bx26i0c      1                  36.9           36.9 |
        00807: |                                mux_1bx25i0c      1                  35.5           35.5 |
        00807: |                                 mux_8bx4i1c      1                  34.0           34.0 |
        00807: |                                 mux_1bx2i2c     14                   2.3           32.6 |
        00807: |                                 mux_8bx2i0c      1                  24.8           24.8 |
        00807: |                                 mux_3bx2i1c      3                   8.1           24.4 |
        00807: |                                 mux_8bx3i2c      1                  22.5           22.5 |
        00807: |                                 mux_2bx4i4c      3                   7.3           21.9 |
        00807: |                                 mux_1bx3i2c      6                   3.5           20.8 |
        00807: |                  DFT_compute_And_1Ux1U_1U_1      2                   8.9           17.8 |
        00807: |                    DFT_compute_gen_busy_r_1      1                  17.8           17.8 |
        00807: |                                 mux_3bx5i5c      1                  13.8           13.8 |
        00807: |                  DFT_compute_Add_3Ux1U_4U_4      1                  11.3           11.3 |
        00807: |                                 mux_1bx4i1c      2                   5.2           10.5 |
        00807: |             DFT_compute_LessThan_3Ux4U_1U_4      1                  10.3           10.3 |
        00807: |                                 mux_1bx2i0c      3                   3.1            9.3 |
        00807: |                  DFT_compute_Xor_1Ux1U_1U_1      2                   4.4            8.9 |
        00807: |                                 mux_1bx3i0c      2                   4.2            8.3 |
        00807: |                     DFT_compute_Not_1U_1U_1      2                   4.1            8.2 |
        00807: |        DFT_compute_entirecomputation_alt3_4     12                   0.7            8.2 |
        00807: |                                 mux_1bx6i1c      1                   8.1            8.1 |
        00807: |                                 mux_1bx5i1c      1                   6.6            6.6 |
        00807: |                                 mux_1bx4i0c      1                   5.6            5.6 |
        00807: |                                 mux_1bx2i1c      2                   2.7            5.4 |
        00807: |                                 mux_2bx2i2c      1                   4.7            4.7 |
        00807: |                   DFT_compute_Or_1Ux1U_1U_4      2                   1.4            2.7 |
        00807: |                  DFT_compute_N_Muxb_1_2_0_4      1                   2.4            2.4 |
        00807: |        DFT_compute_entirecomputation_alt5_4      2                   0.7            1.4 |
        00807: |        DFT_compute_entirecomputation_alt4_4     12                   0.0            0.0 |
        00807: |        DFT_compute_entirecomputation_alt2_4      1                   0.0            0.0 |
        00807: |        DFT_compute_entirecomputation_alt0_4     28                   0.0            0.0 |
        00807: |                       DFT_compute_RAM_8X8_2      2                           ?        ? |
        00807: |                      DFT_compute_RAM_8X23_3      2                           ?        ? |
        00807: |                       DFT_compute_RAM_8X1_1      2                           ?        ? |
        00808: |                                   registers     61                                      |
        01442: |                           Reg bits by type:                                             |
        01442. |                              EN SS SC AS AC                                             |
        00809: |                               0  0  1  0  0      4     5.5(1)        1.4                |
        00809: |                               0  1  0  0  0      1     5.5(1)        1.4                |
        00809: |                               1  0  0  0  0    548     7.5(1)        0.0                |
        00809: |                               1  0  1  0  0     61     7.5(1)        1.4                |
        00809: |                               1  1  0  0  0     10     7.5(1)        1.4                |
        00809: |                           all register bits    624     7.5(1)        0.2         4788.7 |
        02604: |                             estimated cntrl      1                 866.5          866.5 |
        00811: | --------------------------------------------------------------------------------------- |
        00812: |                                  Total Area         6386.5(880)  33035.2   0.0  39421.7 |
               |                                                                                         |
               +-----------------------------------------------------------------------------------------+


        00813:     Array bindings:
        00814:       Array temp_imag.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_real.exp, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X8_2 memory having 8
        00814.         words x 8 bits (64 total bits).
        00814:       Array temp_imag.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_real.man, 8 words x 23 bits (184 total bits),
        00814.         has been mapped to a DFT_compute_RAM_8X23_3 memory
        00814.         having 8 words x 23 bits (184 total bits).
        00814:       Array temp_imag.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).
        00814:       Array temp_real.sign, 8 words x 1 bits (8 total bits), has
        00814.         been mapped to a DFT_compute_RAM_8X1_1 memory having 8
        00814.         words x 1 bits (8 total bits).

        00195: Writing RTL files:
        01766:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X1_1.h
        01767:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X1_1.cpp
        01766:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X23_3.h
        01767:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X23_3.cpp
        01766:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X8_2.h
        01767:   bdw_work/modules/DFT_compute/DPO_INLINE/c_parts/DFT_compute_RAM_8X8_2.cpp
        01766:   bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.h
        01767:   bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.cpp
        01768:   bdw_work/modules/DFT_compute/DPO_INLINE/v_rtl/DFT_compute_RAM_8X1_1.v
        01768:   bdw_work/modules/DFT_compute/DPO_INLINE/v_rtl/DFT_compute_RAM_8X23_3.v
        01768:   bdw_work/modules/DFT_compute/DPO_INLINE/v_rtl/DFT_compute_RAM_8X8_2.v
        01768:   bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 00496   1
        01198:    WARNING 00503   1
        01198:    WARNING 01165   1
        01198:    WARNING 01433   6
        01198:    WARNING 02588   1

stratus_hls succeeded with 0 errors and 10 warnings.

make[3]: `bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.v' is up to date.
/usr/cadtool/cadence/STRATUS/cur/bin/bdw_makegen project.tcl -scsim builtin -lib bdw_work/modules/DFT_compute/DPO_INLINE -o bdw_work/modules/DFT_compute/DPO_INLINE/Makefile -module DFT_compute -cynthconfig DPO_INLINE  
Generating dependencies for ../DFT_compute.cpp 
/usr/cadtool/cadence/STRATUS/cur/bin/bdw_shell /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_siminfo.tcl project.tcl V_DPO_INLINE
make[3]: Nothing to be done for `bdw_work/wrappers/DFT_compute_wrap.h'.
make[3]: `bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.v' is up to date.
make objs/libcynw_cm_float.a
make[5]: `objs/libcynw_cm_float.a' is up to date.
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++  -Ibdw_work/modules/DFT_compute/DPO_INLINE -I./ -I./ -Ibdw_work/wrappers  -DBDW_CC_SPEC=1 -Ibdw_work/modules/DFT_compute/DPO_INLINE/c_parts -DDPO_INLINE=1 -DBDW_RTL_DFT_compute_DPO_INLINE=1 -DLAT=10 -DDPOPT_ALL -Ibdw_work/libs/cynw_cm_float/c_parts -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts  -c -DCLOCK_PERIOD=5 -g    -fPIC  -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include -I/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 -o bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute.o  bdw_work/wrappers/DFT_compute_wrap.cpp
/usr/cadtool/cadence/STRATUS/cur/bin/bdw_wrapgen -project project.tcl -simconfig V_DPO_INLINE -top top
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/gcc/4.8/bin/g++ -shared -Wl,-Bsymbolic  \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/lib-linux64 \
	-o bdw_work/sims/V_DPO_INLINE/sim_V_DPO_INLINE.so  \
	bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute.o bdw_work/objs/main.o bdw_work/objs/Testbench.o bdw_work/objs/System.o \
	 \
	 \
        bdw_work/libesc/libesc.a \
	bdw_work/libs/cynw_cm_float/objs/libcynw_cm_float.a \
	-L /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/lib/64bit -L /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit  -L /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/lib-linux64 -lscv -lsystemc  -lbdw_st   \
	-lm -lcrypt -ldl \
	2>&1 | perl /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/hub_link_filter.pl
make --no-print-directory -f Makefile incisive
/usr/cadtool/cadence/STRATUS/cur/bin/bdw_wrapgen -project project.tcl -simconfig V_DPO_INLINE -top top
make objs/libcynw_cm_float.a
make[5]: `objs/libcynw_cm_float.a' is up to date.

BDW_SIM_CONFIG_DIR=bdw_work/sims/V_DPO_INLINE \
bdw_exec -jobproject project.tcl -job sim.V_DPO_INLINE.s \
/usr/cadtool/cadence/STRATUS/cur/bin/hub_ncverilog \
	-f bdw_work/sims/V_DPO_INLINE/siminfo \
+libext+.v   +define+ioConfig +define+BDW_RTL_DFT_compute_DPO_INLINE \
	+nowarn+LIBNOU  +hubSetOption+libdef=bdw_work/sims/V_DPO_INLINE/sim_V_DPO_INLINE.so,argv="out.txt" +hubSetOption+bdr=bdw_work/sims/V_DPO_INLINE/sim.bdr \
	-l bdw_work/sims/V_DPO_INLINE/bdw_sim_verilog.log \
	2>&1 | tee bdw_work/sims/V_DPO_INLINE/bdw_sim.log
Operating system Centos 7,
 GCC 7.3.0,
 and Cadence NC/IUS 15.20
are a supported combination.
irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
file: bdw_work/modules/DFT_compute/DPO_INLINE/DFT_compute_rtl.v
	module worklib.DFT_compute:v
		errors: 0, warnings: 0
file: bdw_work/modules/DFT_compute/DPO_INLINE/v_rtl/DFT_compute_RAM_8X8_2.v
ncvlog: *W,LIBNOF: Library file or directory "bdw_work/libs/cynw_cm_float/v_rtl" does not exist.
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DFT_compute:v <0x4dfbb14e>
			streams: 198, words: 168682
		worklib.top:v <0x6679bcfd>
			streams: 121, words: 106138
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 14      11
		Registers:              541     535
		Scalar wires:          1678       -
		Vectored wires:         264       -
		Always blocks:          413     410
		Initial blocks:           8       8
		Cont. assignments:      516    1711
		Pseudo assignments:      51      51
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> 
ncsim> run

        SystemC 2.3.1-Accellera --- Feb 14 2019 12:08:38
        Copyright (c) 1996-2014 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100

Info: (I804) /IEEE_Std_1666/deprecated: deprecated constructor: sc_time(uint64,bool)

Info: /OSCI/SystemC: Simulation stopped by user.
Simulation stopped via $stop(1) at time 967600 PS + 0
./bdw_work/sims/top_V_DPO_INLINE.v:72 		#100 $stop;
ncsim> quit
Total run time = 935 ns
BDW_SIM_CONFIG_DIR=bdw_work/sims/V_DPO_INLINE make saySimPassed 2>&1 | tee -a bdw_work/sims/V_DPO_INLINE/bdw_sim.log
