
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `lattice_ice40up5k_evn.ys' --

1. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_compdec.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_compdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_compdec'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_top.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_aligner.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_aligner.v' to AST representation.
Storing AST representation for module `$abstract\serv_aligner'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_immdec'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v' to AST representation.
Storing AST representation for module `$abstract\serv_synth_wrapper'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v
Parsing Verilog input from `/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v
Parsing Verilog input from `/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v' to AST representation.
Storing AST representation for module `$abstract\lattice_ice40up5k_evn'.
Successfully finished Verilog frontend.

19. Executing ATTRMAP pass (move or copy attributes).

20. Executing SYNTH_ICE40 pass.

20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

20.2. Executing HIERARCHY pass (managing design hierarchy).

20.3. Executing AST frontend in derive mode using pre-parsed AST for module `\lattice_ice40up5k_evn'.
Generating RTLIL representation for module `\lattice_ice40up5k_evn'.

20.3.1. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Parameter \RESET_PC = 1'0

20.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_top'.
Parameter \RESET_PC = 1'0
Generating RTLIL representation for module `$paramod\serv_rf_top\RESET_PC=1'0'.

20.3.3. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Parameter \WITH_CSR = 1
Parameter \PRE_REGISTER = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \MDU = 1'0
Parameter \COMPRESSED = 1'0
Parameter \ALIGN = 1'0

20.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 1
Parameter \PRE_REGISTER = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \MDU = 1'0
Parameter \COMPRESSED = 1'0
Parameter \ALIGN = 1'0
Generating RTLIL representation for module `$paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top'.
Parameter \width = 2
Parameter \csr_regs = 4

20.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram'.
Parameter \width = 2
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4

20.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if'.

20.3.7. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if
Parameter \RESET_STRATEGY = 1296649801

20.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_csr'.
Parameter \RESET_STRATEGY = 1296649801
Generating RTLIL representation for module `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001'.
Parameter \WITH_CSR = 1'1

20.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 1'1
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=1'1'.
Parameter \WITH_CSR = 1

20.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001'.

20.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \WITH_CSR = 1

20.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl'.

20.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg2'.
Generating RTLIL representation for module `\serv_bufreg2'.
Parameter \MDU = 1'0

20.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod\serv_bufreg\MDU=1'0'.

20.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_immdec'.
Generating RTLIL representation for module `\serv_immdec'.
Parameter \PRE_REGISTER = 1
Parameter \MDU = 1'0

20.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Parameter \PRE_REGISTER = 1
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1'1
Parameter \ALIGN = 1'0
Parameter \MDU = 1'0

20.3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1'1
Parameter \ALIGN = 1'0
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state'.

20.3.18. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:             $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001
Used module:             $paramod\serv_mem_if\WITH_CSR=1'1
Used module:             $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001
Used module:             \serv_alu
Used module:             $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl
Used module:             \serv_bufreg2
Used module:             $paramod\serv_bufreg\MDU=1'0
Used module:             \serv_immdec
Used module:             $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0
Used module:             $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if

20.3.19. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:             $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001
Used module:             $paramod\serv_mem_if\WITH_CSR=1'1
Used module:             $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001
Used module:             \serv_alu
Used module:             $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl
Used module:             \serv_bufreg2
Used module:             $paramod\serv_bufreg\MDU=1'0
Used module:             \serv_immdec
Used module:             $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0
Used module:             $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if
Removing unused module `$abstract\lattice_ice40up5k_evn'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_synth_wrapper'.
Removing unused module `$abstract\serv_immdec'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_aligner'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_compdec'.
Removing unused module `$abstract\serv_bufreg2'.
Removed 18 unused modules.

20.4. Executing PROC pass (convert processes to netlists).

20.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1404'.
Found and cleaned up 1 empty switch in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$1110'.
Removing empty process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$1110'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
Found and cleaned up 1 empty switch in `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
Found and cleaned up 1 empty switch in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$892'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$891'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$890'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$889'.
Cleaned up 6 empty switches.

20.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896 in module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692 in module lattice_ice40up5k_evn.
Marked 4 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664 in module lattice_ice40up5k_evn.
Marked 4 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638 in module lattice_ice40up5k_evn.
Marked 8 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456 in module lattice_ice40up5k_evn.
Marked 1 switch rules as full_case in process $proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453 in module lattice_ice40up5k_evn.
Removed a total of 0 dead cases.

20.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 287 assignments to connections.

20.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:540$888'.
  Set init value: \uart_txfull_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:537$887'.
  Set init value: \uart_txempty_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:536$886'.
  Set init value: \uart_tx_trigger_d = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:533$885'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:529$884'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:511$880'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:506$879'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:504$878'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:496$877'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:495$876'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:490$875'.
  Set init value: \uart_status_status = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:489$874'.
  Set init value: \uart_status_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:488$873'.
  Set init value: \uart_rxtx_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:486$872'.
  Set init value: \uart_rxtx_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:482$871'.
  Set init value: \uart_rxfull_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:479$870'.
  Set init value: \uart_rxempty_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:478$869'.
  Set init value: \uart_rx_trigger_d = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:475$868'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:471$867'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:453$865'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:448$864'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:446$863'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:438$862'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:437$861'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:432$860'.
  Set init value: \uart_pending_status = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:431$859'.
  Set init value: \uart_pending_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:430$858'.
  Set init value: \uart_pending_r = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:428$857'.
  Set init value: \uart_enable_storage = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:427$856'.
  Set init value: \uart_enable_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:426$855'.
  Set init value: \tx_tick = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:424$854'.
  Set init value: \tx_sink_ready = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:420$853'.
  Set init value: \tx_phase = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:419$852'.
  Set init value: \tx_enable = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:418$851'.
  Set init value: \tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:417$850'.
  Set init value: \tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:416$849'.
  Set init value: \tx_data = 8'00000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:415$848'.
  Set init value: \tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:414$847'.
  Set init value: \tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:413$846'.
  Set init value: \tx_count = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:412$845'.
  Set init value: \timer_zero_trigger_d = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:409$844'.
  Set init value: \timer_zero_pending = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:408$843'.
  Set init value: \timer_zero_clear = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:403$842'.
  Set init value: \timer_value_status = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:402$841'.
  Set init value: \timer_value_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:401$840'.
  Set init value: \timer_value = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:400$839'.
  Set init value: \timer_update_value_storage = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:399$838'.
  Set init value: \timer_update_value_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:396$837'.
  Set init value: \timer_status_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:395$836'.
  Set init value: \timer_reload_storage = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:394$835'.
  Set init value: \timer_reload_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:391$834'.
  Set init value: \timer_pending_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:390$833'.
  Set init value: \timer_pending_r = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:389$832'.
  Set init value: \timer_load_storage = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:388$831'.
  Set init value: \timer_load_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:386$830'.
  Set init value: \timer_enable_storage = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:385$829'.
  Set init value: \timer_enable_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:384$828'.
  Set init value: \timer_en_storage = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:383$827'.
  Set init value: \timer_en_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:380$825'.
  Set init value: \state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:379$824'.
  Set init value: \sram1_we = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:374$822'.
  Set init value: \sram0_we = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:369$820'.
  Set init value: \soc_rst = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:368$819'.
  Set init value: \slave_sel_r = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:367$818'.
  Set init value: \slave_sel = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:361$817'.
  Set init value: \shared_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:356$816'.
  Set init value: \shared_ack = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:355$815'.
  Set init value: \serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:354$814'.
  Set init value: \serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:353$813'.
  Set init value: \scratch_storage = 305419896
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:352$812'.
  Set init value: \scratch_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:351$811'.
  Set init value: \rx_tick = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:350$810'.
  Set init value: \rx_source_valid = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:348$809'.
  Set init value: \rx_source_payload_data = 8'00000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:345$806'.
  Set init value: \rx_rx_d = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:343$805'.
  Set init value: \rx_phase = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:342$804'.
  Set init value: \rx_enable = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:341$803'.
  Set init value: \rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:340$802'.
  Set init value: \rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:339$801'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:338$800'.
  Set init value: \rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:337$799'.
  Set init value: \rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:336$798'.
  Set init value: \rx_count = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:335$797'.
  Set init value: \rs232phytx_state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:334$796'.
  Set init value: \rs232phytx_next_state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:333$795'.
  Set init value: \rs232phyrx_state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:332$794'.
  Set init value: \rs232phyrx_next_state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:331$793'.
  Set init value: \reset_storage = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:330$792'.
  Set init value: \reset_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:327$791'.
  Set init value: \regs1 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:326$790'.
  Set init value: \regs0 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:315$788'.
  Set init value: \ram_bus_ack = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:314$787'.
  Set init value: \next_state = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:313$786'.
  Set init value: \interface1_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:312$785'.
  Set init value: \interface1_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:301$783'.
  Set init value: \interface1_ram_bus_ack = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:300$782'.
  Set init value: \interface1_dat_w = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:298$781'.
  Set init value: \interface1_adr = 14'00000000000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:273$779'.
  Set init value: \interface0_ram_bus_ack = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:270$777'.
  Set init value: \interface0_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:254$776'.
  Set init value: \interface0_ack = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:242$771'.
  Set init value: \grant = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:241$770'.
  Set init value: \error = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:219$767'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:217$766'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:212$765'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:207$764'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:202$763'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:199$762'.
  Set init value: \csr_bankarray_csrbank2_txfull_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:197$761'.
  Set init value: \csr_bankarray_csrbank2_txfull_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:195$760'.
  Set init value: \csr_bankarray_csrbank2_txempty_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:193$759'.
  Set init value: \csr_bankarray_csrbank2_txempty_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:190$758'.
  Set init value: \csr_bankarray_csrbank2_rxfull_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:188$757'.
  Set init value: \csr_bankarray_csrbank2_rxfull_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:186$756'.
  Set init value: \csr_bankarray_csrbank2_rxempty_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:184$755'.
  Set init value: \csr_bankarray_csrbank2_rxempty_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:182$754'.
  Set init value: \csr_bankarray_csrbank2_ev_status_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:180$753'.
  Set init value: \csr_bankarray_csrbank2_ev_status_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:178$752'.
  Set init value: \csr_bankarray_csrbank2_ev_pending_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:176$751'.
  Set init value: \csr_bankarray_csrbank2_ev_pending_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:174$750'.
  Set init value: \csr_bankarray_csrbank2_ev_enable0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:172$749'.
  Set init value: \csr_bankarray_csrbank2_ev_enable0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:170$748'.
  Set init value: \csr_bankarray_csrbank1_value_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:168$747'.
  Set init value: \csr_bankarray_csrbank1_value_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:166$746'.
  Set init value: \csr_bankarray_csrbank1_update_value0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:164$745'.
  Set init value: \csr_bankarray_csrbank1_update_value0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:161$744'.
  Set init value: \csr_bankarray_csrbank1_reload0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:159$743'.
  Set init value: \csr_bankarray_csrbank1_reload0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:157$742'.
  Set init value: \csr_bankarray_csrbank1_load0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:155$741'.
  Set init value: \csr_bankarray_csrbank1_load0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:153$740'.
  Set init value: \csr_bankarray_csrbank1_ev_status_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:151$739'.
  Set init value: \csr_bankarray_csrbank1_ev_status_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:149$738'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:147$737'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:145$736'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:143$735'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:141$734'.
  Set init value: \csr_bankarray_csrbank1_en0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:139$733'.
  Set init value: \csr_bankarray_csrbank1_en0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:136$732'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:134$731'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:132$730'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:130$729'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:128$728'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:126$727'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:122$726'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:119$725'.
  Set init value: \bus_errors_re = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:118$724'.
  Set init value: \bus_errors = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:116$723'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:115$722'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:114$721'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:113$720'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:112$719'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:111$718'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:110$717'.
  Set init value: \array_muxed1 = 0
Found init rule in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:109$716'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000

20.4.5. Executing PROC_ARST pass (detect async resets in processes).

20.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~147 debug messages>

20.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1404'.
     1/1: $0\genblk1.misalign_trap_sync_r[0:0]
Creating decoders for process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
     1/7: $0\o_cnt_r[3:0]
     2/7: $0\o_cnt[2:0]
     3/7: $0\stage_two_req[0:0]
     4/7: $0\o_cnt_done[0:0]
     5/7: $0\init_done[0:0]
     6/7: $0\o_ctrl_jump[0:0]
     7/7: $0\ibus_cyc[0:0]
Creating decoders for process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
Creating decoders for process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
     1/8: $0\imm30[0:0]
     2/8: $0\imm25[0:0]
     3/8: $0\op26[0:0]
     4/8: $0\op22[0:0]
     5/8: $0\op21[0:0]
     6/8: $0\op20[0:0]
     7/8: $0\funct3[2:0]
     8/8: $0\opcode[4:0]
Creating decoders for process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
     1/6: $0\imm11_7[4:0]
     2/6: $0\imm24_20[4:0]
     3/6: $0\imm30_25[5:0]
     4/6: $0\imm7[0:0]
     5/6: $0\imm19_12_20[8:0]
     6/6: $0\imm31[0:0]
Creating decoders for process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
     1/2: $0\data[29:0]
     2/2: $0\lsb[1:0]
Creating decoders for process `\serv_bufreg2.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1132'.
     1/1: $0\dat[31:0]
Creating decoders for process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
     1/1: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1085'.
     1/1: $0\cmp_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$1026'.
     1/1: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
     1/10: $0\mcause3_0[3:0] [1]
     2/10: $0\mcause3_0[3:0] [0]
     3/10: $0\mcause3_0[3:0] [2]
     4/10: $0\mcause3_0[3:0] [3]
     5/10: $0\timer_irq_r[0:0]
     6/10: $0\mcause31[0:0]
     7/10: $0\mie_mtie[0:0]
     8/10: $0\mstatus_mpie[0:0]
     9/10: $0\mstatus_mie[0:0]
    10/10: $0\o_new_irq[0:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$924'.
     1/1: $0\rdata1[0:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$923'.
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
     1/4: $0\rdata0[1:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$916'.
Creating decoders for process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$904'.
Creating decoders for process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
     1/3: $1$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN[1:0]$902
     2/3: $1$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_DATA[1:0]$901
     3/3: $1$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_ADDR[9:0]$900
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:540$888'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:537$887'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:536$886'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:533$885'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:529$884'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:514$883'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:513$882'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:512$881'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:511$880'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:506$879'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:504$878'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:496$877'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:495$876'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:490$875'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:489$874'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:488$873'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:486$872'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:482$871'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:479$870'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:478$869'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:475$868'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:471$867'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:454$866'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:453$865'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:448$864'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:446$863'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:438$862'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:437$861'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:432$860'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:431$859'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:430$858'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:428$857'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:427$856'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:426$855'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:424$854'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:420$853'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:419$852'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:418$851'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:417$850'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:416$849'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:415$848'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:414$847'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:413$846'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:412$845'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:409$844'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:408$843'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:403$842'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:402$841'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:401$840'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:400$839'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:399$838'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:396$837'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:395$836'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:394$835'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:391$834'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:390$833'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:389$832'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:388$831'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:386$830'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:385$829'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:384$828'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:383$827'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:382$826'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:380$825'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:379$824'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:376$823'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:374$822'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:371$821'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:369$820'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:368$819'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:367$818'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:361$817'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:356$816'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:355$815'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:354$814'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:353$813'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:352$812'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:351$811'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:350$810'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:348$809'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:347$808'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:346$807'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:345$806'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:343$805'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:342$804'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:341$803'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:340$802'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:339$801'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:338$800'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:337$799'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:336$798'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:335$797'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:334$796'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:333$795'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:332$794'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:331$793'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:330$792'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:327$791'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:326$790'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:322$789'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:315$788'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:314$787'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:313$786'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:312$785'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:308$784'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:301$783'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:300$782'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:298$781'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:280$780'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:273$779'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:272$778'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:270$777'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:254$776'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:253$775'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:249$774'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:246$773'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:245$772'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:242$771'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:241$770'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:232$769'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:231$768'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:219$767'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:217$766'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:212$765'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:207$764'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:202$763'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:199$762'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:197$761'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:195$760'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:193$759'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:190$758'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:188$757'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:186$756'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:184$755'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:182$754'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:180$753'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:178$752'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:176$751'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:174$750'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:172$749'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:170$748'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:168$747'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:166$746'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:164$745'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:161$744'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:159$743'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:157$742'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:155$741'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:153$740'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:151$739'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:149$738'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:147$737'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:145$736'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:143$735'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:141$734'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:139$733'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:136$732'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:134$731'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:132$730'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:130$729'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:128$728'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:126$727'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:122$726'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:119$725'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:118$724'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:116$723'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:115$722'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:114$721'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:113$720'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:112$719'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:111$718'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:110$717'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:109$716'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:108$715'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1697$710'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
     1/3: $1$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$708
     2/3: $1$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_DATA[9:0]$707
     3/3: $1$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_ADDR[3:0]$706
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1676$700'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
     1/3: $1$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$698
     2/3: $1$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_DATA[9:0]$697
     3/3: $1$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_ADDR[3:0]$696
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1657$690'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
     1/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$688
     2/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_DATA[31:0]$687
     3/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_ADDR[3:0]$686
     4/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$685
     5/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_DATA[31:0]$684
     6/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_ADDR[3:0]$683
     7/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$682
     8/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_DATA[31:0]$681
     9/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_ADDR[3:0]$680
    10/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$679
    11/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_DATA[31:0]$678
    12/12: $1$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_ADDR[3:0]$677
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
     1/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$662
     2/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_DATA[31:0]$661
     3/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_ADDR[10:0]$660
     4/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$659
     5/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_DATA[31:0]$658
     6/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_ADDR[10:0]$657
     7/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$656
     8/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_DATA[31:0]$655
     9/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_ADDR[10:0]$654
    10/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$653
    11/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_DATA[31:0]$652
    12/12: $1$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_ADDR[10:0]$651
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1596$636'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
     1/68: $0\rx_tick[0:0]
     2/68: $0\rx_phase[31:0]
     3/68: $0\tx_phase[31:0]
     4/68: $0\uart_rxfull_re[0:0]
     5/68: $0\uart_txempty_re[0:0]
     6/68: $0\uart_enable_re[0:0]
     7/68: $0\uart_pending_re[0:0]
     8/68: $0\uart_status_re[0:0]
     9/68: $0\uart_rxempty_re[0:0]
    10/68: $0\uart_txfull_re[0:0]
    11/68: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    12/68: $0\timer_enable_re[0:0]
    13/68: $0\timer_pending_re[0:0]
    14/68: $0\timer_status_re[0:0]
    15/68: $0\timer_value_re[0:0]
    16/68: $0\timer_update_value_re[0:0]
    17/68: $0\timer_en_re[0:0]
    18/68: $0\timer_reload_re[0:0]
    19/68: $0\timer_load_re[0:0]
    20/68: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    21/68: $0\csr_bankarray_sel_r[0:0]
    22/68: $0\bus_errors_re[0:0]
    23/68: $0\scratch_re[0:0]
    24/68: $0\reset_re[0:0]
    25/68: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    26/68: $0\state[0:0]
    27/68: $0\timer_zero_trigger_d[0:0]
    28/68: $0\uart_rx_trigger_d[0:0]
    29/68: $0\uart_tx_trigger_d[0:0]
    30/68: $0\rs232phyrx_state[0:0]
    31/68: $0\tx_tick[0:0]
    32/68: $0\rx_rx_d[0:0]
    33/68: $0\rs232phytx_state[0:0]
    34/68: $0\timer_value[31:0]
    35/68: $0\interface1_ram_bus_ack[0:0]
    36/68: $0\interface0_ram_bus_ack[0:0]
    37/68: $0\ram_bus_ack[0:0]
    38/68: $0\slave_sel_r[3:0]
    39/68: $0\uart_tx_pending[0:0]
    40/68: $0\uart_tx_fifo_readable[0:0]
    41/68: $0\uart_tx_fifo_produce[3:0]
    42/68: $0\uart_tx_fifo_level0[4:0]
    43/68: $0\uart_tx_fifo_consume[3:0]
    44/68: $0\uart_rx_pending[0:0]
    45/68: $0\uart_rx_fifo_readable[0:0]
    46/68: $0\uart_rx_fifo_produce[3:0]
    47/68: $0\uart_rx_fifo_level0[4:0]
    48/68: $0\uart_rx_fifo_consume[3:0]
    49/68: $0\uart_pending_r[1:0]
    50/68: $0\uart_enable_storage[1:0]
    51/68: $0\tx_data[7:0]
    52/68: $0\tx_count[3:0]
    53/68: $0\timer_zero_pending[0:0]
    54/68: $0\timer_value_status[31:0]
    55/68: $0\timer_update_value_storage[0:0]
    56/68: $0\timer_reload_storage[31:0]
    57/68: $0\timer_pending_r[0:0]
    58/68: $0\timer_load_storage[31:0]
    59/68: $0\timer_enable_storage[0:0]
    60/68: $0\timer_en_storage[0:0]
    61/68: $0\scratch_storage[31:0]
    62/68: $0\rx_data[7:0]
    63/68: $0\rx_count[3:0]
    64/68: $0\reset_storage[1:0]
    65/68: $0\grant[0:0]
    66/68: $0\count[19:0]
    67/68: $0\bus_errors[31:0]
    68/68: $0\serial_tx[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1119$573'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1112$572'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569'.
     1/2: $0\csr_bankarray_csrbank2_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_rxfull_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566'.
     1/2: $0\csr_bankarray_csrbank2_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_txempty_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563'.
     1/2: $0\csr_bankarray_csrbank2_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_enable0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560'.
     1/2: $0\csr_bankarray_csrbank2_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_pending_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557'.
     1/2: $0\csr_bankarray_csrbank2_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_status_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554'.
     1/2: $0\csr_bankarray_csrbank2_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_rxempty_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551'.
     1/2: $0\csr_bankarray_csrbank2_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_txfull_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548'.
     1/2: $0\uart_rxtx_we[0:0]
     2/2: $0\uart_rxtx_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544'.
     1/2: $0\csr_bankarray_csrbank1_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_enable0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541'.
     1/2: $0\csr_bankarray_csrbank1_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_pending_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538'.
     1/2: $0\csr_bankarray_csrbank1_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_status_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535'.
     1/2: $0\csr_bankarray_csrbank1_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_value_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532'.
     1/2: $0\csr_bankarray_csrbank1_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_update_value0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529'.
     1/2: $0\csr_bankarray_csrbank1_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_en0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526'.
     1/2: $0\csr_bankarray_csrbank1_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_reload0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523'.
     1/2: $0\csr_bankarray_csrbank1_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_load0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:929$519'.
     1/1: $0\soc_rst[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
     1/7: $0\next_state[0:0]
     2/7: $0\interface1_we[0:0]
     3/7: $0\interface1_re[0:0]
     4/7: $0\interface1_dat_w[31:0]
     5/7: $0\interface1_adr[13:0]
     6/7: $0\interface0_dat_r[31:0]
     7/7: $0\interface0_ack[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:867$499'.
     1/1: $0\timer_zero_clear[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:795$471'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:787$469'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
     1/8: $0\rs232phyrx_next_state[0:0]
     2/8: $0\rx_source_valid[0:0]
     3/8: $0\rx_source_payload_data[7:0]
     4/8: $0\rx_enable[0:0]
     5/8: $0\rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
     1/9: $0\rs232phytx_next_state[0:0]
     2/9: $0\tx_sink_ready[0:0]
     3/9: $0\tx_enable[0:0]
     4/9: $0\tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427'.
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400'.

20.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ext_funct3' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bne_or_bge' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_cond_branch' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_dbus_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_e_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ebreak' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_branch_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_shift_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_slt_or_branch' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_sh_right' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mdu_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_two_stage_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_rs1_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_imm_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_clr_lsb' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_sh_signed' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_op_b_source' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_jal_or_jalr' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_utype' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_pc_rel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_mret' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_sub' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_bool_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_cmp_eq' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_cmp_sig' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_rd_sel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_cmd' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_signed' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_word' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_half' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_addr' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mstatus_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mie_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mcause_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_source' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_d_sel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_imm_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mtval_pc' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_immdec_ctrl' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_immdec_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_mem_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_csr_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_alu_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_sink_last' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:514$883'.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_sink_first' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:513$882'.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_replace' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:512$881'.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_replace' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:454$866'.
No latch inferred for signal `\lattice_ice40up5k_evn.\sys_rst' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:382$826'.
No latch inferred for signal `\lattice_ice40up5k_evn.\sram1_adr_burst' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:376$823'.
No latch inferred for signal `\lattice_ice40up5k_evn.\sram0_adr_burst' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:371$821'.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_source_last' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:347$808'.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_source_first' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:346$807'.
No latch inferred for signal `\lattice_ice40up5k_evn.\ram_bus_err' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:322$789'.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface1_ram_bus_err' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:308$784'.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface0_ram_bus_err' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:280$780'.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface0_err' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:272$778'.
No latch inferred for signal `\lattice_ice40up5k_evn.\ibus_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:253$775'.
No latch inferred for signal `\lattice_ice40up5k_evn.\ibus_dat_w' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:249$774'.
No latch inferred for signal `\lattice_ice40up5k_evn.\ibus_cti' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:246$773'.
No latch inferred for signal `\lattice_ice40up5k_evn.\ibus_bte' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:245$772'.
No latch inferred for signal `\lattice_ice40up5k_evn.\dbus_cti' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:232$769'.
No latch inferred for signal `\lattice_ice40up5k_evn.\dbus_bte' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:231$768'.
No latch inferred for signal `\lattice_ice40up5k_evn.\adr_burst' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:108$715'.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed7' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed7 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed7 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed6' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed6 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed6 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed6 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed5' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed5` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed4' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed4` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed3' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed3` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed2' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed2 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed2 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed2 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed2 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed1' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [30]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed1 [31]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578`.
No latch inferred for signal `\lattice_ice40up5k_evn.\array_muxed0' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\array_muxed0 [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_pending_status' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1119$573'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_pending_status [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1119$573`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_pending_status [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1119$573`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_status_status' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1112$572'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_status_status [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1112$572`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_status_status [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1112$572`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxfull_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxfull_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxfull_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxfull_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txempty_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txempty_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txempty_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txempty_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_enable0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_enable0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_enable0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_enable0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_pending_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_pending_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_pending_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_pending_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_status_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_status_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_status_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_ev_status_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxempty_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxempty_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxempty_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_rxempty_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txfull_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txfull_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txfull_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank2_txfull_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_rxtx_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rxtx_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_rxtx_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rxtx_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_enable0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_enable0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_enable0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_enable0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_pending_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_pending_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_pending_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_pending_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_status_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_status_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_status_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_ev_status_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_value_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_value_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_value_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_value_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_update_value0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_update_value0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_update_value0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_update_value0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_en0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_en0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_en0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_en0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_reload0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_reload0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_reload0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_reload0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_load0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_load0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_load0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank1_load0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [30]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_sram_bus_dat_r [31]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521`.
No latch inferred for signal `\lattice_ice40up5k_evn.\soc_rst' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:929$519'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\soc_rst` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:929$519`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_bus_errors_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_bus_errors_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_bus_errors_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_bus_errors_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_scratch0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_scratch0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_scratch0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_scratch0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_reset0_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_reset0_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510`.
No latch inferred for signal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_reset0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\csr_bankarray_csrbank0_reset0_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface0_ack' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_ack` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface0_dat_r' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [30]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface0_dat_r [31]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface1_adr' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_adr [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface1_dat_w' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [30]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_dat_w [31]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface1_re' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_re` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\interface1_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\interface1_we` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\next_state' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\next_state` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502`.
No latch inferred for signal `\lattice_ice40up5k_evn.\timer_zero_clear' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:867$499'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\timer_zero_clear` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:867$499`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_wrport_adr' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rx_fifo_wrport_adr [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rx_fifo_wrport_adr [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rx_fifo_wrport_adr [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rx_fifo_wrport_adr [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_wrport_adr' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_tx_fifo_wrport_adr [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_tx_fifo_wrport_adr [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_tx_fifo_wrport_adr [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_tx_fifo_wrport_adr [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_rx_clear' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:795$471'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_rx_clear` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:795$471`.
No latch inferred for signal `\lattice_ice40up5k_evn.\uart_tx_clear' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:787$469'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\uart_tx_clear` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:787$469`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rs232phyrx_next_state' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rs232phyrx_next_state` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value0' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value0 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value0 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value0 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value0 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value_ce0' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_count_rs232phyrx_next_value_ce0` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value1 [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value_ce1' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_data_rs232phyrx_next_value_ce1` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_enable' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_enable` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_source_payload_data' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_payload_data [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rx_source_valid' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rx_source_valid` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456`.
No latch inferred for signal `\lattice_ice40up5k_evn.\rs232phytx_next_state' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\rs232phytx_next_state` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\serial_tx_rs232phytx_next_value1' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\serial_tx_rs232phytx_next_value1` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\serial_tx_rs232phytx_next_value_ce1' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\serial_tx_rs232phytx_next_value_ce1` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value0' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value0 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value0 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value0 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value0 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value_ce0' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_count_rs232phytx_next_value_ce0` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value2 [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value_ce2' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_data_rs232phytx_next_value_ce2` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_enable' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_enable` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\tx_sink_ready' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\tx_sink_ready` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453`.
No latch inferred for signal `\lattice_ice40up5k_evn.\sram1_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram1_we [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram1_we [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram1_we [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram1_we [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440`.
No latch inferred for signal `\lattice_ice40up5k_evn.\sram0_we' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram0_we [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram0_we [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram0_we [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\sram0_we [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427`.
No latch inferred for signal `\lattice_ice40up5k_evn.\error' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\error` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
No latch inferred for signal `\lattice_ice40up5k_evn.\shared_ack' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_ack` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
No latch inferred for signal `\lattice_ice40up5k_evn.\shared_dat_r' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [4]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [5]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [6]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [7]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [8]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [9]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [10]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [11]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [12]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [13]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [14]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [15]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [16]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [17]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [18]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [19]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [20]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [21]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [22]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [23]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [24]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [25]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [26]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [27]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [28]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [29]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [30]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\shared_dat_r [31]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415`.
No latch inferred for signal `\lattice_ice40up5k_evn.\slave_sel' from process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400'.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\slave_sel [0]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\slave_sel [1]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\slave_sel [2]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400`.
Removing init bit 1'0 for non-memory siginal `\lattice_ice40up5k_evn.\slave_sel [3]` in process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400`.

20.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\genblk1.misalign_trap_sync_r' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1404'.
  created $dff cell `$procdff$2122' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\ibus_cyc' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2123' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt_done' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2124' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_ctrl_jump' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2125' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\stage_two_req' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2126' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\init_done' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2127' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2128' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt_r' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
  created $dff cell `$procdff$2129' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\opcode' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2130' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\funct3' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2131' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op20' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op21' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op22' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op26' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\imm25' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\imm30' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\serv_immdec.\imm31' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\serv_immdec.\imm19_12_20' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\serv_immdec.\imm7' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\serv_immdec.\imm30_25' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\serv_immdec.\imm24_20' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\serv_immdec.\imm11_7' using process `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\lsb' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\c_r' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\data' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\serv_bufreg2.\dat' using process `\serv_bufreg2.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1132'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\o_ibus_adr' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\serv_alu.\cmp_r' using process `\serv_alu.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1085'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1085'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1'1.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$1026'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\o_new_irq' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mstatus_mie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mstatus_mpie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mie_mtie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mcause31' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mcause3_0' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\timer_irq_r' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rdata1' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$924'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wdata0_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$923'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rdata0' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rgnt' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rcnt' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rtrig1' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rreq_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wdata1_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$916'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wen0_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$916'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wen1_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$916'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.\regzero' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$904'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.\rdata' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_ADDR' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_DATA' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\storage_1_dat1' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1697$710'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\storage_1_dat0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\storage_dat1' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1676$700'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\storage_dat0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\mem_adr0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1657$690'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\main_ram_adr0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\sram_adr0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_ADDR' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_DATA' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rom_dat0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1596$636'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\serial_tx' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\bus_errors' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\bus_errors_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\count' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\csr_bankarray_interface0_bank_bus_dat_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\csr_bankarray_interface1_bank_bus_dat_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\csr_bankarray_interface2_bank_bus_dat_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\csr_bankarray_sel_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\grant' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\interface0_ram_bus_ack' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\interface1_ram_bus_ack' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\ram_bus_ack' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\regs0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\regs1' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\reset_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\reset_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rs232phyrx_state' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rs232phytx_state' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rx_count' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rx_data' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rx_phase' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rx_rx_d' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\rx_tick' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\scratch_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\scratch_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\slave_sel_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\state' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_en_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_en_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_enable_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_enable_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_load_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_load_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_pending_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_pending_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_reload_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_reload_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_status_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_update_value_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_update_value_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_value' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_value_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_value_status' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_zero_pending' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\timer_zero_trigger_d' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\tx_count' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\tx_data' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\tx_phase' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\tx_tick' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_enable_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2263' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_enable_storage' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2264' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_pending_r' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2265' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_pending_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2266' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_consume' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2267' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_level0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2268' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_produce' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2269' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_fifo_readable' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2270' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_pending' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2271' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rx_trigger_d' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2272' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rxempty_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2273' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_rxfull_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2274' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_status_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2275' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_consume' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2276' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_level0' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2277' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_produce' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2278' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_fifo_readable' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_pending' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_tx_trigger_d' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_txempty_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2282' with positive edge clock.
Creating register for signal `\lattice_ice40up5k_evn.\uart_txfull_re' using process `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
  created $dff cell `$procdff$2283' with positive edge clock.

20.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

20.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1404'.
Removing empty process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1404'.
Found and cleaned up 3 empty switches in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
Removing empty process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1380'.
Removing empty process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1318'.
Found and cleaned up 1 empty switch in `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
Removing empty process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1317'.
Found and cleaned up 6 empty switches in `\serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
Removing empty process `serv_immdec.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1156'.
Found and cleaned up 2 empty switches in `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
Removing empty process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1142'.
Found and cleaned up 1 empty switch in `\serv_bufreg2.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1132'.
Removing empty process `serv_bufreg2.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1132'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
Removing empty process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1100'.
Found and cleaned up 1 empty switch in `\serv_alu.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1085'.
Removing empty process `serv_alu.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1085'.
Found and cleaned up 1 empty switch in `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$1026'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$1026'.
Found and cleaned up 7 empty switches in `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
Removing empty process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$947'.
Found and cleaned up 1 empty switch in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$924'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$924'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$923'.
Found and cleaned up 4 empty switches in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$920'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$916'.
Removing empty process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$904'.
Found and cleaned up 1 empty switch in `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
Removing empty process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$896'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:540$888'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:537$887'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:536$886'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:533$885'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:529$884'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:514$883'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:513$882'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:512$881'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:511$880'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:506$879'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:504$878'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:496$877'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:495$876'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:490$875'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:489$874'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:488$873'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:486$872'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:482$871'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:479$870'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:478$869'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:475$868'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:471$867'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:454$866'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:453$865'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:448$864'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:446$863'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:438$862'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:437$861'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:432$860'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:431$859'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:430$858'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:428$857'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:427$856'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:426$855'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:424$854'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:420$853'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:419$852'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:418$851'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:417$850'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:416$849'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:415$848'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:414$847'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:413$846'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:412$845'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:409$844'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:408$843'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:403$842'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:402$841'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:401$840'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:400$839'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:399$838'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:396$837'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:395$836'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:394$835'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:391$834'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:390$833'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:389$832'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:388$831'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:386$830'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:385$829'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:384$828'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:383$827'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:382$826'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:380$825'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:379$824'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:376$823'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:374$822'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:371$821'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:369$820'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:368$819'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:367$818'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:361$817'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:356$816'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:355$815'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:354$814'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:353$813'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:352$812'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:351$811'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:350$810'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:348$809'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:347$808'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:346$807'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:345$806'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:343$805'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:342$804'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:341$803'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:340$802'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:339$801'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:338$800'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:337$799'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:336$798'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:335$797'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:334$796'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:333$795'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:332$794'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:331$793'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:330$792'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:327$791'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:326$790'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:322$789'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:315$788'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:314$787'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:313$786'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:312$785'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:308$784'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:301$783'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:300$782'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:298$781'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:280$780'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:273$779'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:272$778'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:270$777'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:254$776'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:253$775'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:249$774'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:246$773'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:245$772'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:242$771'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:241$770'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:232$769'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:231$768'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:219$767'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:217$766'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:212$765'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:207$764'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:202$763'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:199$762'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:197$761'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:195$760'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:193$759'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:190$758'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:188$757'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:186$756'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:184$755'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:182$754'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:180$753'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:178$752'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:176$751'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:174$750'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:172$749'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:170$748'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:168$747'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:166$746'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:164$745'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:161$744'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:159$743'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:157$742'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:155$741'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:153$740'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:151$739'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:149$738'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:147$737'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:145$736'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:143$735'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:141$734'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:139$733'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:136$732'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:134$731'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:132$730'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:130$729'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:128$728'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:126$727'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:122$726'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:119$725'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:118$724'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:116$723'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:115$722'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:114$721'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:113$720'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:112$719'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:111$718'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:110$717'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:109$716'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:108$715'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1697$710'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1697$710'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1692$702'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1676$700'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1676$700'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1671$692'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1657$690'.
Found and cleaned up 4 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1634$664'.
Found and cleaned up 4 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1611$638'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1596$636'.
Found and cleaned up 59 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1250$585'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1232$584'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1221$583'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1210$582'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1199$581'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1188$580'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1177$579'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1166$578'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1155$577'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1119$573'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1112$572'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1100$569'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1091$566'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1082$563'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1073$560'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1064$557'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1055$554'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1046$551'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1037$548'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1013$544'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1004$541'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:995$538'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:986$535'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:977$532'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:968$529'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:959$526'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:950$523'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:941$521'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:929$519'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:929$519'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:921$516'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:912$513'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:903$510'.
Found and cleaned up 2 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:875$502'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:867$499'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:867$499'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:848$491'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:818$480'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:795$471'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:795$471'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:787$469'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:787$469'.
Found and cleaned up 4 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:721$456'.
Found and cleaned up 4 empty switches in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:679$453'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:669$440'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:659$427'.
Found and cleaned up 1 empty switch in `\lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:640$415'.
Removing empty process `lattice_ice40up5k_evn.$proc$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:599$400'.
Cleaned up 147 empty switches.

20.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.
<suppressed ~13 debug messages>
Optimizing module $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.
<suppressed ~17 debug messages>
Optimizing module serv_immdec.
Optimizing module $paramod\serv_bufreg\MDU=1'0.
<suppressed ~2 debug messages>
Optimizing module serv_bufreg2.
<suppressed ~1 debug messages>
Optimizing module $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.
<suppressed ~1 debug messages>
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001.
<suppressed ~1 debug messages>
Optimizing module $paramod\serv_mem_if\WITH_CSR=1'1.
<suppressed ~3 debug messages>
Optimizing module $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.
<suppressed ~1 debug messages>
Optimizing module $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.
<suppressed ~1 debug messages>
Optimizing module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Optimizing module $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top.
Optimizing module $paramod\serv_rf_top\RESET_PC=1'0.
Optimizing module lattice_ice40up5k_evn.
<suppressed ~126 debug messages>

20.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.
Deleting now unused module $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.
Deleting now unused module serv_immdec.
Deleting now unused module $paramod\serv_bufreg\MDU=1'0.
Deleting now unused module serv_bufreg2.
Deleting now unused module $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=1'1.
Deleting now unused module $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.
Deleting now unused module $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.
Deleting now unused module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Deleting now unused module $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top.
Deleting now unused module $paramod\serv_rf_top\RESET_PC=1'0.
<suppressed ~14 debug messages>

20.6. Executing TRIBUF pass.

20.7. Executing DEMINOUT pass (demote inout ports to input or output).

20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~6 debug messages>

20.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 140 unused cells and 1295 unused wires.
<suppressed ~188 debug messages>

20.10. Executing CHECK pass (checking for obvious problems).
Checking module lattice_ice40up5k_evn...
Found and reported 0 problems.

20.11. Executing OPT pass (performing simple optimizations).

20.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

20.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1843: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$1841: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$1839: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$1847: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$1845: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$1973: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2019: \rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2017: \rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2014: \rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$2065: \rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2063: \rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2060: \rs232phytx_state -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

20.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
    Consolidated identical input bits for $mux cell $flatten\serv_rf_top.\rf_ram.$procmux$1505:
      Old ports: A=2'00, B=2'11, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN[1:0]$899
      New ports: A=1'0, B=1'1, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN[1:0]$899 [0]
      New connections: $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN[1:0]$899 [1] = $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$895_EN[1:0]$899 [0]
    Consolidated identical input bits for $mux cell $procmux$1516:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0]
      New connections: $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [9:1] = { $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] $0$memwr$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1694$390_EN[9:0]$705 [0] }
    Consolidated identical input bits for $mux cell $procmux$1527:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0]
      New connections: $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [9:1] = { $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] $0$memwr$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1673$389_EN[9:0]$695 [0] }
    Consolidated identical input bits for $mux cell $procmux$1536:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24]
      New connections: { $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [31:25] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [23:0] } = { $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1642$388_EN[31:0]$676 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1545:
      Old ports: A=0, B=16711680, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16]
      New connections: { $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [31:17] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [15:0] } = { 8'00000000 $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1554:
      Old ports: A=0, B=65280, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8]
      New connections: { $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [31:9] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [7:0] } = { 16'0000000000000000 $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1563:
      Old ports: A=0, B=255, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0]
      New connections: $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [31:1] = { 24'000000000000000000000000 $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] $0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667 [0] }
    Consolidated identical input bits for $mux cell $procmux$1572:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24]
      New connections: { $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [31:25] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [23:0] } = { $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1619$384_EN[31:0]$650 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1581:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16]
      New connections: { $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [31:17] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1590:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8]
      New connections: { $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [31:9] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1599:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0]
      New connections: $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] $0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641 [0] }
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 11 changes.

20.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

20.11.6. Executing OPT_DFF pass (perform DFF optimizations).

20.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 144 unused wires.
<suppressed ~38 debug messages>

20.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~1 debug messages>

20.11.9. Rerunning OPT passes. (Maybe there is more to do..)

20.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

20.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.11.13. Executing OPT_DFF pass (perform DFF optimizations).

20.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

20.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.11.16. Rerunning OPT passes. (Maybe there is more to do..)

20.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

20.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.11.20. Executing OPT_DFF pass (perform DFF optimizations).

20.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.11.23. Finished OPT passes. (There is nothing left to do.)

20.12. Executing FSM pass (extract and optimize FSM).

20.12.1. Executing FSM_DETECT pass (finding FSMs in design).

20.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

20.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

20.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

20.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

20.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

20.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

20.13. Executing OPT pass (performing simple optimizations).

20.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

20.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2280 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1721_Y, Q = \uart_tx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2309 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \uart_tx_pending).
Adding SRST signal on $procdff$2279 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1727_Y, Q = \uart_tx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2311 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \uart_tx_fifo_readable).
Adding EN signal on $procdff$2278 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1340$613_Y, Q = \uart_tx_fifo_produce).
Adding EN signal on $procdff$2277 ($dff) from module lattice_ice40up5k_evn (D = $0\uart_tx_fifo_level0[4:0], Q = \uart_tx_fifo_level0).
Adding EN signal on $procdff$2276 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1343$614_Y, Q = \uart_tx_fifo_consume).
Adding SRST signal on $procdff$2271 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1751_Y, Q = \uart_rx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2322 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \uart_rx_pending).
Adding SRST signal on $procdff$2270 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1757_Y, Q = \uart_rx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2324 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \uart_rx_fifo_readable).
Adding EN signal on $procdff$2269 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1362$624_Y, Q = \uart_rx_fifo_produce).
Adding EN signal on $procdff$2268 ($dff) from module lattice_ice40up5k_evn (D = $0\uart_rx_fifo_level0[4:0], Q = \uart_rx_fifo_level0).
Adding EN signal on $procdff$2267 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1365$625_Y, Q = \uart_rx_fifo_consume).
Adding EN signal on $procdff$2265 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [1:0], Q = \uart_pending_r).
Adding EN signal on $procdff$2264 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [1:0], Q = \uart_enable_storage).
Adding SRST signal on $procdff$2262 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1294$604_Y [32], Q = \tx_tick, rval = 1'0).
Adding SRST signal on $procdff$2261 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1294$604_Y [31:0], Q = \tx_phase, rval = 41231686).
Adding EN signal on $procdff$2260 ($dff) from module lattice_ice40up5k_evn (D = \tx_data_rs232phytx_next_value2, Q = \tx_data).
Adding EN signal on $procdff$2259 ($dff) from module lattice_ice40up5k_evn (D = \tx_count_rs232phytx_next_value0, Q = \tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$2340 ($dffe) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:696$454_Y, Q = \tx_count, rval = 4'0000).
Adding SRST signal on $procdff$2257 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1793_Y, Q = \timer_zero_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2344 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \timer_zero_pending).
Adding EN signal on $procdff$2256 ($dff) from module lattice_ice40up5k_evn (D = \timer_value, Q = \timer_value_status).
Adding EN signal on $procdff$2253 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [0], Q = \timer_update_value_storage).
Adding EN signal on $procdff$2250 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w, Q = \timer_reload_storage).
Adding EN signal on $procdff$2247 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [0], Q = \timer_pending_r).
Adding EN signal on $procdff$2246 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w, Q = \timer_load_storage).
Adding EN signal on $procdff$2244 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [0], Q = \timer_enable_storage).
Adding EN signal on $procdff$2242 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [0], Q = \timer_en_storage).
Adding SRST signal on $procdff$2240 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1973_Y, Q = \state, rval = 1'0).
Adding EN signal on $procdff$2238 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w, Q = \scratch_storage).
Adding SRST signal on $procdff$2236 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1309$605_Y [32], Q = \rx_tick, rval = 1'0).
Adding SRST signal on $procdff$2234 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1309$605_Y [31:0], Q = \rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$2233 ($dff) from module lattice_ice40up5k_evn (D = \rx_data_rs232phyrx_next_value1, Q = \rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$2357 ($dffe) from module lattice_ice40up5k_evn (D = { \regs1 \rx_data [7:1] }, Q = \rx_data, rval = 8'00000000).
Adding EN signal on $procdff$2232 ($dff) from module lattice_ice40up5k_evn (D = \rx_count_rs232phyrx_next_value0, Q = \rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$2361 ($dffe) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:735$457_Y, Q = \rx_count, rval = 4'0000).
Adding EN signal on $procdff$2229 ($dff) from module lattice_ice40up5k_evn (D = \interface1_dat_w [1:0], Q = \reset_storage).
Adding SRST signal on $procdff$2220 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1629_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2219 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1656_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2218 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1675_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2217 ($dff) from module lattice_ice40up5k_evn (D = $procmux$1853_Y, Q = \count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$2369 ($sdff) from module lattice_ice40up5k_evn (D = $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1270$589_Y, Q = \count).
Adding EN signal on $procdff$2215 ($dff) from module lattice_ice40up5k_evn (D = $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1277$591_Y, Q = \bus_errors).
Adding EN signal on $procdff$2214 ($dff) from module lattice_ice40up5k_evn (D = \serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$2181 ($dff) from module lattice_ice40up5k_evn (D = $memrd$\storage$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1678$701_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$2176 ($dff) from module lattice_ice40up5k_evn (D = $memrd$\storage_1$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1699$711_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2167 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.rf_ram_if.i_rreq, Q = \serv_rf_top.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2165 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\rf_ram_if.$procmux$1500_Y [1], Q = \serv_rf_top.rf_ram_if.rcnt [1], rval = 1'1).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2165 ($dff) from module lattice_ice40up5k_evn (D = { $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921_Y [4:2] $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921_Y [0] }, Q = { \serv_rf_top.rf_ram_if.rcnt [4:2] \serv_rf_top.rf_ram_if.rcnt [0] }, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2164 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.rf_ram_if.rreq_r, Q = \serv_rf_top.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2163 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.rf_ram_if.i_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata0 [1], rval = 1'0).
Adding EN signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2161 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.rf_ram_if.i_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata1).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2129 ($dff) from module lattice_ice40up5k_evn (D = { \serv_rf_top.cpu.state.o_cnt_r [2:0] $flatten\serv_rf_top.\cpu.\state.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:169$1395_Y }, Q = \serv_rf_top.cpu.state.o_cnt_r, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2128 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1390_Y, Q = \serv_rf_top.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2127 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1418_Y, Q = \serv_rf_top.cpu.state.init_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2388 ($sdff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:138$1385_Y, Q = \serv_rf_top.cpu.state.init_done).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2126 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:144$1389_Y, Q = \serv_rf_top.cpu.state.stage_two_req, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2125 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1422_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2391 ($sdff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:139$1386_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2124 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:141$1388_Y, Q = \serv_rf_top.cpu.state.o_cnt_done, rval = 1'0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2123 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\ctrl.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:79$1103_Y, Q = \serv_rf_top.cpu.state.ibus_cyc).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2122 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1406_Y, Q = \serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2395 ($sdff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:195$1405_Y, Q = \serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r).
Adding EN signal on $flatten\serv_rf_top.\cpu.\mem_if.$procdff$2153 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.mem_if.i_bufreg2_q, Q = \serv_rf_top.cpu.mem_if.signbit).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2143 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:58$1173_Y, Q = \serv_rf_top.cpu.immdec.imm11_7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2142 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:55$1170_Y, Q = \serv_rf_top.cpu.immdec.imm24_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2141 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:52$1167_Y, Q = \serv_rf_top.cpu.immdec.imm30_25).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2140 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:49$1162_Y, Q = \serv_rf_top.cpu.immdec.imm7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2139 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:47$1160_Y, Q = \serv_rf_top.cpu.immdec.imm19_12_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2138 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [31], Q = \serv_rf_top.cpu.immdec.imm31).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2159 ($dff) from module lattice_ice40up5k_evn (D = { $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:128$969_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:129$973_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:130$979_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:131$983_Y }, Q = \serv_rf_top.cpu.genblk3.csr.mcause3_0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2158 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:134$986_Y, Q = \serv_rf_top.cpu.genblk3.csr.mcause31).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2156 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.genblk3.csr.mstatus_mie, Q = \serv_rf_top.cpu.genblk3.csr.mstatus_mpie).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2155 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$and$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:96$959_Y, Q = \serv_rf_top.cpu.genblk3.csr.mstatus_mie).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2154 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$procmux$1488_Y, Q = \serv_rf_top.cpu.genblk3.csr.o_new_irq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2408 ($sdff) from module lattice_ice40up5k_evn (D = 1'0, Q = \serv_rf_top.cpu.genblk3.csr.o_new_irq).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2137 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [30], Q = \serv_rf_top.cpu.decode.imm30).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2135 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [26], Q = \serv_rf_top.cpu.decode.op26).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2134 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [22], Q = \serv_rf_top.cpu.decode.op22).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2133 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [21], Q = \serv_rf_top.cpu.decode.op21).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2132 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [20], Q = \serv_rf_top.cpu.decode.op20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2131 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [14:12], Q = \serv_rf_top.cpu.decode.funct3).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2130 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.bufreg2.i_dat [6:2], Q = \serv_rf_top.cpu.decode.opcode).
Adding EN signal on $flatten\serv_rf_top.\cpu.\ctrl.$procdff$2148 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\ctrl.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:80$1105_Y, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr).
Adding SRST signal on $auto$ff.cc:266:slice$2417 ($dffe) from module lattice_ice40up5k_evn (D = { \serv_rf_top.cpu.ctrl.new_pc \serv_rf_top.cpu.ctrl.o_ibus_adr [31:1] }, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg2.$procdff$2147 ($dff) from module lattice_ice40up5k_evn (D = $flatten\serv_rf_top.\cpu.\bufreg2.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:62$1134_Y, Q = \serv_rf_top.cpu.bufreg2.dat).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$2146 ($dff) from module lattice_ice40up5k_evn (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:40$1145_Y \serv_rf_top.cpu.bufreg.data [29:1] }, Q = \serv_rf_top.cpu.bufreg.data).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$2144 ($dff) from module lattice_ice40up5k_evn (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:43$1148_Y \serv_rf_top.cpu.bufreg.lsb [1] }, Q = \serv_rf_top.cpu.bufreg.lsb).
Adding EN signal on $flatten\serv_rf_top.\cpu.\alu.$procdff$2151 ($dff) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.state.i_alu_cmp, Q = \serv_rf_top.cpu.alu.cmp_r).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2409 ($sdffe) from module lattice_ice40up5k_evn.

20.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 95 unused cells and 92 unused wires.
<suppressed ~100 debug messages>

20.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~6 debug messages>

20.13.9. Rerunning OPT passes. (Maybe there is more to do..)

20.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

20.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

20.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2405 ($dffe) from module lattice_ice40up5k_evn (D = \serv_rf_top.cpu.genblk3.csr.csr_in, Q = \serv_rf_top.cpu.genblk3.csr.mcause31, rval = 1'0).

20.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

20.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.13.16. Rerunning OPT passes. (Maybe there is more to do..)

20.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

20.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.13.20. Executing OPT_DFF pass (perform DFF optimizations).

20.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.13.23. Finished OPT passes. (There is nothing left to do.)

20.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port lattice_ice40up5k_evn.$meminit$\mem$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$714 (mem).
Removed top 20 address bits (of 32) from memory init port lattice_ice40up5k_evn.$meminit$\rom$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:0$713 (rom).
Removed top 6 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1630_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell lattice_ice40up5k_evn.$procmux$1629 ($pmux).
Removed top 6 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1631_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1632_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1633_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1634_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1635_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell lattice_ice40up5k_evn.$procmux$1636_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell lattice_ice40up5k_evn.$procmux$1957 ($mux).
Removed top 2 bits (of 10) from FF cell lattice_ice40up5k_evn.$auto$ff.cc:266:slice$2376 ($dffe).
Removed top 2 bits (of 10) from FF cell lattice_ice40up5k_evn.$auto$ff.cc:266:slice$2375 ($dffe).
Removed top 24 bits (of 32) from FF cell lattice_ice40up5k_evn.$auto$ff.cc:266:slice$2366 ($sdff).
Removed top 2 bits (of 3) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1390 ($add).
Removed top 1 bits (of 2) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:228$1316 ($eq).
Removed top 1 bits (of 2) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_decode.v:223$1310 ($eq).
Removed top 1 bits (of 2) from port A of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1140 ($add).
Removed top 1 bits (of 2) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1140 ($add).
Removed top 1 bits (of 2) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg2.$eq$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:55$1126 ($eq).
Removed top 26 bits (of 32) from mux cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg2.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:43$1120 ($mux).
Removed top 31 bits (of 32) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116 ($sub).
Removed top 26 bits (of 32) from port Y of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116 ($sub).
Removed top 1 bits (of 2) from port A of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\rf_if.$or$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:115$1052 ($or).
Removed top 4 bits (of 6) from mux cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\rf_if.$ternary$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:79$1044 ($mux).
Removed top 1 bits (of 2) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\genblk3.csr.$eq$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_csr.v:56$926 ($eq).
Removed top 30 bits (of 32) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$915 ($sub).
Removed top 27 bits (of 32) from port Y of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$915 ($sub).
Removed top 4 bits (of 5) from port B of cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921 ($add).
Removed top 1 bits (of 2) from mux cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$procmux$1494 ($mux).
Removed top 3 bits (of 5) from mux cell lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$procmux$1500 ($mux).
Removed top 24 bits (of 32) from port B of cell lattice_ice40up5k_evn.$or$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1154$575 ($or).
Removed top 24 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1636$385_EN[31:0]$667.
Removed top 16 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1638$386_EN[31:0]$670.
Removed top 8 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1640$387_EN[31:0]$673.
Removed top 24 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1613$381_EN[31:0]$641.
Removed top 16 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1615$382_EN[31:0]$644.
Removed top 8 bits (of 32) from wire lattice_ice40up5k_evn.$0$memwr$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1617$383_EN[31:0]$647.
Removed top 26 bits (of 32) from wire lattice_ice40up5k_evn.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116_Y.
Removed top 1 bits (of 2) from wire lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$0\rdata0[1:0].
Removed top 3 bits (of 5) from wire lattice_ice40up5k_evn.$flatten\serv_rf_top.\rf_ram_if.$procmux$1500_Y.
Removed top 24 bits (of 32) from wire lattice_ice40up5k_evn.$procmux$1629_Y.
Removed top 24 bits (of 32) from wire lattice_ice40up5k_evn.csr_bankarray_sram_bus_dat_r.

20.15. Executing PEEPOPT pass (run peephole optimizers).

20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

20.17. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module lattice_ice40up5k_evn that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\sram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1622$663 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1660$691 ($memrd):
    Found 1 activation_patterns using ctrl signal { \state \done \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\main_ram$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1645$689 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.

20.18. Executing TECHMAP pass (map to technology primitives).

20.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

20.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

20.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\main_ram'[0] in module `\lattice_ice40up5k_evn': no output FF found.
Checking read port `\mem'[0] in module `\lattice_ice40up5k_evn': no output FF found.
Checking read port `\rom'[0] in module `\lattice_ice40up5k_evn': merging output FF to cell.
Checking read port `\serv_rf_top.rf_ram.memory'[0] in module `\lattice_ice40up5k_evn': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\sram'[0] in module `\lattice_ice40up5k_evn': no output FF found.
Checking read port `\storage'[0] in module `\lattice_ice40up5k_evn': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\lattice_ice40up5k_evn': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\main_ram'[0] in module `\lattice_ice40up5k_evn': merged address FF to cell.
Checking read port address `\mem'[0] in module `\lattice_ice40up5k_evn': merged address FF to cell.
Checking read port address `\sram'[0] in module `\lattice_ice40up5k_evn': merged address FF to cell.

20.22. Executing WREDUCE pass (reducing word size of cells).

20.23. Executing TECHMAP pass (map to technology primitives).

20.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

20.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

20.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

20.24. Executing OPT_EXPR pass (perform const folding).

20.25. Executing WREDUCE pass (reducing word size of cells).

20.26. Executing ICE40_DSP pass (map multipliers).

20.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module lattice_ice40up5k_evn:
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1277$591 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1294$604 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1309$605 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1340$613 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1343$614 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1347$619 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1362$624 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1365$625 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1369$630 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:696$454 ($add).
  creating $macc model for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:735$457 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1063 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1064 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1066 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1067 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1140 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1141 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116 ($sub).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1088 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1089 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1096 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1097 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1390 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$915 ($sub).
  creating $macc model for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1270$589 ($sub).
  creating $macc model for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1351$620 ($sub).
  creating $macc model for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1373$631 ($sub).
  creating $macc model for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1380$633 ($sub).
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1096 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1097.
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1088 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1089.
  merging $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1140 into $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1141.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1066 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1067.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1063 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1064.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1390.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1097.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$915.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1089.
  creating $alu model for $macc $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1270$589.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1141.
  creating $alu model for $macc $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1351$620.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1067.
  creating $alu model for $macc $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1373$631.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1064.
  creating $alu model for $macc $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1380$633.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:735$457.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:696$454.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1369$630.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1365$625.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1362$624.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1347$619.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1343$614.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1340$613.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1309$605.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1294$604.
  creating $alu model for $macc $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1277$591.
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1277$591: $auto$alumacc.cc:495:replace_alu$2496
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1294$604: $auto$alumacc.cc:495:replace_alu$2499
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1309$605: $auto$alumacc.cc:495:replace_alu$2502
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1340$613: $auto$alumacc.cc:495:replace_alu$2505
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1343$614: $auto$alumacc.cc:495:replace_alu$2508
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1347$619: $auto$alumacc.cc:495:replace_alu$2511
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1362$624: $auto$alumacc.cc:495:replace_alu$2514
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1365$625: $auto$alumacc.cc:495:replace_alu$2517
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1369$630: $auto$alumacc.cc:495:replace_alu$2520
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:696$454: $auto$alumacc.cc:495:replace_alu$2523
  creating $alu cell for $add$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:735$457: $auto$alumacc.cc:495:replace_alu$2526
  creating $alu cell for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1380$633: $auto$alumacc.cc:495:replace_alu$2529
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1064: $auto$alumacc.cc:495:replace_alu$2532
  creating $alu cell for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1373$631: $auto$alumacc.cc:495:replace_alu$2535
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1067: $auto$alumacc.cc:495:replace_alu$2538
  creating $alu cell for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1351$620: $auto$alumacc.cc:495:replace_alu$2541
  creating $alu cell for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1141: $auto$alumacc.cc:495:replace_alu$2544
  creating $alu cell for $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1116: $auto$alumacc.cc:495:replace_alu$2547
  creating $alu cell for $sub$/home/skanda/soc_python/build/gateware/lattice_ice40up5k_evn.v:1270$589: $auto$alumacc.cc:495:replace_alu$2550
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1089: $auto$alumacc.cc:495:replace_alu$2553
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$915: $auto$alumacc.cc:495:replace_alu$2556
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1097: $auto$alumacc.cc:495:replace_alu$2559
  creating $alu cell for $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1390: $auto$alumacc.cc:495:replace_alu$2562
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/.local/lib/python3.10/site-packages/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$921: $auto$alumacc.cc:495:replace_alu$2565
  created 24 $alu and 0 $macc cells.

20.28. Executing OPT pass (performing simple optimizations).

20.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

20.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

20.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.28.6. Executing OPT_DFF pass (perform DFF optimizations).

20.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 12 unused cells and 67 unused wires.
<suppressed ~16 debug messages>

20.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.28.9. Rerunning OPT passes. (Maybe there is more to do..)

20.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

20.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.28.13. Executing OPT_DFF pass (perform DFF optimizations).

20.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.28.16. Finished OPT passes. (There is nothing left to do.)

20.29. Executing MEMORY pass.

20.29.1. Executing OPT_MEM pass (optimize memories).
lattice_ice40up5k_evn.mem: removing const-0 lane 7
lattice_ice40up5k_evn.rom: removing const-0 lane 7
lattice_ice40up5k_evn.rom: removing const-0 lane 15
lattice_ice40up5k_evn.rom: removing const-0 lane 23
lattice_ice40up5k_evn.rom: removing const-0 lane 31
Performed a total of 194 transformations.

20.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

20.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

20.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory lattice_ice40up5k_evn.main_ram by address:
  Merging ports 0, 1 (address \array_muxed0 [3:0]).
  Merging ports 0, 2 (address \array_muxed0 [3:0]).
  Merging ports 0, 3 (address \array_muxed0 [3:0]).
Consolidating write ports of memory lattice_ice40up5k_evn.sram by address:
  Merging ports 0, 1 (address \array_muxed0 [10:0]).
  Merging ports 0, 2 (address \array_muxed0 [10:0]).
  Merging ports 0, 3 (address \array_muxed0 [10:0]).

20.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

20.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

20.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory lattice_ice40up5k_evn.main_ram via $__ICE40_RAM4K_
using FF mapping for memory lattice_ice40up5k_evn.mem
mapping memory lattice_ice40up5k_evn.rom via $__ICE40_RAM4K_
mapping memory lattice_ice40up5k_evn.serv_rf_top.rf_ram.memory via $__ICE40_RAM4K_
mapping memory lattice_ice40up5k_evn.sram via $__ICE40_RAM4K_
mapping memory lattice_ice40up5k_evn.storage via $__ICE40_RAM4K_
mapping memory lattice_ice40up5k_evn.storage_1 via $__ICE40_RAM4K_
<suppressed ~435 debug messages>

20.32. Executing TECHMAP pass (map to technology primitives).

20.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

20.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

20.32.3. Continuing TECHMAP pass.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6d3fa471b9b81c89216618364f53fba560672c61\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d22b33ff0a476b6b14e1f22b5b0ca8773b336e69\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f5bcc0f7005353c252b296d6695b3f5d63ed6049\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7db405f5940bf396e9bfd39c85ee546a37966af4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4a9c4209429eda134ec9489263a6f343784f10e8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a0de0f753c5180e014d0628b00d97df1b81af07c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$73fabab2c381b3686c9dc3d9cb361ef3b9bd7fb0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$3ccb9638b68e0d8ba24443804b6a822806c03b9d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$edf9ff1e5d55851851744dcdb963054f0e80311b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$1375910f822c1309f6c2fadca59d98f190fb6068\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$21db884ff0d62f501ff4ea265f4457282ae75e6e\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$0e44ec8a25702b5b131ab35fd060949ed79910d7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f11f8f49dafd7dc14e82784db2d2a4ea9cea1007\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$722b538bfd3b3bcaac45f9259c1cc816a63574cb\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$91b7893fffe13b2f24f3d8ae2fbe711b0dcbd9b7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5ed7644a34869680916bf0e7eedac33b285ac154\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c22499c102e5d62d261b6e8994920ec45296e4f8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6ccc2ac5f3c2f9b57ed72d33e6615f96c7612f5d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$45072728ef4c8f0c8c7dacbac7a5dc5cea4d3d77\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7d7482403d2dbfbc5fbdb786a12d37f134850864\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7ee6e89cf7e9a928e1693267e2bc2c22b53fcd98\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$230909f0414b78a4d0c7c7d80ed3af3e9471fbb2\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7a9d0ef0061ed82dd7d499c66287dd21f204da3d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$00fef9aaf99168e38586542ae001cfaddba76b1f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cf52ca84c40281bebbafa648b11b60d19453fdef\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~619 debug messages>

20.33. Executing ICE40_BRAMINIT pass.

20.34. Executing OPT pass (performing simple optimizations).

20.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~409 debug messages>

20.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

20.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$2595 ($dffe) from module lattice_ice40up5k_evn.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2574 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 0 on $auto$opt_mem.cc:128:execute$2568 ($dff) from module lattice_ice40up5k_evn.

20.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 1 unused cells and 703 unused wires.
<suppressed ~2 debug messages>

20.34.5. Rerunning OPT passes. (Removed registers in this run.)

20.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~13 debug messages>

20.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$2683 ($dff) from module lattice_ice40up5k_evn (D = \rx_data, Q = $auto$mem.cc:1619:emulate_read_first$2680 [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2356 ($sdff) from module lattice_ice40up5k_evn (D = \rx_phase [0], Q = \rx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$3283 ($sdffe) from module lattice_ice40up5k_evn (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$2338 ($sdff) from module lattice_ice40up5k_evn (D = \tx_phase [0], Q = \tx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$3287 ($sdffe) from module lattice_ice40up5k_evn (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3287 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3283 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3282 ($dff) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3282 ($dff) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 8 on $auto$mem.cc:1623:emulate_read_first$2664 ($dff) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 9 on $auto$mem.cc:1623:emulate_read_first$2664 ($dff) from module lattice_ice40up5k_evn.

20.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 5 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

20.34.10. Rerunning OPT passes. (Removed registers in this run.)

20.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~15 debug messages>

20.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2668 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2668 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2687 ($dffe) from module lattice_ice40up5k_evn.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2687 ($dffe) from module lattice_ice40up5k_evn.

20.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.34.15. Rerunning OPT passes. (Removed registers in this run.)

20.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.34.18. Executing OPT_DFF pass (perform DFF optimizations).

20.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.34.20. Finished fast OPT passes.

20.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \lattice_ice40up5k_evn:
  created 28 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of lattice_ice40up5k_evn.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

20.36. Executing OPT pass (performing simple optimizations).

20.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~7 debug messages>

20.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

20.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1855:emit_port$2590: \sram1_we [3:2]
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1855:emit_port$2588: \sram1_we [1:0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$3372:
      Old ports: A=7'0100000, B=7'1001101, Y=$memory\mem$rdmux[0][3][5]$b$3332
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][3][5]$b$3332 [5] $memory\mem$rdmux[0][3][5]$b$3332 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$3332 [6] $memory\mem$rdmux[0][3][5]$b$3332 [4:1] } = { $memory\mem$rdmux[0][3][5]$b$3332 [0] 1'0 $memory\mem$rdmux[0][3][5]$b$3332 [0] $memory\mem$rdmux[0][3][5]$b$3332 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$3369:
      Old ports: A=7'1010011, B=7'1000100, Y=$memory\mem$rdmux[0][3][5]$a$3331
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][3][5]$a$3331 [2] $memory\mem$rdmux[0][3][5]$a$3331 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$3331 [6:3] $memory\mem$rdmux[0][3][5]$a$3331 [1] } = { 2'10 $memory\mem$rdmux[0][3][5]$a$3331 [0] 1'0 $memory\mem$rdmux[0][3][5]$a$3331 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$3366:
      Old ports: A=7'0100000, B=7'1010110, Y=$memory\mem$rdmux[0][3][4]$b$3329
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][3][4]$b$3329 [5] $memory\mem$rdmux[0][3][4]$b$3329 [1] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$3329 [6] $memory\mem$rdmux[0][3][4]$b$3329 [4:2] $memory\mem$rdmux[0][3][4]$b$3329 [0] } = { $memory\mem$rdmux[0][3][4]$b$3329 [1] $memory\mem$rdmux[0][3][4]$b$3329 [1] 1'0 $memory\mem$rdmux[0][3][4]$b$3329 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$3363:
      Old ports: A=7'0100000, B=7'0101101, Y=$memory\mem$rdmux[0][3][4]$a$3328
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][3][4]$a$3328 [0]
      New connections: $memory\mem$rdmux[0][3][4]$a$3328 [6:1] = { 3'010 $memory\mem$rdmux[0][3][4]$a$3328 [0] $memory\mem$rdmux[0][3][4]$a$3328 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$3360:
      Old ports: A=7'1101111, B=7'1000011, Y=$memory\mem$rdmux[0][3][3]$b$3326
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][3]$b$3326 [2]
      New connections: { $memory\mem$rdmux[0][3][3]$b$3326 [6:3] $memory\mem$rdmux[0][3][3]$b$3326 [1:0] } = { 1'1 $memory\mem$rdmux[0][3][3]$b$3326 [2] 1'0 $memory\mem$rdmux[0][3][3]$b$3326 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$3357:
      Old ports: A=7'0100000, B=7'1010011, Y=$memory\mem$rdmux[0][3][3]$a$3325
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][3][3]$a$3325 [5] $memory\mem$rdmux[0][3][3]$a$3325 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$3325 [6] $memory\mem$rdmux[0][3][3]$a$3325 [4:1] } = { $memory\mem$rdmux[0][3][3]$a$3325 [0] $memory\mem$rdmux[0][3][3]$a$3325 [0] 2'00 $memory\mem$rdmux[0][3][3]$a$3325 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$3354:
      Old ports: A=7'1010010, B=7'1010110, Y=$memory\mem$rdmux[0][3][2]$b$3323
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][3][2]$b$3323 [2]
      New connections: { $memory\mem$rdmux[0][3][2]$b$3323 [6:3] $memory\mem$rdmux[0][3][2]$b$3323 [1:0] } = 6'101010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$3351:
      Old ports: A=7'1010011, B=7'1000101, Y=$memory\mem$rdmux[0][3][2]$a$3322
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][3][2]$a$3322 [2:1]
      New connections: { $memory\mem$rdmux[0][3][2]$a$3322 [6:3] $memory\mem$rdmux[0][3][2]$a$3322 [0] } = { 2'10 $memory\mem$rdmux[0][3][2]$a$3322 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$3348:
      Old ports: A=7'1101100, B=7'0100000, Y=$memory\mem$rdmux[0][3][1]$b$3320
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][1]$b$3320 [2]
      New connections: { $memory\mem$rdmux[0][3][1]$b$3320 [6:3] $memory\mem$rdmux[0][3][1]$b$3320 [1:0] } = { $memory\mem$rdmux[0][3][1]$b$3320 [2] 2'10 $memory\mem$rdmux[0][3][1]$b$3320 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$3345:
      Old ports: A=7'1101101, B=7'1100001, Y=$memory\mem$rdmux[0][3][1]$a$3319
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][1]$a$3319 [2]
      New connections: { $memory\mem$rdmux[0][3][1]$a$3319 [6:3] $memory\mem$rdmux[0][3][1]$a$3319 [1:0] } = { 3'110 $memory\mem$rdmux[0][3][1]$a$3319 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$3342:
      Old ports: A=7'1101110, B=7'1101001, Y=$memory\mem$rdmux[0][3][0]$b$3317
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][3][0]$b$3317 [1:0]
      New connections: $memory\mem$rdmux[0][3][0]$b$3317 [6:2] = { 4'1101 $memory\mem$rdmux[0][3][0]$b$3317 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$3339:
      Old ports: A=7'1001101, B=7'1101001, Y=$memory\mem$rdmux[0][3][0]$a$3316
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][3][0]$a$3316 [5] $memory\mem$rdmux[0][3][0]$a$3316 [2] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$3316 [6] $memory\mem$rdmux[0][3][0]$a$3316 [4:3] $memory\mem$rdmux[0][3][0]$a$3316 [1:0] } = 5'10101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][12]$3375:
      Old ports: A=7'1101001, B=7'1101110, Y=$memory\mem$rdmux[0][3][6]$a$3334
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][3][6]$a$3334 [1:0]
      New connections: $memory\mem$rdmux[0][3][6]$a$3334 [6:2] = { 4'1101 $memory\mem$rdmux[0][3][6]$a$3334 [1] }
    Consolidated identical input bits for $mux cell $procmux$1957:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][13]$3378:
      Old ports: A=7'1101001, B=7'0000000, Y=$memory\mem$rdmux[0][3][6]$b$3335
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][6]$b$3335 [0]
      New connections: $memory\mem$rdmux[0][3][6]$b$3335 [6:1] = { $memory\mem$rdmux[0][3][6]$b$3335 [0] $memory\mem$rdmux[0][3][6]$b$3335 [0] 1'0 $memory\mem$rdmux[0][3][6]$b$3335 [0] 2'00 }
  Optimizing cells in module \lattice_ice40up5k_evn.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][6]$3333:
      Old ports: A=$memory\mem$rdmux[0][3][6]$a$3334, B=$memory\mem$rdmux[0][3][6]$b$3335, Y=$memory\mem$rdmux[0][2][3]$a$3313
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][6]$a$3334 [1:0] }, B={ $memory\mem$rdmux[0][3][6]$b$3335 [0] 1'0 $memory\mem$rdmux[0][3][6]$b$3335 [0] }, Y={ $memory\mem$rdmux[0][2][3]$a$3313 [3] $memory\mem$rdmux[0][2][3]$a$3313 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][3]$a$3313 [6:4] $memory\mem$rdmux[0][2][3]$a$3313 [2] } = { $memory\mem$rdmux[0][2][3]$a$3313 [3] $memory\mem$rdmux[0][2][3]$a$3313 [3] 1'0 $memory\mem$rdmux[0][2][3]$a$3313 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$3330:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$3331, B=$memory\mem$rdmux[0][3][5]$b$3332, Y=$memory\mem$rdmux[0][2][2]$b$3311
      New ports: A={ 3'100 $memory\mem$rdmux[0][3][5]$a$3331 [2] $memory\mem$rdmux[0][3][5]$a$3331 [0] $memory\mem$rdmux[0][3][5]$a$3331 [0] }, B={ $memory\mem$rdmux[0][3][5]$b$3332 [0] $memory\mem$rdmux[0][3][5]$b$3332 [5] $memory\mem$rdmux[0][3][5]$b$3332 [0] $memory\mem$rdmux[0][3][5]$b$3332 [0] 1'0 $memory\mem$rdmux[0][3][5]$b$3332 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$3311 [6:5] $memory\mem$rdmux[0][2][2]$b$3311 [3:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$3311 [4] = $memory\mem$rdmux[0][2][2]$b$3311 [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$3327:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$3328, B=$memory\mem$rdmux[0][3][4]$b$3329, Y=$memory\mem$rdmux[0][2][2]$a$3310
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$3328 [0] 1'0 $memory\mem$rdmux[0][3][4]$a$3328 [0] }, B={ $memory\mem$rdmux[0][3][4]$b$3329 [5] $memory\mem$rdmux[0][3][4]$b$3329 [1] $memory\mem$rdmux[0][3][4]$b$3329 [1] 1'0 }, Y={ $memory\mem$rdmux[0][2][2]$a$3310 [5] $memory\mem$rdmux[0][2][2]$a$3310 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$3310 [6] $memory\mem$rdmux[0][2][2]$a$3310 [4:3] } = { $memory\mem$rdmux[0][2][2]$a$3310 [1] $memory\mem$rdmux[0][2][2]$a$3310 [1:0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$3324:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$3325, B=$memory\mem$rdmux[0][3][3]$b$3326, Y=$memory\mem$rdmux[0][2][1]$b$3308
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$3325 [5] $memory\mem$rdmux[0][3][3]$a$3325 [0] 1'0 $memory\mem$rdmux[0][3][3]$a$3325 [0] }, B={ $memory\mem$rdmux[0][3][3]$b$3326 [2] 1'0 $memory\mem$rdmux[0][3][3]$b$3326 [2] 1'1 }, Y={ $memory\mem$rdmux[0][2][1]$b$3308 [5:4] $memory\mem$rdmux[0][2][1]$b$3308 [2] $memory\mem$rdmux[0][2][1]$b$3308 [0] }
      New connections: { $memory\mem$rdmux[0][2][1]$b$3308 [6] $memory\mem$rdmux[0][2][1]$b$3308 [3] $memory\mem$rdmux[0][2][1]$b$3308 [1] } = { $memory\mem$rdmux[0][2][1]$b$3308 [0] $memory\mem$rdmux[0][2][1]$b$3308 [2] $memory\mem$rdmux[0][2][1]$b$3308 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$3321:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$3322, B=$memory\mem$rdmux[0][3][2]$b$3323, Y=$memory\mem$rdmux[0][2][1]$a$3307
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$3322 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][3][2]$b$3323 [2] 2'10 }, Y=$memory\mem$rdmux[0][2][1]$a$3307 [2:0]
      New connections: $memory\mem$rdmux[0][2][1]$a$3307 [6:3] = { 2'10 $memory\mem$rdmux[0][2][1]$a$3307 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$3318:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$3319, B=$memory\mem$rdmux[0][3][1]$b$3320, Y=$memory\mem$rdmux[0][2][0]$b$3305
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][1]$a$3319 [2] 1'1 }, B={ $memory\mem$rdmux[0][3][1]$b$3320 [2] $memory\mem$rdmux[0][3][1]$b$3320 [2] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3305 [6] $memory\mem$rdmux[0][2][0]$b$3305 [2] $memory\mem$rdmux[0][2][0]$b$3305 [0] }
      New connections: { $memory\mem$rdmux[0][2][0]$b$3305 [5:3] $memory\mem$rdmux[0][2][0]$b$3305 [1] } = { 2'10 $memory\mem$rdmux[0][2][0]$b$3305 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$3315:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$3316, B=$memory\mem$rdmux[0][3][0]$b$3317, Y=$memory\mem$rdmux[0][2][0]$a$3304
      New ports: A={ $memory\mem$rdmux[0][3][0]$a$3316 [5] $memory\mem$rdmux[0][3][0]$a$3316 [2] 2'01 }, B={ 1'1 $memory\mem$rdmux[0][3][0]$b$3317 [1] $memory\mem$rdmux[0][3][0]$b$3317 [1:0] }, Y={ $memory\mem$rdmux[0][2][0]$a$3304 [5] $memory\mem$rdmux[0][2][0]$a$3304 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][0]$a$3304 [6] $memory\mem$rdmux[0][2][0]$a$3304 [4:3] } = 3'101
  Optimizing cells in module \lattice_ice40up5k_evn.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$3312:
      Old ports: A=$memory\mem$rdmux[0][2][3]$a$3313, B=7'x, Y=$memory\mem$rdmux[0][1][1]$b$3302
      New ports: A={ 1'0 $memory\mem$rdmux[0][2][3]$a$3313 [3] $memory\mem$rdmux[0][2][3]$a$3313 [1:0] }, B=4'x, Y={ $memory\mem$rdmux[0][1][1]$b$3302 [4:3] $memory\mem$rdmux[0][1][1]$b$3302 [1:0] }
      New connections: { $memory\mem$rdmux[0][1][1]$b$3302 [6:5] $memory\mem$rdmux[0][1][1]$b$3302 [2] } = { $memory\mem$rdmux[0][1][1]$b$3302 [3] $memory\mem$rdmux[0][1][1]$b$3302 [3] $memory\mem$rdmux[0][1][1]$b$3302 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$3309:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$3310, B=$memory\mem$rdmux[0][2][2]$b$3311, Y=$memory\mem$rdmux[0][1][1]$a$3301
      New ports: A={ $memory\mem$rdmux[0][2][2]$a$3310 [1] $memory\mem$rdmux[0][2][2]$a$3310 [5] $memory\mem$rdmux[0][2][2]$a$3310 [0] $memory\mem$rdmux[0][2][2]$a$3310 [2:0] }, B={ $memory\mem$rdmux[0][2][2]$b$3311 [6:5] $memory\mem$rdmux[0][2][2]$b$3311 [3:0] }, Y={ $memory\mem$rdmux[0][1][1]$a$3301 [6:5] $memory\mem$rdmux[0][1][1]$a$3301 [3:0] }
      New connections: $memory\mem$rdmux[0][1][1]$a$3301 [4] = $memory\mem$rdmux[0][1][1]$a$3301 [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$3303:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$3304, B=$memory\mem$rdmux[0][2][0]$b$3305, Y=$memory\mem$rdmux[0][1][0]$a$3298
      New ports: A={ 1'1 $memory\mem$rdmux[0][2][0]$a$3304 [5] 1'1 $memory\mem$rdmux[0][2][0]$a$3304 [2:0] }, B={ $memory\mem$rdmux[0][2][0]$b$3305 [6] 1'1 $memory\mem$rdmux[0][2][0]$b$3305 [2] $memory\mem$rdmux[0][2][0]$b$3305 [2] 1'0 $memory\mem$rdmux[0][2][0]$b$3305 [0] }, Y={ $memory\mem$rdmux[0][1][0]$a$3298 [6:5] $memory\mem$rdmux[0][1][0]$a$3298 [3:0] }
      New connections: $memory\mem$rdmux[0][1][0]$a$3298 [4] = 1'0
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 27 changes.

20.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

20.36.6. Executing OPT_DFF pass (perform DFF optimizations).

20.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

20.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~5 debug messages>

20.36.9. Rerunning OPT passes. (Maybe there is more to do..)

20.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

20.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$3318:
      Old ports: A={ 1'1 $memory\mem$rdmux[0][3][1]$a$3319 [3] 1'1 }, B={ $memory\mem$rdmux[0][3][1]$a$3319 [3] $memory\mem$rdmux[0][3][1]$a$3319 [3] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3305 [6] $memory\mem$rdmux[0][2][0]$b$3305 [3] $memory\mem$rdmux[0][2][0]$b$3305 [0] }
      New ports: A=2'11, B={ $memory\mem$rdmux[0][3][1]$a$3319 [3] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3305 [6] $memory\mem$rdmux[0][2][0]$b$3305 [0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$3305 [3] = $memory\mem$rdmux[0][3][1]$a$3319 [3]
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 1 changes.

20.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.36.13. Executing OPT_DFF pass (perform DFF optimizations).

20.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

20.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.36.16. Rerunning OPT passes. (Maybe there is more to do..)

20.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

20.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.36.20. Executing OPT_DFF pass (perform DFF optimizations).

20.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.36.23. Finished OPT passes. (There is nothing left to do.)

20.37. Executing ICE40_WRAPCARRY pass (wrap carries).

20.38. Executing TECHMAP pass (map to technology primitives).

20.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

20.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$3db153e1a765c5f364a19299b3f3b9fb2ee9fafe\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$eae5c6d909a05153739c7821f34da2cbc0422532\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1574 debug messages>

20.39. Executing OPT pass (performing simple optimizations).

20.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~1397 debug messages>

20.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

20.39.3. Executing OPT_DFF pass (perform DFF optimizations).

20.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 169 unused cells and 1036 unused wires.
<suppressed ~174 debug messages>

20.39.5. Finished fast OPT passes.

20.40. Executing ICE40_OPT pass (performing simple optimizations).

20.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2496.slice[0].carry: CO=\bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2499.slice[0].carry: CO=\tx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2499.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2502.slice[0].carry: CO=\rx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2502.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2505.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2508.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2511.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2514.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2517.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2520.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2523.slice[0].carry: CO=\tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2526.slice[0].carry: CO=\rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2529.slice[0].carry: CO=\timer_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2535.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2541.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2547.slice[0].carry: CO=\serv_rf_top.cpu.bufreg2.dat [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2550.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2556.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2565.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]

20.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~35 debug messages>

20.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5368 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [63], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5367 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [62], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5366 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [61], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5365 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [60], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5364 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [59], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5363 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.B_AND_S [58], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5362 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5361 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1629.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5352 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5351 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5350 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5349 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5348 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5347 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5346 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5345 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5344 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5343 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5342 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5341 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5340 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5339 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5338 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5337 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5336 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5335 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5334 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5333 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5332 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5331 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5330 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5329 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5328 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5327 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5326 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5325 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5324 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5323 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5322 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5321 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1656.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5320 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5319 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5318 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5317 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5316 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5315 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5314 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5313 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5312 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5311 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5310 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5309 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5308 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5307 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5306 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5305 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5304 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5303 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5302 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5301 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5300 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5299 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5298 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5297 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5296 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5295 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5294 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5293 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5292 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5291 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5290 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5289 ($_SDFF_PP0_) from module lattice_ice40up5k_evn (D = $procmux$1675.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).

20.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 72 unused cells and 79 unused wires.
<suppressed ~73 debug messages>

20.40.6. Rerunning OPT passes. (Removed registers in this run.)

20.40.7. Running ICE40 specific optimizations.

20.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

20.40.10. Executing OPT_DFF pass (perform DFF optimizations).

20.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 139 unused wires.
<suppressed ~1 debug messages>

20.40.12. Rerunning OPT passes. (Removed registers in this run.)

20.40.13. Running ICE40 specific optimizations.

20.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.40.16. Executing OPT_DFF pass (perform DFF optimizations).

20.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.40.18. Finished OPT passes. (There is nothing left to do.)

20.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

20.42. Executing TECHMAP pass (map to technology primitives).

20.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.42.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~731 debug messages>

20.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2499.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2499.slice[31].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2502.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2502.slice[31].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2505.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2508.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2511.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2514.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2517.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2520.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2523.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2526.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2529.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2535.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2541.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2547.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2550.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2556.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2565.slice[0].carry ($lut).
Mapping lattice_ice40up5k_evn.$auto$alumacc.cc:495:replace_alu$2496.slice[0].carry ($lut).

20.45. Executing ICE40_OPT pass (performing simple optimizations).

20.45.1. Running ICE40 specific optimizations.

20.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~422 debug messages>

20.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

20.45.4. Executing OPT_DFF pass (perform DFF optimizations).

20.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 3695 unused wires.
<suppressed ~1 debug messages>

20.45.6. Rerunning OPT passes. (Removed registers in this run.)

20.45.7. Running ICE40 specific optimizations.

20.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~2 debug messages>

20.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.45.10. Executing OPT_DFF pass (perform DFF optimizations).

20.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.45.12. Rerunning OPT passes. (Removed registers in this run.)

20.45.13. Running ICE40 specific optimizations.

20.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.45.16. Executing OPT_DFF pass (perform DFF optimizations).

20.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.45.18. Finished OPT passes. (There is nothing left to do.)

20.46. Executing TECHMAP pass (map to technology primitives).

20.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

20.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

20.47. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

20.48. Executing ABC9 pass.

20.48.1. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.2. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module lattice_ice40up5k_evn.
Found 0 SCCs.

20.48.4. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.5. Executing TECHMAP pass (map to technology primitives).

20.48.5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.48.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~155 debug messages>

20.48.6. Executing OPT pass (performing simple optimizations).

20.48.6.1. Executing OPT_EXPR pass (perform const folding).

20.48.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

20.48.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

20.48.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

20.48.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

20.48.6.6. Executing OPT_DFF pass (perform DFF optimizations).

20.48.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

20.48.6.8. Executing OPT_EXPR pass (perform const folding).

20.48.6.9. Finished OPT passes. (There is nothing left to do.)

20.48.7. Executing TECHMAP pass (map to technology primitives).

20.48.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

20.48.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

20.48.8. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

20.48.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~3618 debug messages>

20.48.10. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

20.48.12. Executing TECHMAP pass (map to technology primitives).

20.48.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.48.12.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~182 debug messages>

20.48.13. Executing OPT pass (performing simple optimizations).

20.48.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.
<suppressed ~4 debug messages>

20.48.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

20.48.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

20.48.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.48.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.48.13.6. Executing OPT_DFF pass (perform DFF optimizations).

20.48.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

20.48.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.48.13.9. Rerunning OPT passes. (Maybe there is more to do..)

20.48.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lattice_ice40up5k_evn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

20.48.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lattice_ice40up5k_evn.
Performed a total of 0 changes.

20.48.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lattice_ice40up5k_evn'.
Removed a total of 0 cells.

20.48.13.13. Executing OPT_DFF pass (perform DFF optimizations).

20.48.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lattice_ice40up5k_evn..

20.48.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lattice_ice40up5k_evn.

20.48.13.16. Finished OPT passes. (There is nothing left to do.)

20.48.14. Executing AIGMAP pass (map logic to AIG).
Module lattice_ice40up5k_evn: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

20.48.15. Executing AIGMAP pass (map logic to AIG).
Module lattice_ice40up5k_evn: replaced 1248 cells with 6845 new cells, skipped 5446 cells.
  replaced 4 cell types:
     629 $_OR_
      21 $_XOR_
       1 $_ORNOT_
     597 $_MUX_
  not replaced 45 cell types:
      14 $scopeinfo
     207 $_NOT_
     663 $_AND_
     133 SB_DFF
     337 SB_DFFE
     148 SB_DFFSR
      14 SB_DFFSS
      72 SB_DFFESR
       5 SB_DFFESS
       1 $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K
       1 $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K
     709 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     745 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
      17 $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K
       1 $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K
       1 $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K
       1 $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K
     191 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       1 $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K
       4 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K
       1 $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K
       1 $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K
       1 $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K
       1 $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K
       1 $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K
       1 $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K
       1 $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K
       1 $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K
       1 $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K
       1 $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K
       1 $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K
       1 $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K
       1 $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K
       1 $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K
       1 $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K
      92 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
     506 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      46 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
     736 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
     736 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
       1 $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K
      46 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
       1 $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K
       1 $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K
       1 $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K

20.48.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.15.3. Executing XAIGER backend.
<suppressed ~1456 debug messages>
Extracted 3147 AND gates and 13122 wires from module `lattice_ice40up5k_evn' to a netlist network with 990 inputs and 3665 outputs.

20.48.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

20.48.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    990/   3665  and =    2940  lev =   25 (0.94)  mem = 0.24 MB  box = 3807  bb = 3616
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    990/   3665  and =    5100  lev =   23 (0.83)  mem = 0.26 MB  ch =  832  box = 3807  bb = 3616
ABC: cst =       0  cls =    654  lit =     832  unused =    8602  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    5100.  Ch =   654.  Total mem =    2.66 MB. Peak cut mem =    0.08 MB.
ABC: P:  Del = 6269.00.  Ar =    1436.0.  Edge =     4947.  Cut =    25466.  T =     0.00 sec
ABC: P:  Del = 6269.00.  Ar =    1296.0.  Edge =     4619.  Cut =    24146.  T =     0.00 sec
ABC: P:  Del = 6269.00.  Ar =    1092.0.  Edge =     3604.  Cut =    25691.  T =     0.01 sec
ABC: F:  Del = 6269.00.  Ar =    1030.0.  Edge =     3492.  Cut =    24706.  T =     0.00 sec
ABC: A:  Del = 6269.00.  Ar =    1023.0.  Edge =     3317.  Cut =    24761.  T =     0.01 sec
ABC: A:  Del = 6269.00.  Ar =    1022.0.  Edge =     3316.  Cut =    25015.  T =     0.01 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    990/   3665  and =    2770  lev =   21 (0.84)  mem = 0.23 MB  box = 3807  bb = 3616
ABC: Mapping (K=4)  :  lut =   1016  edge =    3291  lev =   10 (0.53)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   21  mem = 0.08 MB
ABC: LUT = 1016 : 2=181 17.8 %  3=411 40.5 %  4=424 41.7 %  Ave = 3.24
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.35 seconds, total: 0.35 seconds

20.48.15.6. Executing AIGER frontend.
<suppressed ~9322 debug messages>
Removed 4010 unused cells and 17586 unused wires.

20.48.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1048
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      191
ABC RESULTS:           input signals:      159
ABC RESULTS:          output signals:     3665
Removing temp directory.

20.48.16. Executing TECHMAP pass (map to technology primitives).

20.48.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

20.48.16.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K for cells of type $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K.
Using template $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K for cells of type $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K.
Using template $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K for cells of type $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K.
Using template $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K for cells of type $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K.
Using template $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K for cells of type $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K.
Using template $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K for cells of type $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K.
Using template $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K for cells of type $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
Using template $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K for cells of type $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K.
Using template $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K for cells of type $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K.
Using template $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K for cells of type $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K.
Using template $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K for cells of type $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K.
Using template $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K for cells of type $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K.
Using template $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K for cells of type $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K.
Using template $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K for cells of type $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K.
Using template $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K for cells of type $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K.
Using template $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K for cells of type $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K.
Using template $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K for cells of type $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K.
Using template $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K for cells of type $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K.
Using template $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K for cells of type $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K.
Using template $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K for cells of type $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K.
Using template $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K for cells of type $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K.
Using template $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K for cells of type $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K.
Using template $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K for cells of type $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K.
Using template $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K for cells of type $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K.
Using template $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K for cells of type $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K.
Using template $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K for cells of type $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K.
No more expansions possible.
<suppressed ~270 debug messages>

20.49. Executing ICE40_WRAPCARRY pass (wrap carries).

20.50. Executing TECHMAP pass (map to technology primitives).

20.50.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 261 unused cells and 18027 unused wires.

20.51. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1253
  1-LUT               32
  2-LUT              212
  3-LUT              583
  4-LUT              426
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Eliminating LUTs.
Number of LUTs:     1253
  1-LUT               32
  2-LUT              212
  3-LUT              583
  4-LUT              426
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Combining LUTs.
Number of LUTs:     1239
  1-LUT               24
  2-LUT              206
  3-LUT              577
  4-LUT              432
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Eliminated 0 LUTs.
Combined 14 LUTs.
<suppressed ~6805 debug messages>

20.52. Executing TECHMAP pass (map to technology primitives).

20.52.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

20.52.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$581b84176f11a18f327b1ea6c43637b3f5543297\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$168aeef333136ff4f1f2ce3a62c8b6d1ffc7dc28\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$abab4f7b12c284cd2b5c9f1fe25ef0fbdac6c245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$a467e3aee4b54a60cdec89714694957109e0405d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$d5c7dda3e544463bf43ed73dadb51262f5dcf2fe\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$c3e1dc7b9e539f115f21c9fa61c94c4df05b91c1\$lut for cells of type $lut.
Using template $paramod$cb807c4e5b3fc400512485c285f594d5cbc6ceda\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$f6205ea4d16154fcc0de4d21dff0bd55a57f1ba0\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$fba2e4f6f8ab1bc181fa350d2e7f12d4e9c80f0b\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$4b83df1f0080aa3ab346656b011cba0b72d4ca9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$b18f60dfd13c21d3e472b89652353f3f5342b450\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$c045e54223c42444ef585f3b4941543c0ec8d58a\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$65f1ff7be04d4e6845f52e26be882f3e1d48a59a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$b9305c669fd883d24574655b402c7ff9f28efb1a\$lut for cells of type $lut.
Using template $paramod$722001c22fae33610cd422203bf7b621dc167dfc\$lut for cells of type $lut.
Using template $paramod$a79a1f8d02ecabbafa660702fcc91022d47f85ff\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$779a912c2e61b008e2ba6da235f91f694eb7e6d7\$lut for cells of type $lut.
Using template $paramod$7202672b7332febf25cdbe5424cf24593f5449be\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$64b84593fae19d6c4d7d26333a195e5cc6b30160\$lut for cells of type $lut.
Using template $paramod$dd860dc915df955be7c55367504d6e99660c7b0b\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$a707fff23748f6aa14ef55b3ae1f771b0f87b0eb\$lut for cells of type $lut.
Using template $paramod$8da769980acf217c1853bc70dc457359aaba97cd\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$cd35857a9ef9537eac3e33d18425da57e6c128cb\$lut for cells of type $lut.
Using template $paramod$9ba6c77773cbe11ecaf7290c923eccd68a077803\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$975e5894e53137418f31a16ddcc35778d9158e13\$lut for cells of type $lut.
Using template $paramod$c8f07aef973f71b76e0c6a31237492b2778f5a58\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$c67ff654dfa9062d61db52bd013fb1271e5b9a9b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$414362eda09f9d3970299f0e16877ee0fc18f729\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$9cc8ef1e49950c6540727d9a59612fbb84309245\$lut for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$990f0fb2b3d003f8b16e47a6e2203c03f05c2581\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$9fb24f0bae471aa23bf5bf8220d6be7b6fa77a67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$a91004c01897aeba244bb5203de03322279ac850\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$0f321fbc35ab60cc9b1f13bcbf4423cb3e15af29\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$29fb0dcbea7e19908c494ce4a8a756b15e2a78b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$e95f9d847a1492f4e22a696e6d4fd8aa5737e42d\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$9c9c977d4ef412c658600f27af104e72c77928d0\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$de68b48f5e5cc44e39580f7592c486d0ff3e75d3\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3855 debug messages>
Removed 0 unused cells and 2626 unused wires.

20.53. Executing AUTONAME pass.
Renamed 20585 objects in module lattice_ice40up5k_evn (59 iterations).
<suppressed ~3495 debug messages>

20.54. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `lattice_ice40up5k_evn'. Setting top module to lattice_ice40up5k_evn.

20.54.1. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn

20.54.2. Analyzing design hierarchy..
Top module:  \lattice_ice40up5k_evn
Removed 0 unused modules.

20.55. Printing statistics.

=== lattice_ice40up5k_evn ===

   Number of wires:               1824
   Number of wire bits:           5965
   Number of public wires:        1824
   Number of public wire bits:    5965
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2182
     $scopeinfo                     14
     SB_CARRY                      174
     SB_DFF                        133
     SB_DFFE                       337
     SB_DFFESR                      72
     SB_DFFESS                       5
     SB_DFFSR                      148
     SB_DFFSS                       14
     SB_LUT4                      1239
     SB_RAM40_4K                    46

20.56. Executing CHECK pass (checking for obvious problems).
Checking module lattice_ice40up5k_evn...
Found and reported 0 problems.

21. Executing JSON backend.

End of script. Logfile hash: 8c750f969c, CPU: user 7.08s system 0.04s, MEM: 77.64 MB peak
Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 60% 12x techmap (4 sec), 7% 34x opt_clean (0 sec), ...
