Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sankara2004/240C/hw1/ChampSim/ipc1_public/server_025.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3540254 heartbeat IPC: 2.82466 cumulative IPC: 2.82466 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7086666 heartbeat IPC: 2.81975 cumulative IPC: 2.8222 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10625822 heartbeat IPC: 2.82553 cumulative IPC: 2.82331 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14171053 heartbeat IPC: 2.82069 cumulative IPC: 2.82266 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17714060 heartbeat IPC: 2.82246 cumulative IPC: 2.82262 (Simulation time: 0 hr 6 min 0 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17714060 (Simulation time: 0 hr 6 min 0 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24625743 heartbeat IPC: 1.44683 cumulative IPC: 1.44683 (Simulation time: 0 hr 7 min 26 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31639185 heartbeat IPC: 1.42583 cumulative IPC: 1.43625 (Simulation time: 0 hr 9 min 7 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38574182 heartbeat IPC: 1.44196 cumulative IPC: 1.43815 (Simulation time: 0 hr 10 min 34 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45145360 heartbeat IPC: 1.5218 cumulative IPC: 1.45819 (Simulation time: 0 hr 11 min 59 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 51418402 heartbeat IPC: 1.59412 cumulative IPC: 1.48349 (Simulation time: 0 hr 13 min 24 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33704342 cumulative IPC: 1.48349 (Simulation time: 0 hr 13 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48349 instructions: 50000002 cycles: 33704342
L1D TOTAL     ACCESS:   20012381  HIT:   18587062  MISS:    1425319
L1D LOAD      ACCESS:    6974389  HIT:    6353958  MISS:     620431
L1D RFO       ACCESS:    6379835  HIT:    6131735  MISS:     248100
L1D PREFETCH  ACCESS:    6658157  HIT:    6101369  MISS:     556788
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7015589  ISSUED:    6840791  USEFUL:     129622  USELESS:     427158
L1D AVERAGE MISS LATENCY: 24.3864 cycles
L1I TOTAL     ACCESS:   24457493  HIT:   19127283  MISS:    5330210
L1I LOAD      ACCESS:    9577906  HIT:    9479071  MISS:      98835
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   14879587  HIT:    9648212  MISS:    5231375
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   14985092  ISSUED:   14958418  USEFUL:    2554929  USELESS:    2676401
L1I AVERAGE MISS LATENCY: 16.6548 cycles
L2C TOTAL     ACCESS:    9142541  HIT:    8390526  MISS:     752015
L2C LOAD      ACCESS:     637543  HIT:     502325  MISS:     135218
L2C RFO       ACCESS:     246653  HIT:     168473  MISS:      78180
L2C PREFETCH  ACCESS:    7761576  HIT:    7230395  MISS:     531181
L2C WRITEBACK ACCESS:     496769  HIT:     489333  MISS:       7436
L2C PREFETCH  REQUESTED:    4497490  ISSUED:    4486528  USEFUL:      13799  USELESS:     516579
L2C AVERAGE MISS LATENCY: 36.3238 cycles
LLC TOTAL     ACCESS:    2036832  HIT:    2009143  MISS:      27689
LLC LOAD      ACCESS:     135121  HIT:     132151  MISS:       2970
LLC RFO       ACCESS:      78128  HIT:      67301  MISS:      10827
LLC PREFETCH  ACCESS:    1680487  HIT:    1666718  MISS:      13769
LLC WRITEBACK ACCESS:     143096  HIT:     142973  MISS:        123
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        927  USELESS:      12394
LLC AVERAGE MISS LATENCY: 185.492 cycles
Major fault: 0 Minor fault: 2478
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9106  ROW_BUFFER_MISS:      18455
 DBUS_CONGESTED:      18034
 WQ ROW_BUFFER_HIT:       1222  ROW_BUFFER_MISS:      11475  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 199.705

Branch types
NOT_BRANCH: 40668882 81.3378%
BRANCH_DIRECT_JUMP: 531700 1.0634%
BRANCH_INDIRECT: 199025 0.39805%
BRANCH_CONDITIONAL: 6211491 12.423%
BRANCH_DIRECT_CALL: 1010910 2.02182%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194415 2.38883%
BRANCH_OTHER: 0 0%

