##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 56.41 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 47.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          65606       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       CyBUS_CLK      41666.7          24363       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          25330       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          20598       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  23674         Clock_1:R         
Pin_2(0)_PAD  24575         Clock_1:R         
Pin_4(0)_PAD  26958         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.41 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 65606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7117   8367  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13497  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13497  65606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3699   8409  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16839  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16839  20598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3699   8409  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16839  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16839  20598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 25330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12827
-------------------------------------   ----- 
End-of-path arrival time (ps)           12827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  25330  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2294   6314  25330  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8774  25330  RISE       1
Net_553/main_1                                        macrocell22     4053  12827  25330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell22     1250   1250  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell3   3394   4644  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130   9774  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0   9774  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  13074  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  13074  24363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 65606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7117   8367  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13497  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13497  65606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3699   8409  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16839  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16839  20598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3651   8361  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13491  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13491  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16791  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16791  20645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13539
-------------------------------------   ----- 
End-of-path arrival time (ps)           13539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3699   8409  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13539  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13539  23898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3651   8361  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13491  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13491  23945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 24563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11044
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell14         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell14     1250   1250  24563  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      2800   4050  24563  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350   7400  24563  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   3644  11044  24563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13517
-------------------------------------   ----- 
End-of-path arrival time (ps)           13517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0      controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_0    macrocell2      3625   5675  25020  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9025  25020  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell3   4492  13517  25020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13482
-------------------------------------   ----- 
End-of-path arrival time (ps)           13482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0      controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_0    macrocell2      3625   5675  25020  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9025  25020  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell5   4457  13482  25054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 25330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12827
-------------------------------------   ----- 
End-of-path arrival time (ps)           12827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  25330  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2294   6314  25330  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8774  25330  RISE       1
Net_553/main_1                                        macrocell22     4053  12827  25330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12564
-------------------------------------   ----- 
End-of-path arrival time (ps)           12564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0      controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_0    macrocell2      3625   5675  25020  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9025  25020  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell4   3539  12564  25973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell4   3700   8410  27197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3699   8409  27198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3651   8361  27245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3649   8359  27248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12996
-------------------------------------   ----- 
End-of-path arrival time (ps)           12996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:status_tc\/main_0         macrocell3      2622   7332  28171  RISE       1
\Timer_US:TimerUDB:status_tc\/q              macrocell3      3350  10682  28171  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  12996  28171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_periode:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12975
-------------------------------------   ----- 
End-of-path arrival time (ps)           12975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:status_tc\/main_1         macrocell7      2604   7314  28192  RISE       1
\Timer_periode:TimerUDB:status_tc\/q              macrocell7      3350  10664  28192  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2311  12975  28192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20598  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell5   2603   7313  28294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20645  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2588   7298  28309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell5   4532   6582  29025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29504p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell22     1250   1250  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell5   4853   6103  29504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29582  RISE       1
\Counter_1:CounterUDB:status_3\/main_0           macrocell5      3631   5921  29582  RISE       1
\Counter_1:CounterUDB:status_3\/q                macrocell5      3350   9271  29582  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    2313  11584  29582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell3   3606   5656  29951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23351  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell4   3464   5514  30093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  25086  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3740   4950  30656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30767  RISE       1
\Counter_1:CounterUDB:status_0\/main_0            macrocell4      2305   4735  30767  RISE       1
\Counter_1:CounterUDB:status_0\/q                 macrocell4      3350   8085  30767  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2314  10400  30767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell22     1250   1250  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell3   3394   4644  30963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 31016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell6   2290   2290  29582  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell6   2300   4590  31016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell22     1250   1250  24363  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell4   3089   4339  31268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \US_40kHz:PWMUDB:runmode_enable\/main_0
Capture Clock  : \US_40kHz:PWMUDB:runmode_enable\/clock_0
Path slack     : 31587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  31587  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/main_0  macrocell8     4520   6570  31587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  25086  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2711   3921  31686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  25086  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2684   3894  31712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29582  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0    macrocell19     3631   5921  32235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0              macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_553/main_0
Capture Clock  : Net_553/clock_0
Path slack     : 32482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  31587  RISE       1
Net_553/main_0                           macrocell22    3625   5675  32482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_US:TimerUDB:capture_last\/clock_0
Path slack     : 32656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23351  RISE       1
\Timer_US:TimerUDB:capture_last\/main_0  macrocell15    3450   5500  32656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23351  RISE       1
MODIN2_1/main_0                          macrocell16    3450   5500  32656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 32656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23351  RISE       1
MODIN2_0/main_0                          macrocell17    3450   5500  32656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0   controlcell2   2050   2050  23351  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_0  macrocell18    3450   5500  32656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 33421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30767  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0         macrocell20     2305   4735  33421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell22   1250   1250  24363  RISE       1
MODIN2_1/main_3  macrocell16   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell22   1250   1250  24363  RISE       1
MODIN2_0/main_3  macrocell17   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_553/q                                 macrocell22   1250   1250  24363  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_3  macrocell18   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                                     macrocell14   1250   1250  24563  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell21   2794   4044  34112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell15   1250   1250  26641  RISE       1
MODIN2_1/main_2                     macrocell16   2781   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell15   1250   1250  26641  RISE       1
MODIN2_0/main_2                     macrocell17   2781   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q        macrocell15   1250   1250  26641  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_2  macrocell18   2781   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell17   1250   1250  34605  RISE       1
MODIN2_1/main_5  macrocell16   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell17   1250   1250  34605  RISE       1
MODIN2_0/main_5  macrocell17   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                macrocell17   1250   1250  34605  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_5  macrocell18   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell16   1250   1250  34616  RISE       1
MODIN2_1/main_4  macrocell16   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell16   1250   1250  34616  RISE       1
MODIN2_0/main_4  macrocell17   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                macrocell16   1250   1250  34616  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_4  macrocell18   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29582  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4201   6491  34676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23351  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/reset  statusicell2   4360   6410  35256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capt_int_temp\/q
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capt_int_temp\/q         macrocell18    1250   1250  36982  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2935   4185  36982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 65606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7117   8367  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13497  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13497  65606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 68826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8     1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:status_2\/main_0          macrocell1     7104   8354  68826  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1     3350  11704  68826  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  14007  68826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 68903p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   7121   8371  68903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 68906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8367
-------------------------------------   ---- 
End-of-path arrival time (ps)           8367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  65606  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7117   8367  68906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2893   6393  70881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67581  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2891   6391  70883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_491/main_0
Capture Clock  : Net_491/clock_0
Path slack     : 71493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  65606  RISE       1
Net_491/main_0                      macrocell13   7080   8330  71493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_272/main_0
Capture Clock  : Net_272/clock_0
Path slack     : 71493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  65606  RISE       1
Net_272/main_0                      macrocell14   7080   8330  71493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:status_1\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 73346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73346  RISE       1
\US_40kHz:PWMUDB:status_1\/main_1         macrocell12     2607   6477  73346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_272/main_1
Capture Clock  : Net_272/clock_0
Path slack     : 73346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73346  RISE       1
Net_272/main_1                            macrocell14     2607   6477  73346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:prevCompare2\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare2\/clock_0
Path slack     : 73360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73346  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73346  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/main_0     macrocell10     2593   6463  73360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_491/main_1
Capture Clock  : Net_491/clock_0
Path slack     : 73457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73457  RISE       1
Net_491/main_1                            macrocell13     2616   6366  73457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:prevCompare1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare1\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73457  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/main_0     macrocell9      2601   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:status_0\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73457  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73457  RISE       1
\US_40kHz:PWMUDB:status_0\/main_1         macrocell11     2601   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : Net_553/main_2
Capture Clock  : Net_553/clock_0
Path slack     : 75196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_553/q       macrocell22   1250   1250  75196  RISE       1
Net_553/main_2  macrocell22   3377   4627  75196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare1\/q
Path End       : \US_40kHz:PWMUDB:status_0\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare1\/q   macrocell9    1250   1250  76280  RISE       1
\US_40kHz:PWMUDB:status_0\/main_0  macrocell11   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare2\/q
Path End       : \US_40kHz:PWMUDB:status_1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare2\/q   macrocell10   1250   1250  76284  RISE       1
\US_40kHz:PWMUDB:status_1\/main_0  macrocell12   2289   3539  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_0\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_0\/q               macrocell11    1250   1250  79259  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  79259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_1\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_1\/q               macrocell12    1250   1250  79270  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

