--- 
# information
project: 
  title: "scan chain test"
  description: "testing a simple scan chain for very small designs"
  picture: docs/blockdiagram.jpg
  author: "Matt Venn"
  license: LICENSE
  waive_ports_test: 'standard cell issue'

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "scan_caravel_test"
  id: 13
  module_name: "wrapped_scan_test"

# module test
module_test:
  recipe: "custom" 
  directory: "scan_test"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - scan_test/scan_wrapper.v
    - scan_test/mini_design.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_scan_test.gds"
  lvs_filename: "verilog/gl/wrapped_scan_test.v"
  lef_filename: "lef/wrapped_scan_test.lef"
