Analysis & Synthesis report for DE2_Top
Fri Oct 08 23:12:09 2010
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for VGA_Interface:VGA_Interface
 14. Source assignments for three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_uqt1:auto_generated
 15. Source assignments for three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_uqt1:auto_generated
 16. Source assignments for three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_tqt1:auto_generated
 17. Source assignments for three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_tqt1:auto_generated
 18. Source assignments for three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_sqt1:auto_generated
 19. Source assignments for three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_sqt1:auto_generated
 20. Source assignments for three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_rqt1:auto_generated
 21. Source assignments for three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rqt1:auto_generated
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 24. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tss3:auto_generated
 25. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 26. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 28. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 29. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 30. Source assignments for sld_hub:auto_hub
 31. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 32. Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|Pong_Display:iPong_Display
 33. Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync
 35. Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component
 36. Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component
 37. Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component
 38. Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component
 39. Parameter Settings for User Entity Instance: PPS_Processor:Processor
 40. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Decode:ID
 41. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder
 42. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Execute:EXE
 43. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU
 44. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Memory:MEM
 45. Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_WriteBack:WB
 46. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 47. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 48. altpll Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "PPS_Processor:Processor|PPS_Memory:MEM"
 50. Port Connectivity Checks: "PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU"
 51. Port Connectivity Checks: "PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder"
 52. Port Connectivity Checks: "PPS_Processor:Processor|PPS_Fetch:IF"
 53. Port Connectivity Checks: "PPS_Processor:Processor"
 54. Port Connectivity Checks: "three_port_sram:Memory"
 55. Port Connectivity Checks: "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1"
 56. SignalTap II Logic Analyzer Settings
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 08 23:12:09 2010    ;
; Quartus II 64-Bit Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; DE2_Top                                  ;
; Top-level Entity Name              ; DE2_Top                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 6,167                                    ;
;     Total combinational functions  ; 3,772                                    ;
;     Dedicated logic registers      ; 3,126                                    ;
; Total registers                    ; 3126                                     ;
; Total pins                         ; 59                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 148,608                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_Top            ; DE2_Top            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; ../syn_src/processor/Reset_Control.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/Reset_Control.v  ;
; ../syn_src/VGA/VGA_Interface.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/VGA/VGA_Interface.v        ;
; ../syn_src/VGA/Pong_Display.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/VGA/Pong_Display.v         ;
; ../syn_src/VGA/synchronizer.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/VGA/synchronizer.v         ;
; ../syn_src/VGA/VGA_Audio_PLL.v                                        ; yes             ; User Wizard-Generated File             ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/VGA/VGA_Audio_PLL.v        ;
; ../syn_src/VGA/VGA_Sync.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/VGA/VGA_Sync.v             ;
; ../syn_src/processor/ALU.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/ALU.v            ;
; ../syn_src/processor/DE2_Top.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/DE2_Top.v        ;
; ../syn_src/processor/Decoder.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/Decoder.v        ;
; ../syn_src/processor/PPS_Decode.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_Decode.v     ;
; ../syn_src/processor/PPS_Execute.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_Execute.v    ;
; ../syn_src/processor/PPS_Fetch.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_Fetch.v      ;
; ../syn_src/processor/PPS_Memory.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_Memory.v     ;
; ../syn_src/processor/PPS_Processor.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_Processor.v  ;
; ../syn_src/processor/PPS_WriteBack.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/PPS_WriteBack.v  ;
; ../syn_src/processor/RegFile.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/processor/RegFile.v        ;
; ../syn_src/memory/three_port_sram.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/syn_src/memory/three_port_sram.v   ;
; RAM0.v                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/RAM0.v                        ;
; RAM1.v                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/RAM1.v                        ;
; RAM2.v                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/RAM2.v                        ;
; RAM3.v                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/RAM3.v                        ;
; mips1000_defines.v                                                    ; yes             ; Auto-Found Verilog HDL File            ; c:/users/jin/desktop/csce611/mips_sram_s3/syn_src/include/mips1000_defines.v ;
; altpll.tdf                                                            ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                      ;
; alt3pram.tdf                                                          ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/alt3pram.tdf                    ;
; altdpram.tdf                                                          ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf                    ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                  ;
; db/altsyncram_uqt1.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_uqt1.tdf        ;
; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram3.mif            ; yes             ; Auto-Found Memory Initialization File  ; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram3.mif                   ;
; db/altsyncram_tqt1.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_tqt1.tdf        ;
; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram2.mif            ; yes             ; Auto-Found Memory Initialization File  ; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram2.mif                   ;
; db/altsyncram_sqt1.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_sqt1.tdf        ;
; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram1.mif            ; yes             ; Auto-Found Memory Initialization File  ; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram1.mif                   ;
; db/altsyncram_rqt1.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_rqt1.tdf        ;
; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram0.mif            ; yes             ; Auto-Found Memory Initialization File  ; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram0.mif                   ;
; sld_signaltap.vhd                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd               ;
; sld_ela_control.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd             ;
; lpm_shiftreg.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf                ;
; sld_mbpmg.vhd                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd                   ;
; sld_ela_trigger_flow_mgr.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd    ;
; sld_buffer_manager.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd          ;
; db/altsyncram_tss3.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_tss3.tdf        ;
; lpm_mux.tdf                                                           ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                     ;
; db/mux_aoc.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/mux_aoc.tdf                ;
; lpm_decode.tdf                                                        ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf                  ;
; db/decode_rqf.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/decode_rqf.tdf             ;
; lpm_counter.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf                 ;
; db/cntr_ldi.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_ldi.tdf               ;
; db/cmpr_ccc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cmpr_ccc.tdf               ;
; db/cntr_02j.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_02j.tdf               ;
; db/cntr_sbi.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_sbi.tdf               ;
; db/cmpr_8cc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cmpr_8cc.tdf               ;
; db/cntr_gui.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_gui.tdf               ;
; db/cmpr_5cc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cmpr_5cc.tdf               ;
; sld_rom_sr.vhd                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd                  ;
; sld_hub.vhd                                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                     ;
; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_vqt1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_vqt1.tdf        ;
; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram4.mif            ; yes             ; Auto-Found Memory Initialization File  ; /users/jin/desktop/csce611/mips_sram_s3/test_data/ram4.mif                   ;
; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_fss3.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/altsyncram_fss3.tdf        ;
; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_ddi.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cntr_ddi.tdf               ;
; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cmpr_bcc.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/db/cmpr_bcc.tdf               ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,167    ;
;                                             ;          ;
; Total combinational functions               ; 3772     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2756     ;
;     -- 3 input functions                    ; 800      ;
;     -- <=2 input functions                  ; 216      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3538     ;
;     -- arithmetic mode                      ; 234      ;
;                                             ;          ;
; Total registers                             ; 3126     ;
;     -- Dedicated logic registers            ; 3126     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 59       ;
; Total memory bits                           ; 148608   ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2570     ;
; Total fan-out                               ; 26539    ;
; Average fan-out                             ; 3.70     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_Top                                                                                             ; 3772 (33)         ; 3126 (0)     ; 148608      ; 0            ; 0       ; 0         ; 59   ; 0            ; |DE2_Top                                                                                                                                                                                                                                                                                                ; work         ;
;    |PPS_Processor:Processor|                                                                         ; 2739 (0)          ; 1069 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor                                                                                                                                                                                                                                                                        ;              ;
;       |PPS_Decode:ID|                                                                                ; 1765 (178)        ; 993 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID                                                                                                                                                                                                                                                          ;              ;
;          |Decoder:Decoder|                                                                           ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder                                                                                                                                                                                                                                          ;              ;
;          |RegFile:RegFile|                                                                           ; 1500 (1500)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile                                                                                                                                                                                                                                          ;              ;
;       |PPS_Execute:EXE|                                                                              ; 847 (93)          ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE                                                                                                                                                                                                                                                        ;              ;
;          |ALU:ALU|                                                                                   ; 754 (754)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU                                                                                                                                                                                                                                                ;              ;
;       |PPS_Fetch:IF|                                                                                 ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Fetch:IF                                                                                                                                                                                                                                                           ;              ;
;       |PPS_Memory:MEM|                                                                               ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|PPS_Processor:Processor|PPS_Memory:MEM                                                                                                                                                                                                                                                         ;              ;
;    |Reset_Control:Reset_Control|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|Reset_Control:Reset_Control                                                                                                                                                                                                                                                                    ;              ;
;    |VGA_Interface:VGA_Interface|                                                                     ; 237 (84)          ; 125 (97)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface                                                                                                                                                                                                                                                                    ;              ;
;       |Pong_Display:iPong_Display|                                                                   ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|Pong_Display:iPong_Display                                                                                                                                                                                                                                         ;              ;
;       |VGA_Audio_PLL:p1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1                                                                                                                                                                                                                                                   ;              ;
;          |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                                                                                                           ;              ;
;       |VGA_Sync:iVGA_Sync|                                                                           ; 48 (48)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync                                                                                                                                                                                                                                                 ;              ;
;       |synchronizer:s0|                                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|synchronizer:s0                                                                                                                                                                                                                                                    ;              ;
;       |synchronizer:s1|                                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|synchronizer:s1                                                                                                                                                                                                                                                    ;              ;
;       |synchronizer:s2|                                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|VGA_Interface:VGA_Interface|synchronizer:s2                                                                                                                                                                                                                                                    ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (64)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                     ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 659 (1)           ; 1858 (0)     ; 17536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                 ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 658 (20)          ; 1858 (848)   ; 17536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 17536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;             |altsyncram_tss3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 17536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tss3:auto_generated                                                                                                                                            ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;          |sld_ela_control:ela_control|                                                               ; 322 (1)           ; 701 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 274 (0)           ; 685 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 411 (411)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 274 (0)           ; 274 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 47 (47)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 205 (12)          ; 187 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                |cntr_ldi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ldi:auto_generated                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 137 (137)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
;    |three_port_sram:Memory|                                                                          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory                                                                                                                                                                                                                                                                         ;              ;
;       |RAM0:u0|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0                                                                                                                                                                                                                                                                 ;              ;
;          |alt3pram:alt3pram_component|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component                                                                                                                                                                                                                                     ;              ;
;             |altdpram:altdpram_component1|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_rqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_rqt1:auto_generated                                                                                                                                                    ;              ;
;             |altdpram:altdpram_component2|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_rqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rqt1:auto_generated                                                                                                                                                    ;              ;
;       |RAM1:u1|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1                                                                                                                                                                                                                                                                 ;              ;
;          |alt3pram:alt3pram_component|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component                                                                                                                                                                                                                                     ;              ;
;             |altdpram:altdpram_component1|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_sqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_sqt1:auto_generated                                                                                                                                                    ;              ;
;             |altdpram:altdpram_component2|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_sqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_sqt1:auto_generated                                                                                                                                                    ;              ;
;       |RAM2:u2|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2                                                                                                                                                                                                                                                                 ;              ;
;          |alt3pram:alt3pram_component|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component                                                                                                                                                                                                                                     ;              ;
;             |altdpram:altdpram_component1|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_tqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_tqt1:auto_generated                                                                                                                                                    ;              ;
;             |altdpram:altdpram_component2|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_tqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_tqt1:auto_generated                                                                                                                                                    ;              ;
;       |RAM3:u3|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3                                                                                                                                                                                                                                                                 ;              ;
;          |alt3pram:alt3pram_component|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component                                                                                                                                                                                                                                     ;              ;
;             |altdpram:altdpram_component1|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_uqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_uqt1:auto_generated                                                                                                                                                    ;              ;
;             |altdpram:altdpram_component2|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                                                                                                        ;              ;
;                |altsyncram:ram_block|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                                                                                                   ;              ;
;                   |altsyncram_uqt1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_uqt1:auto_generated                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tss3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 137          ; 128          ; 137          ; 17536 ; None                  ;
; three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_rqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM0.mif ;
; three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM0.mif ;
; three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_sqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM1.mif ;
; three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_sqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM1.mif ;
; three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_tqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM2.mif ;
; three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_tqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM2.mif ;
; three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_uqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM3.mif ;
; three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_uqt1:auto_generated|ALTSYNCRAM         ; M4K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../test_data/RAM3.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------------------+----------------------------------------+
; Register name                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------+----------------------------------------+
; PPS_Processor:Processor|PPS_Execute:EXE|EX_memop_type_out[0..1]     ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][0]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][1]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][31] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][30] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][29] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][28] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][27] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][26] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][25] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][24] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][23] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][22] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][21] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][20] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][19] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][18] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][17] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][16] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][15] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][14] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][13] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][12] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][11] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][10] ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][9]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][8]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][7]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][6]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][5]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][4]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][3]  ; Stuck at GND due to stuck port data_in ;
; PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][2]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 34                              ;                                        ;
+---------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3126  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 710   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1704  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Interface:VGA_Interface|synchronizer:s0|sync                                                                                       ; 1       ;
; VGA_Interface:VGA_Interface|synchronizer:s1|sync                                                                                       ; 1       ;
; VGA_Interface:VGA_Interface|synchronizer:s2|sync                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; Total number of inverted registers = 12                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_CTL_MMR[9]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_POS_MMR[21]                          ;
; 8:1                ; 29 bits   ; 145 LEs       ; 58 LEs               ; 87 LEs                 ; Yes        ; |DE2_Top|VGA_Interface:VGA_Interface|IO_DataOut[16]                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_Top|VGA_Interface:VGA_Interface|IO_DataOut[2]                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][3]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[30][13] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[29][0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[28][4]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][17] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[25][9]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[24][20] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][9]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[22][29] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[21][20] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[20][26] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][28] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][25] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[17][17] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][1]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[15][7]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][30] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][20] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][26] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][15] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][15] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][2]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][31]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][15]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][15]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][15]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][19]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[3][7]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][10]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[1][20]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[0][20]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|EX_inst_rd_out[2]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[1]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                          ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |DE2_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|ID_MUXop2_out[11]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_Top|VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync|VGA_R[0]              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|Selector2                    ;
; 64:1               ; 9 bits    ; 378 LEs       ; 126 LEs              ; 252 LEs                ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder|Mux12          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|Selector13                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|Selector34                   ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd2[23]        ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd1[21]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|Selector6                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[23]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[10]            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[1]             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector8            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector6            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector20           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector2            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector1            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector27           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector29           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA_Interface          ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isVGA_CTL_MMR ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isVGA_CTL_MMR ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isVGA_POS_MMR ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isVGA_POS_MMR ;
+------------------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_uqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_uqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_tqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_tqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_sqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_sqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_rqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rqt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tss3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|Pong_Display:iPong_Display ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; PADDLE_INIT_X  ; 28    ; Signed Integer                                                             ;
; TOP_WALL       ; 8     ; Signed Integer                                                             ;
; BOTTOM_WALL    ; 472   ; Signed Integer                                                             ;
; RIGHT_WALL     ; 632   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                                ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                                ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                     ;
; H_PIXELS       ; 640   ; Signed Integer                                                     ;
; H_SYNC_START   ; 659   ; Signed Integer                                                     ;
; H_SYNC_WIDTH   ; 96    ; Signed Integer                                                     ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                     ;
; V_PIXELS       ; 480   ; Signed Integer                                                     ;
; V_SYNC_START   ; 493   ; Signed Integer                                                     ;
; V_SYNC_WIDTH   ; 2     ; Signed Integer                                                     ;
; H_START        ; 699   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component ;
+------------------------+-----------------------+--------------------------------------------------------+
; Parameter Name         ; Value                 ; Type                                                   ;
+------------------------+-----------------------+--------------------------------------------------------+
; WIDTH_BYTEENA          ; 1                     ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON                    ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                   ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                    ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                   ; IGNORE_CASCADE                                         ;
; WIDTH                  ; 8                     ; Signed Integer                                         ;
; WIDTHAD                ; 11                    ; Signed Integer                                         ;
; NUMWORDS               ; 2048                  ; Untyped                                                ;
; LPM_FILE               ; ../test_data/RAM3.mif ; Untyped                                                ;
; INDATA_REG             ; INCLOCK               ; Untyped                                                ;
; INDATA_ACLR            ; OFF                   ; Untyped                                                ;
; WRITE_REG              ; INCLOCK               ; Untyped                                                ;
; WRITE_ACLR             ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_A        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_A       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_A       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_A          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_A         ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_B        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_B       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_B       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_B          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_B         ; OFF                   ; Untyped                                                ;
; USE_EAB                ; ON                    ; Untyped                                                ;
; RAM_BLOCK_TYPE         ; M4K                   ; Untyped                                                ;
; MAXIMUM_DEPTH          ; 0                     ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II            ; Untyped                                                ;
+------------------------+-----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component ;
+------------------------+-----------------------+--------------------------------------------------------+
; Parameter Name         ; Value                 ; Type                                                   ;
+------------------------+-----------------------+--------------------------------------------------------+
; WIDTH_BYTEENA          ; 1                     ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON                    ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                   ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                    ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                   ; IGNORE_CASCADE                                         ;
; WIDTH                  ; 8                     ; Signed Integer                                         ;
; WIDTHAD                ; 11                    ; Signed Integer                                         ;
; NUMWORDS               ; 2048                  ; Untyped                                                ;
; LPM_FILE               ; ../test_data/RAM2.mif ; Untyped                                                ;
; INDATA_REG             ; INCLOCK               ; Untyped                                                ;
; INDATA_ACLR            ; OFF                   ; Untyped                                                ;
; WRITE_REG              ; INCLOCK               ; Untyped                                                ;
; WRITE_ACLR             ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_A        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_A       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_A       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_A          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_A         ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_B        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_B       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_B       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_B          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_B         ; OFF                   ; Untyped                                                ;
; USE_EAB                ; ON                    ; Untyped                                                ;
; RAM_BLOCK_TYPE         ; M4K                   ; Untyped                                                ;
; MAXIMUM_DEPTH          ; 0                     ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II            ; Untyped                                                ;
+------------------------+-----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component ;
+------------------------+-----------------------+--------------------------------------------------------+
; Parameter Name         ; Value                 ; Type                                                   ;
+------------------------+-----------------------+--------------------------------------------------------+
; WIDTH_BYTEENA          ; 1                     ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON                    ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                   ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                    ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                   ; IGNORE_CASCADE                                         ;
; WIDTH                  ; 8                     ; Signed Integer                                         ;
; WIDTHAD                ; 11                    ; Signed Integer                                         ;
; NUMWORDS               ; 2048                  ; Untyped                                                ;
; LPM_FILE               ; ../test_data/RAM1.mif ; Untyped                                                ;
; INDATA_REG             ; INCLOCK               ; Untyped                                                ;
; INDATA_ACLR            ; OFF                   ; Untyped                                                ;
; WRITE_REG              ; INCLOCK               ; Untyped                                                ;
; WRITE_ACLR             ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_A        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_A       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_A       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_A          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_A         ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_B        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_B       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_B       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_B          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_B         ; OFF                   ; Untyped                                                ;
; USE_EAB                ; ON                    ; Untyped                                                ;
; RAM_BLOCK_TYPE         ; M4K                   ; Untyped                                                ;
; MAXIMUM_DEPTH          ; 0                     ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II            ; Untyped                                                ;
+------------------------+-----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component ;
+------------------------+-----------------------+--------------------------------------------------------+
; Parameter Name         ; Value                 ; Type                                                   ;
+------------------------+-----------------------+--------------------------------------------------------+
; WIDTH_BYTEENA          ; 1                     ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON                    ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF                   ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                    ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF                   ; IGNORE_CASCADE                                         ;
; WIDTH                  ; 8                     ; Signed Integer                                         ;
; WIDTHAD                ; 11                    ; Signed Integer                                         ;
; NUMWORDS               ; 2048                  ; Untyped                                                ;
; LPM_FILE               ; ../test_data/RAM0.mif ; Untyped                                                ;
; INDATA_REG             ; INCLOCK               ; Untyped                                                ;
; INDATA_ACLR            ; OFF                   ; Untyped                                                ;
; WRITE_REG              ; INCLOCK               ; Untyped                                                ;
; WRITE_ACLR             ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_A        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_A       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_A       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_A          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_A         ; OFF                   ; Untyped                                                ;
; RDADDRESS_REG_B        ; INCLOCK               ; Untyped                                                ;
; RDADDRESS_ACLR_B       ; OFF                   ; Untyped                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED          ; Untyped                                                ;
; RDCONTROL_ACLR_B       ; OFF                   ; Untyped                                                ;
; OUTDATA_REG_B          ; UNREGISTERED          ; Untyped                                                ;
; OUTDATA_ACLR_B         ; OFF                   ; Untyped                                                ;
; USE_EAB                ; ON                    ; Untyped                                                ;
; RAM_BLOCK_TYPE         ; M4K                   ; Untyped                                                ;
; MAXIMUM_DEPTH          ; 0                     ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II            ; Untyped                                                ;
+------------------------+-----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; BRA_TYPE_SIZE     ; 3     ; Signed Integer                           ;
; BRA_LNK_SIZE      ; 1     ; Signed Integer                           ;
; ALU_OP_SIZE       ; 29    ; Signed Integer                           ;
; MEM_OP_SIZE       ; 1     ; Signed Integer                           ;
; MEM_WR_SIZE       ; 1     ; Signed Integer                           ;
; MEM_OP_TYPE_SIZE  ; 7     ; Signed Integer                           ;
; OFS_TYPE_SIZE     ; 2     ; Signed Integer                           ;
; EXE_TYPE_SIZE     ; 5     ; Signed Integer                           ;
; REG_TYPE_SIZE     ; 1     ; Signed Integer                           ;
; USE_REG1_SIZE     ; 1     ; Signed Integer                           ;
; USE_REG2_SIZE     ; 1     ; Signed Integer                           ;
; IMM1_SEL_SIZE     ; 1     ; Signed Integer                           ;
; IMM2_SEL_SIZE     ; 1     ; Signed Integer                           ;
; IMM_EXT_SIZE      ; 1     ; Signed Integer                           ;
; DATA_AVA_SIZE     ; 2     ; Signed Integer                           ;
; RWE_SIZE          ; 1     ; Signed Integer                           ;
; BANK_DES_SIZE     ; 1     ; Signed Integer                           ;
; DST_ADDR_SEL_SIZE ; 2     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Decode:ID ;
+-------------------+-------+--------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                   ;
+-------------------+-------+--------------------------------------------------------+
; BRA_TYPE_SIZE     ; 3     ; Signed Integer                                         ;
; BRA_LNK_SIZE      ; 1     ; Signed Integer                                         ;
; ALU_OP_SIZE       ; 29    ; Signed Integer                                         ;
; MEM_OP_SIZE       ; 1     ; Signed Integer                                         ;
; MEM_WR_SIZE       ; 1     ; Signed Integer                                         ;
; MEM_OP_TYPE_SIZE  ; 7     ; Signed Integer                                         ;
; OFS_TYPE_SIZE     ; 2     ; Signed Integer                                         ;
; EXE_TYPE_SIZE     ; 5     ; Signed Integer                                         ;
; REG_TYPE_SIZE     ; 1     ; Signed Integer                                         ;
; USE_REG1_SIZE     ; 1     ; Signed Integer                                         ;
; USE_REG2_SIZE     ; 1     ; Signed Integer                                         ;
; IMM1_SEL_SIZE     ; 1     ; Signed Integer                                         ;
; IMM2_SEL_SIZE     ; 1     ; Signed Integer                                         ;
; IMM_EXT_SIZE      ; 1     ; Signed Integer                                         ;
; DATA_AVA_SIZE     ; 2     ; Signed Integer                                         ;
; RWE_SIZE          ; 1     ; Signed Integer                                         ;
; BANK_DES_SIZE     ; 1     ; Signed Integer                                         ;
; DST_ADDR_SEL_SIZE ; 2     ; Signed Integer                                         ;
; IDLE              ; 0     ; Unsigned Binary                                        ;
; LOAD              ; 1     ; Unsigned Binary                                        ;
+-------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder ;
+----------------+--------------------------------------------------------------+--------------------+
; Parameter Name ; Value                                                        ; Type               ;
+----------------+--------------------------------------------------------------+--------------------+
; INST_DE_WIDTH  ; 60                                                           ; Signed Integer     ;
; DE_INVALID     ; 0000000000000000000000000000000000X0000000100000000000110X11 ; Unsigned Binary    ;
; DE_SLL         ; 0000000000000010000000000000000000X0000000000000001100101001 ; Unsigned Binary    ;
; DE_SRL         ; 0000000000000001000000000000000000X0000000000000001100101001 ; Unsigned Binary    ;
; DE_SRA         ; 0000000000000000100000000000000000X0000000000000001100101001 ; Unsigned Binary    ;
; DE_SLLV        ; 0000000000000010000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_SRLV        ; 0000000000000001000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_SRAV        ; 0000000000000000100000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_JR          ; 0100000000000000000000000000000000X0000000000000010000110X11 ; Unsigned Binary    ;
; DE_JALR        ; 0101000000000000000000000000000000X0000000000000010000101001 ; Unsigned Binary    ;
; DE_SUB         ; 0000001000000000000000000000000000X0000000010000011000101001 ; Unsigned Binary    ;
; DE_SUBU        ; 0000000100000000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_ADD         ; 0000100000000000000000000000000000X0000000010000011000101001 ; Unsigned Binary    ;
; DE_ADDU        ; 0000010000000000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_AND         ; 0000000000100000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_NOR         ; 0000000000000100000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_OR          ; 0000000000010000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_SLT         ; 0000000010000000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_SLTU        ; 0000000001000000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_XOR         ; 0000000000001000000000000000000000X0000000000000011000101001 ; Unsigned Binary    ;
; DE_BGEZ        ; 0010000000000000000000001000000000X0000000000000010001110X11 ; Unsigned Binary    ;
; DE_BGEZAL      ; 0011000000000000000000001000000000X0000000000000010001101010 ; Unsigned Binary    ;
; DE_BLTZ        ; 0010000000000000000001000000000000X0000000000000010001110X11 ; Unsigned Binary    ;
; DE_BLTZAL      ; 0011000000000000000001000000000000X0000000000000010001101010 ; Unsigned Binary    ;
; DE_ORI         ; 0000000000010000000000000000000000X0000000000000010010101000 ; Unsigned Binary    ;
; DE_ADDI        ; 0000100000000000000000000000000000X0000000010000010011101000 ; Unsigned Binary    ;
; DE_ADDIU       ; 0000010000000000000000000000000000X0000000000000010011101000 ; Unsigned Binary    ;
; DE_ANDI        ; 0000000000100000000000000000000000X0000000000000010010101000 ; Unsigned Binary    ;
; DE_BEQ         ; 0010000000000000000100000000000000X0000000000000011001110X11 ; Unsigned Binary    ;
; DE_BGTZ        ; 0010000000000000000000100000000000X0000000000000010001110X11 ; Unsigned Binary    ;
; DE_BLEZ        ; 0010000000000000000000010000000000X0000000000000010001110X11 ; Unsigned Binary    ;
; DE_BNE         ; 0010000000000000000010000000000000X0000000000000011001110X11 ; Unsigned Binary    ;
; DE_J           ; 1000000000000000000000000000000000X0000000000000000000110X11 ; Unsigned Binary    ;
; DE_JAL         ; 1001000000000000000000000000000000X0000000000000000000101010 ; Unsigned Binary    ;
; DE_LUI         ; 0000000000000000010000000000000000X0000000000000010010101000 ; Unsigned Binary    ;
; DE_SLTI        ; 0000000010000000000000000000000000X0000000000000010011101000 ; Unsigned Binary    ;
; DE_SLTIU       ; 0000000001000000000000000000000000X0000000000000010011101000 ; Unsigned Binary    ;
; DE_LW          ; 000001000000000000000000000000000101000000000000011001001000 ; Unsigned Binary    ;
; DE_SW          ; 000001000000000000000000000000000111000000000000011001110X11 ; Unsigned Binary    ;
; DE_LB          ; 000001000000000000000000000000000100001000000000011001001000 ; Unsigned Binary    ;
; DE_LH          ; 000001000000000000000000000000000100100000000000011001001000 ; Unsigned Binary    ;
; DE_LBU         ; 000001000000000000000000000000000100000100000000011001001000 ; Unsigned Binary    ;
; DE_LHU         ; 000001000000000000000000000000000100010000000000011001001000 ; Unsigned Binary    ;
; DE_SB          ; 000001000000000000000000000000000110001000000000011001110X11 ; Unsigned Binary    ;
; DE_SH          ; 000001000000000000000000000000000110100000000000011001110X11 ; Unsigned Binary    ;
; DE_XORI        ; 0000000000001000000000000000000000X0000000000000010010101000 ; Unsigned Binary    ;
+----------------+--------------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Execute:EXE ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; ALU_OP_SIZE       ; 29    ; Signed Integer                                           ;
; MEM_OP_SIZE       ; 1     ; Signed Integer                                           ;
; MEM_WR_SIZE       ; 1     ; Signed Integer                                           ;
; MEM_OP_TYPE_SIZE  ; 7     ; Signed Integer                                           ;
; OFS_TYPE_SIZE     ; 2     ; Signed Integer                                           ;
; EXE_TYPE_SIZE     ; 5     ; Signed Integer                                           ;
; REG_TYPE_SIZE     ; 1     ; Signed Integer                                           ;
; USE_REG1_SIZE     ; 1     ; Signed Integer                                           ;
; USE_REG2_SIZE     ; 1     ; Signed Integer                                           ;
; IMM1_SEL_SIZE     ; 1     ; Signed Integer                                           ;
; IMM2_SEL_SIZE     ; 1     ; Signed Integer                                           ;
; IMM_EXT_SIZE      ; 1     ; Signed Integer                                           ;
; DATA_AVA_SIZE     ; 2     ; Signed Integer                                           ;
; RWE_SIZE          ; 1     ; Signed Integer                                           ;
; BANK_DES_SIZE     ; 1     ; Signed Integer                                           ;
; DST_ADDR_SEL_SIZE ; 2     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU ;
+----------------+-------------------------------+---------------------------------------------+
; Parameter Name ; Value                         ; Type                                        ;
+----------------+-------------------------------+---------------------------------------------+
; ALUCTRL_WIDTH  ; 29                            ; Signed Integer                              ;
; OP_ADD         ; 10000000000000000000000000000 ; Unsigned Binary                             ;
; OP_ADDU        ; 01000000000000000000000000000 ; Unsigned Binary                             ;
; OP_SUB         ; 00100000000000000000000000000 ; Unsigned Binary                             ;
; OP_SUBU        ; 00010000000000000000000000000 ; Unsigned Binary                             ;
; OP_SLT         ; 00001000000000000000000000000 ; Unsigned Binary                             ;
; OP_SLTU        ; 00000100000000000000000000000 ; Unsigned Binary                             ;
; OP_EQ          ; 00000000000000010000000000000 ; Unsigned Binary                             ;
; OP_NEQ         ; 00000000000000001000000000000 ; Unsigned Binary                             ;
; OP_LTZ         ; 00000000000000000100000000000 ; Unsigned Binary                             ;
; OP_GTZ         ; 00000000000000000010000000000 ; Unsigned Binary                             ;
; OP_LEZ         ; 00000000000000000001000000000 ; Unsigned Binary                             ;
; OP_GEZ         ; 00000000000000000000100000000 ; Unsigned Binary                             ;
; OP_AND         ; 00000010000000000000000000000 ; Unsigned Binary                             ;
; OP_OR          ; 00000001000000000000000000000 ; Unsigned Binary                             ;
; OP_XOR         ; 00000000100000000000000000000 ; Unsigned Binary                             ;
; OP_NOR         ; 00000000010000000000000000000 ; Unsigned Binary                             ;
; OP_SLL         ; 00000000001000000000000000000 ; Unsigned Binary                             ;
; OP_SRL         ; 00000000000100000000000000000 ; Unsigned Binary                             ;
; OP_SRA         ; 00000000000010000000000000000 ; Unsigned Binary                             ;
; OP_LUI         ; 00000000000001000000000000000 ; Unsigned Binary                             ;
; OP_OP2         ; 00000000000000100000000000000 ; Unsigned Binary                             ;
+----------------+-------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_Memory:MEM ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; ALU_OP_SIZE       ; 29    ; Signed Integer                                          ;
; MEM_OP_SIZE       ; 1     ; Signed Integer                                          ;
; MEM_WR_SIZE       ; 1     ; Signed Integer                                          ;
; MEM_OP_TYPE_SIZE  ; 7     ; Signed Integer                                          ;
; OFS_TYPE_SIZE     ; 2     ; Signed Integer                                          ;
; EXE_TYPE_SIZE     ; 5     ; Signed Integer                                          ;
; REG_TYPE_SIZE     ; 1     ; Signed Integer                                          ;
; USE_REG1_SIZE     ; 1     ; Signed Integer                                          ;
; USE_REG2_SIZE     ; 1     ; Signed Integer                                          ;
; IMM1_SEL_SIZE     ; 1     ; Signed Integer                                          ;
; IMM2_SEL_SIZE     ; 1     ; Signed Integer                                          ;
; IMM_EXT_SIZE      ; 1     ; Signed Integer                                          ;
; DATA_AVA_SIZE     ; 2     ; Signed Integer                                          ;
; RWE_SIZE          ; 1     ; Signed Integer                                          ;
; BANK_DES_SIZE     ; 1     ; Signed Integer                                          ;
; DST_ADDR_SEL_SIZE ; 2     ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPS_Processor:Processor|PPS_WriteBack:WB ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; RWE_SIZE       ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 137                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 137                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 35586                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 23038                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 432                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPS_Processor:Processor|PPS_Memory:MEM"                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; MEM_Addr_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MEM_memwr_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MEM_memop_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder"                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; inst_decode[42..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_decode[54..55] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_decode[57]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "PPS_Processor:Processor|PPS_Fetch:IF" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; pcwe ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPS_Processor:Processor"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; inst_addr[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "three_port_sram:Memory" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; re1  ; Input ; Info     ; Stuck at VCC             ;
; re2  ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 137                 ; 137              ; 128          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                        ;
+-----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                    ; Details ;
+-----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+
; CLOCK_50                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                             ; N/A     ;
; DataIn[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[0]~0                                          ; N/A     ;
; DataIn[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[0]~0                                          ; N/A     ;
; DataIn[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[10]~1                                         ; N/A     ;
; DataIn[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[10]~1                                         ; N/A     ;
; DataIn[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[11]~2                                         ; N/A     ;
; DataIn[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[11]~2                                         ; N/A     ;
; DataIn[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[12]~3                                         ; N/A     ;
; DataIn[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[12]~3                                         ; N/A     ;
; DataIn[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[13]~4                                         ; N/A     ;
; DataIn[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[13]~4                                         ; N/A     ;
; DataIn[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[14]~5                                         ; N/A     ;
; DataIn[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[14]~5                                         ; N/A     ;
; DataIn[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[15]~6                                         ; N/A     ;
; DataIn[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[15]~6                                         ; N/A     ;
; DataIn[16]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[16]~7                                         ; N/A     ;
; DataIn[16]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[16]~7                                         ; N/A     ;
; DataIn[17]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[17]~8                                         ; N/A     ;
; DataIn[17]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[17]~8                                         ; N/A     ;
; DataIn[18]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[18]~9                                         ; N/A     ;
; DataIn[18]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[18]~9                                         ; N/A     ;
; DataIn[19]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[19]~10                                        ; N/A     ;
; DataIn[19]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[19]~10                                        ; N/A     ;
; DataIn[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[1]~11                                         ; N/A     ;
; DataIn[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[1]~11                                         ; N/A     ;
; DataIn[20]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[20]~12                                        ; N/A     ;
; DataIn[20]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[20]~12                                        ; N/A     ;
; DataIn[21]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[21]~13                                        ; N/A     ;
; DataIn[21]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[21]~13                                        ; N/A     ;
; DataIn[22]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[22]~14                                        ; N/A     ;
; DataIn[22]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[22]~14                                        ; N/A     ;
; DataIn[23]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[23]~15                                        ; N/A     ;
; DataIn[23]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[23]~15                                        ; N/A     ;
; DataIn[24]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[24]~16                                        ; N/A     ;
; DataIn[24]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[24]~16                                        ; N/A     ;
; DataIn[25]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[25]~17                                        ; N/A     ;
; DataIn[25]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[25]~17                                        ; N/A     ;
; DataIn[26]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[26]~18                                        ; N/A     ;
; DataIn[26]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[26]~18                                        ; N/A     ;
; DataIn[27]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[27]~19                                        ; N/A     ;
; DataIn[27]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[27]~19                                        ; N/A     ;
; DataIn[28]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[28]~20                                        ; N/A     ;
; DataIn[28]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[28]~20                                        ; N/A     ;
; DataIn[29]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[29]~21                                        ; N/A     ;
; DataIn[29]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[29]~21                                        ; N/A     ;
; DataIn[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[2]~22                                         ; N/A     ;
; DataIn[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[2]~22                                         ; N/A     ;
; DataIn[30]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[30]~23                                        ; N/A     ;
; DataIn[30]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[30]~23                                        ; N/A     ;
; DataIn[31]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[31]~24                                        ; N/A     ;
; DataIn[31]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[31]~24                                        ; N/A     ;
; DataIn[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[3]~25                                         ; N/A     ;
; DataIn[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[3]~25                                         ; N/A     ;
; DataIn[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[4]~26                                         ; N/A     ;
; DataIn[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[4]~26                                         ; N/A     ;
; DataIn[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[5]~27                                         ; N/A     ;
; DataIn[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[5]~27                                         ; N/A     ;
; DataIn[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[6]~28                                         ; N/A     ;
; DataIn[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[6]~28                                         ; N/A     ;
; DataIn[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[7]~29                                         ; N/A     ;
; DataIn[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[7]~29                                         ; N/A     ;
; DataIn[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[8]~30                                         ; N/A     ;
; DataIn[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[8]~30                                         ; N/A     ;
; DataIn[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[9]~31                                         ; N/A     ;
; DataIn[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataIn[9]~31                                         ; N/A     ;
; KEY[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                               ; N/A     ;
; KEY[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                               ; N/A     ;
; KEY[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                               ; N/A     ;
; KEY[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                               ; N/A     ;
; KEY[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                               ; N/A     ;
; KEY[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                               ; N/A     ;
; KEY[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                               ; N/A     ;
; KEY[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                               ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector35~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector35~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector25~4 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector25~4 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector24~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector24~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector23~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector23~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector22~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector22~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector21~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector21~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector20~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector20~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector19~5 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector19~5 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector18~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector18~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector17~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector17~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector16~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector16~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector34~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector34~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector15~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector15~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector14~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector14~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector13~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector13~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector12~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector12~1 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector11~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector11~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector10~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector10~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector9~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector9~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector8~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector8~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector7~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector7~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector6~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector6~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector33~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector33~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector5~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector5~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector4~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector4~2  ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector32~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector32~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector31~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector31~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector30~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector30~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector29~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector29~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector28~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector28~0 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector27~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector27~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector26~2 ; N/A     ;
; VGA_Interface:VGA_Interface|PROC_DataOut[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PPS_Processor:Processor|PPS_Execute:EXE|Selector26~2 ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[0]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[0]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[10]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[10]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[11]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[11]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[12]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[12]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[13]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[13]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[14]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[14]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[15]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[15]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[16]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[16]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[17]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[17]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[18]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[18]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[19]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[19]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[1]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[1]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[20]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[20]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[21]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[21]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[22]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[22]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[23]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[23]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[24]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[24]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[24]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[24]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[25]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[25]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[25]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[25]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[26]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[26]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[26]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[26]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[27]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[27]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[27]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[27]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[28]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[28]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[28]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[28]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[29]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[29]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[29]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[29]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[2]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[2]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[30]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[30]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[30]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[30]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[31]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[31]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[31]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[31]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[3]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[3]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[4]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[4]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[5]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[5]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[6]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[6]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[7]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[7]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[8]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[8]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[9]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_CTL_MMR[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_CTL_MMR[9]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[0]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[0]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[10]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[10]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[11]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[11]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[12]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[12]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[13]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[13]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[14]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[14]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[15]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[15]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[16]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[16]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[17]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[17]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[18]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[18]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[19]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[19]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[1]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[1]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[20]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[20]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[21]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[21]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[22]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[22]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[23]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[23]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[24]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[24]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[24]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[24]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[25]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[25]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[25]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[25]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[26]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[26]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[26]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[26]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[27]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[27]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[27]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[27]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[28]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[28]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[28]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[28]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[29]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[29]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[29]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[29]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[2]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[2]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[30]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[30]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[30]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[30]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[31]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[31]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[31]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[31]          ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[3]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[3]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[4]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[4]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[5]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[5]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[6]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[6]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[7]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[7]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[8]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[8]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[9]           ; N/A     ;
; VGA_Interface:VGA_Interface|VGA_POS_MMR[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|VGA_POS_MMR[9]           ; N/A     ;
; VGA_Interface:VGA_Interface|isVGA_CTL_MMR           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|isVGA_CTL_MMR            ; N/A     ;
; VGA_Interface:VGA_Interface|isVGA_CTL_MMR           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|isVGA_CTL_MMR            ; N/A     ;
; VGA_Interface:VGA_Interface|isVGA_POS_MMR           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|isVGA_POS_MMR            ; N/A     ;
; VGA_Interface:VGA_Interface|isVGA_POS_MMR           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|isVGA_POS_MMR            ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s0|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s0|Bregout  ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s0|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s0|Bregout  ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s1|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s1|Bregout  ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s1|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s1|Bregout  ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s2|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s2|Bregout  ; N/A     ;
; VGA_Interface:VGA_Interface|synchronizer:s2|Bregout ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_Interface:VGA_Interface|synchronizer:s2|Bregout  ; N/A     ;
+-----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Oct 08 23:11:39 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Top -c DE2_Top
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/reset_control.v
    Info: Found entity 1: Reset_Control
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/vga/vga_interface.v
    Info: Found entity 1: VGA_Interface
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/vga/pong_display.v
    Info: Found entity 1: Pong_Display
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/vga/synchronizer.v
    Info: Found entity 1: synchronizer
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/vga/vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/vga/vga_sync.v
    Info: Found entity 1: VGA_Sync
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/alu.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/de2_top.v
    Info: Found entity 1: DE2_Top
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/decoder.v
    Info: Found entity 1: Decoder
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_decode.v
    Info: Found entity 1: PPS_Decode
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_execute.v
    Info: Found entity 1: PPS_Execute
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_fetch.v
    Info: Found entity 1: PPS_Fetch
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_memory.v
    Info: Found entity 1: PPS_Memory
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_processor.v
    Info: Found entity 1: PPS_Processor
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/pps_writeback.v
    Info: Found entity 1: PPS_WriteBack
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/processor/regfile.v
    Info: Found entity 1: RegFile
Info: Found 1 design units, including 1 entities, in source file /users/jin/desktop/csce611/mips_sram_s3/syn_src/memory/three_port_sram.v
    Info: Found entity 1: three_port_sram
Info: Found 1 design units, including 1 entities, in source file ram0.v
    Info: Found entity 1: RAM0
Info: Found 1 design units, including 1 entities, in source file ram1.v
    Info: Found entity 1: RAM1
Info: Found 1 design units, including 1 entities, in source file ram2.v
    Info: Found entity 1: RAM2
Info: Found 1 design units, including 1 entities, in source file ram3.v
    Info: Found entity 1: RAM3
Info: Elaborating entity "DE2_Top" for the top level hierarchy
Info: Elaborating entity "Reset_Control" for hierarchy "Reset_Control:Reset_Control"
Info: Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA_Interface"
Info (10264): Verilog HDL Case Statement information at VGA_Interface.v(80): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at VGA_Interface.v(100): all case item expressions in this case statement are onehot
Info: Elaborating entity "synchronizer" for hierarchy "VGA_Interface:VGA_Interface|synchronizer:s0"
Info: Elaborating entity "Pong_Display" for hierarchy "VGA_Interface:VGA_Interface|Pong_Display:iPong_Display"
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "VGA_Sync" for hierarchy "VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync"
Info: Elaborating entity "three_port_sram" for hierarchy "three_port_sram:Memory"
Info: Elaborating entity "RAM3" for hierarchy "three_port_sram:Memory|RAM3:u3"
Info: Elaborating entity "alt3pram" for hierarchy "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component"
Info: Instantiated megafunction "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_file" = "../test_data/RAM3.mif"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "11"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uqt1.tdf
    Info: Found entity 1: altsyncram_uqt1
Info: Elaborating entity "altsyncram_uqt1" for hierarchy "three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_uqt1:auto_generated"
Info: Elaborating entity "RAM2" for hierarchy "three_port_sram:Memory|RAM2:u2"
Info: Elaborating entity "alt3pram" for hierarchy "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component"
Info: Instantiated megafunction "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_file" = "../test_data/RAM2.mif"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "11"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tqt1.tdf
    Info: Found entity 1: altsyncram_tqt1
Info: Elaborating entity "altsyncram_tqt1" for hierarchy "three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_tqt1:auto_generated"
Info: Elaborating entity "RAM1" for hierarchy "three_port_sram:Memory|RAM1:u1"
Info: Elaborating entity "alt3pram" for hierarchy "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component"
Info: Instantiated megafunction "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_file" = "../test_data/RAM1.mif"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "11"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sqt1.tdf
    Info: Found entity 1: altsyncram_sqt1
Info: Elaborating entity "altsyncram_sqt1" for hierarchy "three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_sqt1:auto_generated"
Info: Elaborating entity "RAM0" for hierarchy "three_port_sram:Memory|RAM0:u0"
Info: Elaborating entity "alt3pram" for hierarchy "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component"
Info: Instantiated megafunction "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_file" = "../test_data/RAM0.mif"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "11"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altdpram" for hierarchy "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqt1.tdf
    Info: Found entity 1: altsyncram_rqt1
Info: Elaborating entity "altsyncram_rqt1" for hierarchy "three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_rqt1:auto_generated"
Info: Elaborating entity "PPS_Processor" for hierarchy "PPS_Processor:Processor"
Info: Elaborating entity "PPS_Fetch" for hierarchy "PPS_Processor:Processor|PPS_Fetch:IF"
Info: Elaborating entity "PPS_Decode" for hierarchy "PPS_Processor:Processor|PPS_Decode:ID"
Info: Elaborating entity "Decoder" for hierarchy "PPS_Processor:Processor|PPS_Decode:ID|Decoder:Decoder"
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(90): object "inst_rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(91): object "inst_rt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(92): object "inst_rd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(93): object "inst_sa" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(94): object "inst_imm" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(95): object "inst_jmp_imm" assigned a value but never read
Info: Elaborating entity "RegFile" for hierarchy "PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile"
Info: Elaborating entity "PPS_Execute" for hierarchy "PPS_Processor:Processor|PPS_Execute:EXE"
Info: Elaborating entity "ALU" for hierarchy "PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU"
Info (10264): Verilog HDL Case Statement information at ALU.v(111): all case item expressions in this case statement are onehot
Info: Elaborating entity "PPS_Memory" for hierarchy "PPS_Processor:Processor|PPS_Memory:MEM"
Info: Elaborating entity "PPS_WriteBack" for hierarchy "PPS_Processor:Processor|PPS_WriteBack:WB"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tss3.tdf
    Info: Found entity 1: altsyncram_tss3
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_ldi.tdf
    Info: Found entity 1: cntr_ldi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info: Found entity 1: cmpr_ccc
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info: Generated suppressed messages file C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/DE2_Top.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 275 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Warning: Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info: Implemented 6609 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 36 output pins
    Info: Implemented 6343 logic cells
    Info: Implemented 201 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Fri Oct 08 23:12:09 2010
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jin/Desktop/CSCE611/mips_sram_s3/proj/DE2_Top.map.smsg.


