

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Wed Feb 28 12:04:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.817 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       12|    65015|  0.120 us|  0.650 ms|   13|  65016|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_65_3  |        0|    65002|  29 ~ 130|          -|          -|  0 ~ 500|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_array_inference_0_0 = alloca i32 1"   --->   Operation 9 'alloca' 'output_array_inference_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_array_inference_1_0 = alloca i32 1"   --->   Operation 10 'alloca' 'output_array_inference_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_array_inference_2_0 = alloca i32 1"   --->   Operation 11 'alloca' 'output_array_inference_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_array_inference_3_0 = alloca i32 1"   --->   Operation 12 'alloca' 'output_array_inference_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w1_local_0_0_2 = alloca i32 1"   --->   Operation 13 'alloca' 'w1_local_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w1_local_0_1_2 = alloca i32 1"   --->   Operation 14 'alloca' 'w1_local_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w1_local_1_0_2 = alloca i32 1"   --->   Operation 15 'alloca' 'w1_local_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w1_local_1_1_2 = alloca i32 1"   --->   Operation 16 'alloca' 'w1_local_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_local_0_0_2 = alloca i32 1"   --->   Operation 17 'alloca' 'w2_local_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w2_local_0_1_2 = alloca i32 1"   --->   Operation 18 'alloca' 'w2_local_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w2_local_1_0_2 = alloca i32 1"   --->   Operation 19 'alloca' 'w2_local_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w2_local_1_1_2 = alloca i32 1"   --->   Operation 20 'alloca' 'w2_local_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_1_local_0_2 = alloca i32 1"   --->   Operation 21 'alloca' 'bias_1_local_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bias_1_local_1_2 = alloca i32 1"   --->   Operation 22 'alloca' 'bias_1_local_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bias_2_local_0_2 = alloca i32 1"   --->   Operation 23 'alloca' 'bias_2_local_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bias_2_local_1_2 = alloca i32 1"   --->   Operation 24 'alloca' 'bias_2_local_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_0_0448_loc = alloca i64 1"   --->   Operation 25 'alloca' 'output_array_new_w1_0_0_0448_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_0449_loc = alloca i64 1"   --->   Operation 26 'alloca' 'output_array_new_w1_0_1_0449_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_0_0450_loc = alloca i64 1"   --->   Operation 27 'alloca' 'output_array_new_w1_1_0_0450_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_0451_loc = alloca i64 1"   --->   Operation 28 'alloca' 'output_array_new_w1_1_1_0451_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_0_0452_loc = alloca i64 1"   --->   Operation 29 'alloca' 'output_array_new_w2_0_0_0452_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_0453_loc = alloca i64 1"   --->   Operation 30 'alloca' 'output_array_new_w2_0_1_0453_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_0_0454_loc = alloca i64 1"   --->   Operation 31 'alloca' 'output_array_new_w2_1_0_0454_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_0455_loc = alloca i64 1"   --->   Operation 32 'alloca' 'output_array_new_w2_1_1_0455_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_array_new_b1_0_0456_loc = alloca i64 1"   --->   Operation 33 'alloca' 'output_array_new_b1_0_0456_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_0457_loc = alloca i64 1"   --->   Operation 34 'alloca' 'output_array_new_b1_1_0457_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_array_new_b2_0_0458_loc = alloca i64 1"   --->   Operation 35 'alloca' 'output_array_new_b2_0_0458_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_0459_loc = alloca i64 1"   --->   Operation 36 'alloca' 'output_array_new_b2_1_0459_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'array_back1_bias_change_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%array_back1_bias_change_0_loc = alloca i64 1"   --->   Operation 38 'alloca' 'array_back1_bias_change_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_1_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'array_back1_weight_changes_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_1_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'array_back1_weight_changes_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_0_1_loc = alloca i64 1"   --->   Operation 41 'alloca' 'array_back1_weight_changes_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_0_0_loc = alloca i64 1"   --->   Operation 42 'alloca' 'array_back1_weight_changes_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%array_back2_bias_change_1_loc = alloca i64 1"   --->   Operation 43 'alloca' 'array_back2_bias_change_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%array_back2_bias_change_0_loc = alloca i64 1"   --->   Operation 44 'alloca' 'array_back2_bias_change_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_1_1_loc = alloca i64 1"   --->   Operation 45 'alloca' 'array_back2_weight_changes_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_1_0_loc = alloca i64 1"   --->   Operation 46 'alloca' 'array_back2_weight_changes_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_0_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'array_back2_weight_changes_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_0_0_loc = alloca i64 1"   --->   Operation 48 'alloca' 'array_back2_weight_changes_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%select_ln96_7_loc = alloca i64 1"   --->   Operation 49 'alloca' 'select_ln96_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%select_ln96_5_loc = alloca i64 1"   --->   Operation 50 'alloca' 'select_ln96_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%select_ln96_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'select_ln96_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln96_1_loc = alloca i64 1"   --->   Operation 52 'alloca' 'select_ln96_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_array_inference_0_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'output_array_inference_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_array_inference_1_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'output_array_inference_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_array_inference_2_1_loc = alloca i64 1"   --->   Operation 55 'alloca' 'output_array_inference_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_array_inference_3_1_loc = alloca i64 1"   --->   Operation 56 'alloca' 'output_array_inference_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%w1_local_0_0_3_loc = alloca i64 1"   --->   Operation 57 'alloca' 'w1_local_0_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%w1_local_0_1_3_loc = alloca i64 1"   --->   Operation 58 'alloca' 'w1_local_0_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%w1_local_1_0_3_loc = alloca i64 1"   --->   Operation 59 'alloca' 'w1_local_1_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w1_local_1_1_3_loc = alloca i64 1"   --->   Operation 60 'alloca' 'w1_local_1_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%w2_local_0_0_3_loc = alloca i64 1"   --->   Operation 61 'alloca' 'w2_local_0_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%w2_local_0_1_3_loc = alloca i64 1"   --->   Operation 62 'alloca' 'w2_local_0_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%w2_local_1_0_3_loc = alloca i64 1"   --->   Operation 63 'alloca' 'w2_local_1_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%w2_local_1_1_3_loc = alloca i64 1"   --->   Operation 64 'alloca' 'w2_local_1_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_1_local_0_3_loc = alloca i64 1"   --->   Operation 65 'alloca' 'bias_1_local_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_1_local_1_3_loc = alloca i64 1"   --->   Operation 66 'alloca' 'bias_1_local_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_2_local_0_3_loc = alloca i64 1"   --->   Operation 67 'alloca' 'bias_2_local_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_2_local_1_3_loc = alloca i64 1"   --->   Operation 68 'alloca' 'bias_2_local_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %bias_2_local_1_2, i16 %bias_2_local_0_2, i16 %bias_1_local_1_2, i16 %bias_1_local_0_2, i16 %w2_local_1_1_2, i16 %w2_local_1_0_2, i16 %w2_local_0_1_2, i16 %w2_local_0_0_2, i16 %w1_local_1_1_2, i16 %w1_local_1_0_2, i16 %w1_local_0_1_2, i16 %w1_local_0_0_2"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 70 [1/1] (1.02ns)   --->   "%store_ln65 = store i9 0, i9 %i" [accelerator.cpp:65]   --->   Operation 70 'store' 'store_ln65' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 71 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [accelerator.cpp:7]   --->   Operation 73 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %bias_2_local_1_2, i16 %bias_2_local_0_2, i16 %bias_1_local_1_2, i16 %bias_1_local_0_2, i16 %w2_local_1_1_2, i16 %w2_local_1_0_2, i16 %w2_local_0_1_2, i16 %w2_local_0_0_2, i16 %w1_local_1_1_2, i16 %w1_local_1_0_2, i16 %w1_local_0_1_2, i16 %w1_local_0_0_2"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (1.48ns)   --->   "%cmp_i_i116 = icmp_eq  i16 %training_read, i16 0"   --->   Operation 85 'icmp' 'cmp_i_i116' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [accelerator.cpp:65]   --->   Operation 86 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [accelerator.cpp:65]   --->   Operation 87 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%output_array_inference_0_0_load = load i16 %output_array_inference_0_0"   --->   Operation 88 'load' 'output_array_inference_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%output_array_inference_1_0_load = load i16 %output_array_inference_1_0"   --->   Operation 89 'load' 'output_array_inference_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%output_array_inference_2_0_load = load i16 %output_array_inference_2_0"   --->   Operation 90 'load' 'output_array_inference_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%output_array_inference_3_0_load = load i16 %output_array_inference_3_0"   --->   Operation 91 'load' 'output_array_inference_3_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%w1_local_0_0_2_load = load i16 %w1_local_0_0_2"   --->   Operation 92 'load' 'w1_local_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%w1_local_0_1_2_load = load i16 %w1_local_0_1_2"   --->   Operation 93 'load' 'w1_local_0_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%w1_local_1_0_2_load = load i16 %w1_local_1_0_2"   --->   Operation 94 'load' 'w1_local_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%w1_local_1_1_2_load = load i16 %w1_local_1_1_2"   --->   Operation 95 'load' 'w1_local_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%w2_local_0_0_2_load = load i16 %w2_local_0_0_2"   --->   Operation 96 'load' 'w2_local_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%w2_local_0_1_2_load = load i16 %w2_local_0_1_2"   --->   Operation 97 'load' 'w2_local_0_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%w2_local_1_0_2_load = load i16 %w2_local_1_0_2"   --->   Operation 98 'load' 'w2_local_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%w2_local_1_1_2_load = load i16 %w2_local_1_1_2"   --->   Operation 99 'load' 'w2_local_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%bias_1_local_0_2_load = load i16 %bias_1_local_0_2"   --->   Operation 100 'load' 'bias_1_local_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bias_1_local_1_2_load = load i16 %bias_1_local_1_2"   --->   Operation 101 'load' 'bias_1_local_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bias_2_local_0_2_load = load i16 %bias_2_local_0_2"   --->   Operation 102 'load' 'bias_2_local_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bias_2_local_1_2_load = load i16 %bias_2_local_1_2"   --->   Operation 103 'load' 'bias_2_local_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.40ns)   --->   "%icmp_ln65 = icmp_eq  i9 %i_1, i9 500" [accelerator.cpp:65]   --->   Operation 104 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.40ns)   --->   "%i_2 = add i9 %i_1, i9 1" [accelerator.cpp:65]   --->   Operation 105 'add' 'i_2' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_69_4.split, void %VITIS_LOOP_160_9" [accelerator.cpp:65]   --->   Operation 106 'br' 'br_ln65' <Predicate = true> <Delay = 1.02>
ST_3 : Operation 107 [2/2] (1.02ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_2_load, i16 %bias_2_local_0_2_load, i16 %bias_1_local_1_2_load, i16 %bias_1_local_0_2_load, i16 %w2_local_1_1_2_load, i16 %w2_local_1_0_2_load, i16 %w2_local_0_1_2_load, i16 %w2_local_0_0_2_load, i16 %w1_local_1_1_2_load, i16 %w1_local_1_0_2_load, i16 %w1_local_0_1_2_load, i16 %w1_local_0_0_2_load, i16 %output_array_inference_3_0_load, i16 %output_array_inference_2_0_load, i16 %output_array_inference_1_0_load, i16 %output_array_inference_0_0_load, i16 %training_read, i1 %cmp_i_i116, i16 %bias_2_local_1_3_loc, i16 %bias_2_local_0_3_loc, i16 %bias_1_local_1_3_loc, i16 %bias_1_local_0_3_loc, i16 %w2_local_1_1_3_loc, i16 %w2_local_1_0_3_loc, i16 %w2_local_0_1_3_loc, i16 %w2_local_0_0_3_loc, i16 %w1_local_1_1_3_loc, i16 %w1_local_1_0_3_loc, i16 %w1_local_0_1_3_loc, i16 %w1_local_0_0_3_loc, i16 %output_array_inference_3_1_loc, i16 %output_array_inference_2_1_loc, i16 %output_array_inference_1_1_loc, i16 %output_array_inference_0_1_loc, i16 %select_ln96_1_loc, i16 %select_ln96_3_loc, i16 %select_ln96_5_loc, i16 %select_ln96_7_loc, i16 %array_back2_weight_changes_0_0_loc, i16 %array_back2_weight_changes_0_1_loc, i16 %array_back2_weight_changes_1_0_loc, i16 %array_back2_weight_changes_1_1_loc, i16 %array_back2_bias_change_0_loc, i16 %array_back2_bias_change_1_loc, i16 %array_back1_weight_changes_0_0_loc, i16 %array_back1_weight_changes_0_1_loc, i16 %array_back1_weight_changes_1_0_loc, i16 %array_back1_weight_changes_1_1_loc, i16 %array_back1_bias_change_0_loc, i16 %array_back1_bias_change_1_loc"   --->   Operation 107 'call' 'targetBlock' <Predicate = (!icmp_ln65)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 108 [1/2] (1.02ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_2_load, i16 %bias_2_local_0_2_load, i16 %bias_1_local_1_2_load, i16 %bias_1_local_0_2_load, i16 %w2_local_1_1_2_load, i16 %w2_local_1_0_2_load, i16 %w2_local_0_1_2_load, i16 %w2_local_0_0_2_load, i16 %w1_local_1_1_2_load, i16 %w1_local_1_0_2_load, i16 %w1_local_0_1_2_load, i16 %w1_local_0_0_2_load, i16 %output_array_inference_3_0_load, i16 %output_array_inference_2_0_load, i16 %output_array_inference_1_0_load, i16 %output_array_inference_0_0_load, i16 %training_read, i1 %cmp_i_i116, i16 %bias_2_local_1_3_loc, i16 %bias_2_local_0_3_loc, i16 %bias_1_local_1_3_loc, i16 %bias_1_local_0_3_loc, i16 %w2_local_1_1_3_loc, i16 %w2_local_1_0_3_loc, i16 %w2_local_0_1_3_loc, i16 %w2_local_0_0_3_loc, i16 %w1_local_1_1_3_loc, i16 %w1_local_1_0_3_loc, i16 %w1_local_0_1_3_loc, i16 %w1_local_0_0_3_loc, i16 %output_array_inference_3_1_loc, i16 %output_array_inference_2_1_loc, i16 %output_array_inference_1_1_loc, i16 %output_array_inference_0_1_loc, i16 %select_ln96_1_loc, i16 %select_ln96_3_loc, i16 %select_ln96_5_loc, i16 %select_ln96_7_loc, i16 %array_back2_weight_changes_0_0_loc, i16 %array_back2_weight_changes_0_1_loc, i16 %array_back2_weight_changes_1_0_loc, i16 %array_back2_weight_changes_1_1_loc, i16 %array_back2_bias_change_0_loc, i16 %array_back2_bias_change_1_loc, i16 %array_back1_weight_changes_0_0_loc, i16 %array_back1_weight_changes_0_1_loc, i16 %array_back1_weight_changes_1_0_loc, i16 %array_back1_weight_changes_1_1_loc, i16 %array_back1_bias_change_0_loc, i16 %array_back1_bias_change_1_loc"   --->   Operation 108 'call' 'targetBlock' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250" [accelerator.cpp:64]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [accelerator.cpp:65]   --->   Operation 110 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%bias_2_local_1_3_loc_load = load i16 %bias_2_local_1_3_loc"   --->   Operation 111 'load' 'bias_2_local_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%bias_2_local_0_3_loc_load = load i16 %bias_2_local_0_3_loc"   --->   Operation 112 'load' 'bias_2_local_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%bias_1_local_1_3_loc_load = load i16 %bias_1_local_1_3_loc"   --->   Operation 113 'load' 'bias_1_local_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bias_1_local_0_3_loc_load = load i16 %bias_1_local_0_3_loc"   --->   Operation 114 'load' 'bias_1_local_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%w2_local_1_1_3_loc_load = load i16 %w2_local_1_1_3_loc"   --->   Operation 115 'load' 'w2_local_1_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%w2_local_1_0_3_loc_load = load i16 %w2_local_1_0_3_loc"   --->   Operation 116 'load' 'w2_local_1_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%w2_local_0_1_3_loc_load = load i16 %w2_local_0_1_3_loc"   --->   Operation 117 'load' 'w2_local_0_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%w2_local_0_0_3_loc_load = load i16 %w2_local_0_0_3_loc"   --->   Operation 118 'load' 'w2_local_0_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%w1_local_1_1_3_loc_load = load i16 %w1_local_1_1_3_loc"   --->   Operation 119 'load' 'w1_local_1_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%w1_local_1_0_3_loc_load = load i16 %w1_local_1_0_3_loc"   --->   Operation 120 'load' 'w1_local_1_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%w1_local_0_1_3_loc_load = load i16 %w1_local_0_1_3_loc"   --->   Operation 121 'load' 'w1_local_0_1_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%w1_local_0_0_3_loc_load = load i16 %w1_local_0_0_3_loc"   --->   Operation 122 'load' 'w1_local_0_0_3_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%output_array_inference_3_1_loc_load = load i16 %output_array_inference_3_1_loc"   --->   Operation 123 'load' 'output_array_inference_3_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%output_array_inference_2_1_loc_load = load i16 %output_array_inference_2_1_loc"   --->   Operation 124 'load' 'output_array_inference_2_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%output_array_inference_1_1_loc_load = load i16 %output_array_inference_1_1_loc"   --->   Operation 125 'load' 'output_array_inference_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%output_array_inference_0_1_loc_load = load i16 %output_array_inference_0_1_loc"   --->   Operation 126 'load' 'output_array_inference_0_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%select_ln96_1_loc_load = load i16 %select_ln96_1_loc"   --->   Operation 127 'load' 'select_ln96_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%select_ln96_3_loc_load = load i16 %select_ln96_3_loc"   --->   Operation 128 'load' 'select_ln96_3_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%select_ln96_5_loc_load = load i16 %select_ln96_5_loc"   --->   Operation 129 'load' 'select_ln96_5_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%select_ln96_7_loc_load = load i16 %select_ln96_7_loc"   --->   Operation 130 'load' 'select_ln96_7_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_0_0_loc_load = load i16 %array_back2_weight_changes_0_0_loc"   --->   Operation 131 'load' 'array_back2_weight_changes_0_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_0_1_loc_load = load i16 %array_back2_weight_changes_0_1_loc"   --->   Operation 132 'load' 'array_back2_weight_changes_0_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_1_0_loc_load = load i16 %array_back2_weight_changes_1_0_loc"   --->   Operation 133 'load' 'array_back2_weight_changes_1_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_1_1_loc_load = load i16 %array_back2_weight_changes_1_1_loc"   --->   Operation 134 'load' 'array_back2_weight_changes_1_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%array_back2_bias_change_0_loc_load = load i16 %array_back2_bias_change_0_loc"   --->   Operation 135 'load' 'array_back2_bias_change_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%array_back2_bias_change_1_loc_load = load i16 %array_back2_bias_change_1_loc"   --->   Operation 136 'load' 'array_back2_bias_change_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_0_0_loc_load = load i16 %array_back1_weight_changes_0_0_loc"   --->   Operation 137 'load' 'array_back1_weight_changes_0_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_0_1_loc_load = load i16 %array_back1_weight_changes_0_1_loc"   --->   Operation 138 'load' 'array_back1_weight_changes_0_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_1_0_loc_load = load i16 %array_back1_weight_changes_1_0_loc"   --->   Operation 139 'load' 'array_back1_weight_changes_1_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_1_1_loc_load = load i16 %array_back1_weight_changes_1_1_loc"   --->   Operation 140 'load' 'array_back1_weight_changes_1_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%array_back1_bias_change_0_loc_load = load i16 %array_back1_bias_change_0_loc"   --->   Operation 141 'load' 'array_back1_bias_change_0_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc_load = load i16 %array_back1_bias_change_1_loc"   --->   Operation 142 'load' 'array_back1_bias_change_1_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.54ns)   --->   "%select_ln69 = select i1 %targetBlock, i16 %bias_2_local_1_3_loc_load, i16 %array_back2_bias_change_1_loc_load" [accelerator.cpp:69]   --->   Operation 143 'select' 'select_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.54ns)   --->   "%select_ln69_1 = select i1 %targetBlock, i16 %bias_2_local_0_3_loc_load, i16 %array_back2_bias_change_0_loc_load" [accelerator.cpp:69]   --->   Operation 144 'select' 'select_ln69_1' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.54ns)   --->   "%select_ln69_2 = select i1 %targetBlock, i16 %bias_1_local_1_3_loc_load, i16 %array_back1_bias_change_1_loc_load" [accelerator.cpp:69]   --->   Operation 145 'select' 'select_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.54ns)   --->   "%select_ln69_3 = select i1 %targetBlock, i16 %bias_1_local_0_3_loc_load, i16 %array_back1_bias_change_0_loc_load" [accelerator.cpp:69]   --->   Operation 146 'select' 'select_ln69_3' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.54ns)   --->   "%select_ln69_4 = select i1 %targetBlock, i16 %w2_local_1_1_3_loc_load, i16 %array_back2_weight_changes_1_1_loc_load" [accelerator.cpp:69]   --->   Operation 147 'select' 'select_ln69_4' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.54ns)   --->   "%select_ln69_5 = select i1 %targetBlock, i16 %w2_local_1_0_3_loc_load, i16 %array_back2_weight_changes_0_1_loc_load" [accelerator.cpp:69]   --->   Operation 148 'select' 'select_ln69_5' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.54ns)   --->   "%select_ln69_6 = select i1 %targetBlock, i16 %w2_local_0_1_3_loc_load, i16 %array_back2_weight_changes_1_0_loc_load" [accelerator.cpp:69]   --->   Operation 149 'select' 'select_ln69_6' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.54ns)   --->   "%select_ln69_7 = select i1 %targetBlock, i16 %w2_local_0_0_3_loc_load, i16 %array_back2_weight_changes_0_0_loc_load" [accelerator.cpp:69]   --->   Operation 150 'select' 'select_ln69_7' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.54ns)   --->   "%select_ln69_8 = select i1 %targetBlock, i16 %w1_local_1_1_3_loc_load, i16 %array_back1_weight_changes_1_1_loc_load" [accelerator.cpp:69]   --->   Operation 151 'select' 'select_ln69_8' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.54ns)   --->   "%select_ln69_9 = select i1 %targetBlock, i16 %w1_local_1_0_3_loc_load, i16 %array_back1_weight_changes_0_1_loc_load" [accelerator.cpp:69]   --->   Operation 152 'select' 'select_ln69_9' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.54ns)   --->   "%select_ln69_10 = select i1 %targetBlock, i16 %w1_local_0_1_3_loc_load, i16 %array_back1_weight_changes_1_0_loc_load" [accelerator.cpp:69]   --->   Operation 153 'select' 'select_ln69_10' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.54ns)   --->   "%select_ln69_11 = select i1 %targetBlock, i16 %w1_local_0_0_3_loc_load, i16 %array_back1_weight_changes_0_0_loc_load" [accelerator.cpp:69]   --->   Operation 154 'select' 'select_ln69_11' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.54ns)   --->   "%select_ln69_12 = select i1 %targetBlock, i16 %output_array_inference_3_1_loc_load, i16 %select_ln96_1_loc_load" [accelerator.cpp:69]   --->   Operation 155 'select' 'select_ln69_12' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.54ns)   --->   "%select_ln69_13 = select i1 %targetBlock, i16 %output_array_inference_2_1_loc_load, i16 %select_ln96_3_loc_load" [accelerator.cpp:69]   --->   Operation 156 'select' 'select_ln69_13' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.54ns)   --->   "%select_ln69_14 = select i1 %targetBlock, i16 %output_array_inference_1_1_loc_load, i16 %select_ln96_5_loc_load" [accelerator.cpp:69]   --->   Operation 157 'select' 'select_ln69_14' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.54ns)   --->   "%select_ln69_15 = select i1 %targetBlock, i16 %output_array_inference_0_1_loc_load, i16 %select_ln96_7_loc_load" [accelerator.cpp:69]   --->   Operation 158 'select' 'select_ln69_15' <Predicate = (!icmp_ln65)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.02ns)   --->   "%br_ln0 = br i1 %cmp_i_i116, void %for.inc325, void %VITIS_LOOP_160_9"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 1.02>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69, i16 %bias_2_local_1_2" [accelerator.cpp:65]   --->   Operation 160 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_1, i16 %bias_2_local_0_2" [accelerator.cpp:65]   --->   Operation 161 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_2, i16 %bias_1_local_1_2" [accelerator.cpp:65]   --->   Operation 162 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_3, i16 %bias_1_local_0_2" [accelerator.cpp:65]   --->   Operation 163 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_4, i16 %w2_local_1_1_2" [accelerator.cpp:65]   --->   Operation 164 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_5, i16 %w2_local_1_0_2" [accelerator.cpp:65]   --->   Operation 165 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_6, i16 %w2_local_0_1_2" [accelerator.cpp:65]   --->   Operation 166 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_7, i16 %w2_local_0_0_2" [accelerator.cpp:65]   --->   Operation 167 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_8, i16 %w1_local_1_1_2" [accelerator.cpp:65]   --->   Operation 168 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_9, i16 %w1_local_1_0_2" [accelerator.cpp:65]   --->   Operation 169 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_10, i16 %w1_local_0_1_2" [accelerator.cpp:65]   --->   Operation 170 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_11, i16 %w1_local_0_0_2" [accelerator.cpp:65]   --->   Operation 171 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_12, i16 %output_array_inference_3_0" [accelerator.cpp:65]   --->   Operation 172 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_13, i16 %output_array_inference_2_0" [accelerator.cpp:65]   --->   Operation 173 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_14, i16 %output_array_inference_1_0" [accelerator.cpp:65]   --->   Operation 174 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln65 = store i16 %select_ln69_15, i16 %output_array_inference_0_0" [accelerator.cpp:65]   --->   Operation 175 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.02ns)   --->   "%store_ln65 = store i9 %i_2, i9 %i" [accelerator.cpp:65]   --->   Operation 176 'store' 'store_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 1.02>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [accelerator.cpp:65]   --->   Operation 177 'br' 'br_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i116)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%bias_2_local_1_5 = phi i16 %bias_2_local_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 178 'phi' 'bias_2_local_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%bias_2_local_0_5 = phi i16 %bias_2_local_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_1, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 179 'phi' 'bias_2_local_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%bias_1_local_1_5 = phi i16 %bias_1_local_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_2, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 180 'phi' 'bias_1_local_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%bias_1_local_0_5 = phi i16 %bias_1_local_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_3, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 181 'phi' 'bias_1_local_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%w2_local_1_1_5 = phi i16 %w2_local_1_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_4, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 182 'phi' 'w2_local_1_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%w2_local_1_0_5 = phi i16 %w2_local_1_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_5, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 183 'phi' 'w2_local_1_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%w2_local_0_1_5 = phi i16 %w2_local_0_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_6, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 184 'phi' 'w2_local_0_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%w2_local_0_0_5 = phi i16 %w2_local_0_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_7, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 185 'phi' 'w2_local_0_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%w1_local_1_1_5 = phi i16 %w1_local_1_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_8, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 186 'phi' 'w1_local_1_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%w1_local_1_0_5 = phi i16 %w1_local_1_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_9, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 187 'phi' 'w1_local_1_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%w1_local_0_1_5 = phi i16 %w1_local_0_1_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_10, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 188 'phi' 'w1_local_0_1_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%w1_local_0_0_5 = phi i16 %w1_local_0_0_2_load, void %VITIS_LOOP_69_4, i16 %select_ln69_11, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 189 'phi' 'w1_local_0_0_5' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (0.54ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_160_9, i16 %bias_1_local_1_5, i16 %bias_1_local_0_5, i16 %bias_2_local_1_5, i16 %bias_2_local_0_5, i16 %w1_local_0_1_5, i16 %w1_local_0_0_5, i16 %w2_local_0_1_5, i16 %w2_local_0_0_5, i16 %w1_local_1_1_5, i16 %w1_local_1_0_5, i16 %w2_local_1_1_5, i16 %w2_local_1_0_5, i16 %output_array_new_b2_1_0459_loc, i16 %output_array_new_b2_0_0458_loc, i16 %output_array_new_b1_1_0457_loc, i16 %output_array_new_b1_0_0456_loc, i16 %output_array_new_w2_1_1_0455_loc, i16 %output_array_new_w2_1_0_0454_loc, i16 %output_array_new_w2_0_1_0453_loc, i16 %output_array_new_w2_0_0_0452_loc, i16 %output_array_new_w1_1_1_0451_loc, i16 %output_array_new_w1_1_0_0450_loc, i16 %output_array_new_w1_0_1_0449_loc, i16 %output_array_new_w1_0_0_0448_loc" [accelerator.cpp:69]   --->   Operation 190 'call' 'call_ln69' <Predicate = (cmp_i_i116) | (icmp_ln65)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%output_array_inference_3_7 = phi i16 %output_array_inference_3_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_12, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 191 'phi' 'output_array_inference_3_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%output_array_inference_2_7 = phi i16 %output_array_inference_2_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_13, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 192 'phi' 'output_array_inference_2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%output_array_inference_1_7 = phi i16 %output_array_inference_1_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_14, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 193 'phi' 'output_array_inference_1_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%output_array_inference_0_7 = phi i16 %output_array_inference_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_15, void %VITIS_LOOP_69_4.split" [accelerator.cpp:69]   --->   Operation 194 'phi' 'output_array_inference_0_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/2] (2.03ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_160_9, i16 %bias_1_local_1_5, i16 %bias_1_local_0_5, i16 %bias_2_local_1_5, i16 %bias_2_local_0_5, i16 %w1_local_0_1_5, i16 %w1_local_0_0_5, i16 %w2_local_0_1_5, i16 %w2_local_0_0_5, i16 %w1_local_1_1_5, i16 %w1_local_1_0_5, i16 %w2_local_1_1_5, i16 %w2_local_1_0_5, i16 %output_array_new_b2_1_0459_loc, i16 %output_array_new_b2_0_0458_loc, i16 %output_array_new_b1_1_0457_loc, i16 %output_array_new_b1_0_0456_loc, i16 %output_array_new_w2_1_1_0455_loc, i16 %output_array_new_w2_1_0_0454_loc, i16 %output_array_new_w2_0_1_0453_loc, i16 %output_array_new_w2_0_0_0452_loc, i16 %output_array_new_w1_1_1_0451_loc, i16 %output_array_new_w1_1_0_0450_loc, i16 %output_array_new_w1_0_1_0449_loc, i16 %output_array_new_w1_0_0_0448_loc" [accelerator.cpp:69]   --->   Operation 195 'call' 'call_ln69' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_0459_loc_load = load i16 %output_array_new_b2_1_0459_loc"   --->   Operation 196 'load' 'output_array_new_b2_1_0459_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%output_array_new_b2_0_0458_loc_load = load i16 %output_array_new_b2_0_0458_loc"   --->   Operation 197 'load' 'output_array_new_b2_0_0458_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_0457_loc_load = load i16 %output_array_new_b1_1_0457_loc"   --->   Operation 198 'load' 'output_array_new_b1_1_0457_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%output_array_new_b1_0_0456_loc_load = load i16 %output_array_new_b1_0_0456_loc"   --->   Operation 199 'load' 'output_array_new_b1_0_0456_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_0455_loc_load = load i16 %output_array_new_w2_1_1_0455_loc"   --->   Operation 200 'load' 'output_array_new_w2_1_1_0455_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_0_0454_loc_load = load i16 %output_array_new_w2_1_0_0454_loc"   --->   Operation 201 'load' 'output_array_new_w2_1_0_0454_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_0453_loc_load = load i16 %output_array_new_w2_0_1_0453_loc"   --->   Operation 202 'load' 'output_array_new_w2_0_1_0453_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_0_0452_loc_load = load i16 %output_array_new_w2_0_0_0452_loc"   --->   Operation 203 'load' 'output_array_new_w2_0_0_0452_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_0451_loc_load = load i16 %output_array_new_w1_1_1_0451_loc"   --->   Operation 204 'load' 'output_array_new_w1_1_1_0451_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_0_0450_loc_load = load i16 %output_array_new_w1_1_0_0450_loc"   --->   Operation 205 'load' 'output_array_new_w1_1_0_0450_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_0449_loc_load = load i16 %output_array_new_w1_0_1_0449_loc"   --->   Operation 206 'load' 'output_array_new_w1_0_1_0449_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_0_0448_loc_load = load i16 %output_array_new_w1_0_0_0448_loc"   --->   Operation 207 'load' 'output_array_new_w1_0_0_0448_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln170_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %output_array_new_b2_1_0459_loc_load, i16 %output_array_new_b2_0_0458_loc_load, i16 %output_array_new_b1_1_0457_loc_load, i16 %output_array_new_b1_0_0456_loc_load, i16 %output_array_new_w2_1_1_0455_loc_load, i16 %output_array_new_w2_0_1_0453_loc_load, i16 %output_array_new_w2_1_0_0454_loc_load, i16 %output_array_new_w2_0_0_0452_loc_load, i16 %output_array_new_w1_1_1_0451_loc_load, i16 %output_array_new_w1_0_1_0449_loc_load, i16 %output_array_new_w1_1_0_0450_loc_load, i16 %output_array_new_w1_0_0_0448_loc_load, i16 %output_array_inference_3_7, i16 %output_array_inference_2_7, i16 %output_array_inference_1_7, i16 %output_array_inference_0_7" [accelerator.cpp:170]   --->   Operation 208 'bitconcatenate' 'or_ln170_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln170 = ret i256 %or_ln170_6" [accelerator.cpp:170]   --->   Operation 209 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.029ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0.000 ns)
	'store' operation ('store_ln65', accelerator.cpp:65) of constant 0 on local variable 'i' [82]  (1.029 ns)

 <State 2>: 1.488ns
The critical path consists of the following:
	wire read operation ('training_read') on port 'training' [23]  (0.000 ns)
	'icmp' operation ('cmp_i_i116') [81]  (1.488 ns)

 <State 3>: 2.433ns
The critical path consists of the following:
	'load' operation ('i', accelerator.cpp:65) on local variable 'i' [85]  (0.000 ns)
	'icmp' operation ('icmp_ln65', accelerator.cpp:65) [102]  (1.404 ns)
	multiplexor before 'phi' operation ('bias_2_local_1_5', accelerator.cpp:69) with incoming values : ('bias_2_local_1_2_load') ('select_ln69', accelerator.cpp:69) [178]  (1.029 ns)

 <State 4>: 1.029ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_69_4' [108]  (1.029 ns)

 <State 5>: 2.127ns
The critical path consists of the following:
	'load' operation ('bias_2_local_1_3_loc_load') on local variable 'bias_2_local_1_3_loc' [109]  (0.000 ns)
	'select' operation ('select_ln69', accelerator.cpp:69) [141]  (0.549 ns)
	multiplexor before 'phi' operation ('bias_2_local_1_5', accelerator.cpp:69) with incoming values : ('bias_2_local_1_2_load') ('select_ln69', accelerator.cpp:69) [178]  (1.029 ns)
	'phi' operation ('bias_2_local_1_5', accelerator.cpp:69) with incoming values : ('bias_2_local_1_2_load') ('select_ln69', accelerator.cpp:69) [178]  (0.000 ns)
	'call' operation ('call_ln69', accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_160_9' [194]  (0.549 ns)

 <State 6>: 2.034ns
The critical path consists of the following:
	'call' operation ('call_ln69', accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_160_9' [194]  (2.034 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
