

================================================================
== Vivado HLS Report for 'conv3x3_l0_bn_act_DS'
================================================================
* Date:           Tue May 10 21:15:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |convDSPOpt_l0_U0       |convDSPOpt_l0       |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |streamBnRelu_l0_U0     |streamBnRelu_l0     |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |conv3padding_l0710_U0  |conv3padding_l0710  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |       24|      -|     441|    637|    -|
|Instance         |        4|     80|   12238|  10116|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|     80|   12680|  10768|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|     22|       8|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-------+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +-----------------------+--------------------+---------+-------+-------+------+-----+
    |conv3padding_l0710_U0  |conv3padding_l0710  |        4|      0|    420|   990|    0|
    |convDSPOpt_l0_U0       |convDSPOpt_l0       |        0|     72|  10734|  7706|    0|
    |streamBnRelu_l0_U0     |streamBnRelu_l0     |        0|      8|   1084|  1420|    0|
    +-----------------------+--------------------+---------+-------+-------+------+-----+
    |Total                  |                    |        4|     80|  12238| 10116|    0|
    +-----------------------+--------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |conv_l0_out_V_V_U  |       24|  426|   0|    -|     2|  416|      832|
    |padding_out_V_V_U  |        0|    5|   0|    -|     2|   72|      144|
    |reps_c1_i_U        |        0|    5|   0|    -|     2|   32|       64|
    |reps_c_i_U         |        0|    5|   0|    -|     2|   32|       64|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       24|  441|   0|    0|     8|  552|     1104|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_idle           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done      |    and   |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   6|           3|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_start         |  in |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|start_out        | out |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|start_write      | out |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_clk           |  in |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv3x3_l0_bn_act_DS | return value |
|in_V_V_dout      |  in |   24|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din      | out |  128|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |         reps         |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |         reps         |    pointer   |
|reps_read        | out |    1|   ap_fifo  |         reps         |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |       reps_out       |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |       reps_out       |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |       reps_out       |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reps_c1_i = alloca i32, align 4" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 7 'alloca' 'reps_c1_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reps_c_i = alloca i32, align 4" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 8 'alloca' 'reps_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_out_V_V = alloca i72, align 8" [./src/conv2d_l0.hpp:298->./src/ultranet.cpp:90]   --->   Operation 9 'alloca' 'padding_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_l0_out_V_V = alloca i416, align 8" [./src/conv2d_l0.hpp:302->./src/ultranet.cpp:90]   --->   Operation 10 'alloca' 'conv_l0_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call void @conv3padding_l0710(i32* %reps, i32* %reps_out, i24* %in_V_V, i72* %padding_out_V_V, i32* %reps_c_i)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call void @conv3padding_l0710(i32* %reps, i32* %reps_out, i24* %in_V_V, i72* %padding_out_V_V, i32* %reps_c_i)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @convDSPOpt_l0(i72* %padding_out_V_V, i416* %conv_l0_out_V_V, i32* nocapture %reps_c_i, i32* %reps_c1_i)" [./src/conv2d_l0.hpp:303->./src/ultranet.cpp:90]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @convDSPOpt_l0(i72* %padding_out_V_V, i416* %conv_l0_out_V_V, i32* nocapture %reps_c_i, i32* %reps_c1_i)" [./src/conv2d_l0.hpp:303->./src/ultranet.cpp:90]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @streamBnRelu_l0(i416* %conv_l0_out_V_V, i128* %out_V_V, i32* nocapture %reps_c1_i)" [./src/conv2d_l0.hpp:305->./src/ultranet.cpp:90]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:292->./src/ultranet.cpp:90]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @padding_out_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i72* %padding_out_V_V, i72* %padding_out_V_V)"   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i72* %padding_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @conv_l0_out_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i416* %conv_l0_out_V_V, i416* %conv_l0_out_V_V)"   --->   Operation 23 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i416* %conv_l0_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @reps_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %reps_c_i, i32* %reps_c_i)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 25 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @reps_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %reps_c1_i, i32* %reps_c1_i)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 27 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @streamBnRelu_l0(i416* %conv_l0_out_V_V, i128* %out_V_V, i32* nocapture %reps_c1_i)" [./src/conv2d_l0.hpp:305->./src/ultranet.cpp:90]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_0_w_new_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_7_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_7_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_8_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_8_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_9_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_9_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_9_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_10_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_10_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_10_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_11_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_11_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_11_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_12_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_12_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_12_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_13_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_13_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_13_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_14_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_14_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_14_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_15_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_15_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_0_w_new_V_15_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reps_c1_i                  (alloca              ) [ 0011111]
reps_c_i                   (alloca              ) [ 0111111]
padding_out_V_V            (alloca              ) [ 0111111]
conv_l0_out_V_V            (alloca              ) [ 0011111]
call_ln291                 (call                ) [ 0000000]
call_ln303                 (call                ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln292 (specdataflowpipeline) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_134                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_135                  (specchannel         ) [ 0000000]
specinterface_ln291        (specinterface       ) [ 0000000]
empty_136                  (specchannel         ) [ 0000000]
specinterface_ln291        (specinterface       ) [ 0000000]
call_ln305                 (call                ) [ 0000000]
ret_ln90                   (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_0_w_new_V_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_0_w_new_V_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_0_w_new_V_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_0_w_new_V_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_0_w_new_V_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_0_w_new_V_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_0_w_new_V_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_0_w_new_V_2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_0_w_new_V_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_0_w_new_V_3_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_0_w_new_V_3_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_0_w_new_V_3_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_0_w_new_V_4_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_0_w_new_V_4_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_0_w_new_V_4_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_0_w_new_V_5_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_0_w_new_V_5_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_0_w_new_V_5_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_0_w_new_V_6_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_0_w_new_V_6_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_0_w_new_V_6_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_0_w_new_V_7_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_7_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_0_w_new_V_7_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_7_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_0_w_new_V_7_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_7_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_0_w_new_V_8_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_8_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_0_w_new_V_8_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_8_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_0_w_new_V_8_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_8_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_0_w_new_V_9_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_9_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_0_w_new_V_9_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_9_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_0_w_new_V_9_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_9_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_0_w_new_V_10_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_10_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_0_w_new_V_10_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_10_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_0_w_new_V_10_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_10_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_0_w_new_V_11_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_11_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_0_w_new_V_11_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_11_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_0_w_new_V_11_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_11_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_0_w_new_V_12_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_12_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_0_w_new_V_12_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_12_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_0_w_new_V_12_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_12_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_0_w_new_V_13_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_13_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_0_w_new_V_13_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_13_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_0_w_new_V_13_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_13_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_0_w_new_V_14_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_14_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_0_w_new_V_14_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_14_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_0_w_new_V_14_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_14_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_0_w_new_V_15_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_15_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_0_w_new_V_15_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_15_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_0_w_new_V_15_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_0_w_new_V_15_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3padding_l0710"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convDSPOpt_l0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamBnRelu_l0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_out_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_l0_out_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c1_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="reps_c1_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reps_c1_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="reps_c_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reps_c_i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="padding_out_V_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padding_out_V_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_l0_out_V_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="416" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_l0_out_V_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_convDSPOpt_l0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="72" slack="2"/>
<pin id="163" dir="0" index="2" bw="416" slack="2"/>
<pin id="164" dir="0" index="3" bw="32" slack="2"/>
<pin id="165" dir="0" index="4" bw="32" slack="2"/>
<pin id="166" dir="0" index="5" bw="24" slack="0"/>
<pin id="167" dir="0" index="6" bw="24" slack="0"/>
<pin id="168" dir="0" index="7" bw="24" slack="0"/>
<pin id="169" dir="0" index="8" bw="24" slack="0"/>
<pin id="170" dir="0" index="9" bw="21" slack="0"/>
<pin id="171" dir="0" index="10" bw="21" slack="0"/>
<pin id="172" dir="0" index="11" bw="24" slack="0"/>
<pin id="173" dir="0" index="12" bw="24" slack="0"/>
<pin id="174" dir="0" index="13" bw="24" slack="0"/>
<pin id="175" dir="0" index="14" bw="24" slack="0"/>
<pin id="176" dir="0" index="15" bw="24" slack="0"/>
<pin id="177" dir="0" index="16" bw="24" slack="0"/>
<pin id="178" dir="0" index="17" bw="24" slack="0"/>
<pin id="179" dir="0" index="18" bw="24" slack="0"/>
<pin id="180" dir="0" index="19" bw="20" slack="0"/>
<pin id="181" dir="0" index="20" bw="23" slack="0"/>
<pin id="182" dir="0" index="21" bw="23" slack="0"/>
<pin id="183" dir="0" index="22" bw="20" slack="0"/>
<pin id="184" dir="0" index="23" bw="23" slack="0"/>
<pin id="185" dir="0" index="24" bw="24" slack="0"/>
<pin id="186" dir="0" index="25" bw="23" slack="0"/>
<pin id="187" dir="0" index="26" bw="23" slack="0"/>
<pin id="188" dir="0" index="27" bw="24" slack="0"/>
<pin id="189" dir="0" index="28" bw="24" slack="0"/>
<pin id="190" dir="0" index="29" bw="24" slack="0"/>
<pin id="191" dir="0" index="30" bw="24" slack="0"/>
<pin id="192" dir="0" index="31" bw="21" slack="0"/>
<pin id="193" dir="0" index="32" bw="24" slack="0"/>
<pin id="194" dir="0" index="33" bw="24" slack="0"/>
<pin id="195" dir="0" index="34" bw="24" slack="0"/>
<pin id="196" dir="0" index="35" bw="24" slack="0"/>
<pin id="197" dir="0" index="36" bw="23" slack="0"/>
<pin id="198" dir="0" index="37" bw="24" slack="0"/>
<pin id="199" dir="0" index="38" bw="24" slack="0"/>
<pin id="200" dir="0" index="39" bw="24" slack="0"/>
<pin id="201" dir="0" index="40" bw="24" slack="0"/>
<pin id="202" dir="0" index="41" bw="24" slack="0"/>
<pin id="203" dir="0" index="42" bw="24" slack="0"/>
<pin id="204" dir="0" index="43" bw="23" slack="0"/>
<pin id="205" dir="0" index="44" bw="24" slack="0"/>
<pin id="206" dir="0" index="45" bw="24" slack="0"/>
<pin id="207" dir="0" index="46" bw="24" slack="0"/>
<pin id="208" dir="0" index="47" bw="24" slack="0"/>
<pin id="209" dir="0" index="48" bw="24" slack="0"/>
<pin id="210" dir="0" index="49" bw="24" slack="0"/>
<pin id="211" dir="0" index="50" bw="24" slack="0"/>
<pin id="212" dir="0" index="51" bw="24" slack="0"/>
<pin id="213" dir="0" index="52" bw="24" slack="0"/>
<pin id="214" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln303/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_streamBnRelu_l0_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="416" slack="4"/>
<pin id="267" dir="0" index="2" bw="128" slack="0"/>
<pin id="268" dir="0" index="3" bw="32" slack="4"/>
<pin id="269" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln305/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_conv3padding_l0710_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="24" slack="0"/>
<pin id="277" dir="0" index="4" bw="72" slack="0"/>
<pin id="278" dir="0" index="5" bw="32" slack="0"/>
<pin id="279" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln291/1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="reps_c1_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reps_c1_i "/>
</bind>
</comp>

<comp id="290" class="1005" name="reps_c_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reps_c_i "/>
</bind>
</comp>

<comp id="296" class="1005" name="padding_out_V_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="72" slack="0"/>
<pin id="298" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opset="padding_out_V_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="conv_l0_out_V_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="416" slack="2"/>
<pin id="304" dir="1" index="1" bw="416" slack="2"/>
</pin_list>
<bind>
<opset="conv_l0_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="104" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="215"><net_src comp="108" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="160" pin=12"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="160" pin=16"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="160" pin=17"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="160" pin=18"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="160" pin=19"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="160" pin=20"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="160" pin=21"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="160" pin=22"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="160" pin=23"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="160" pin=24"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="160" pin=25"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="160" pin=26"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="160" pin=27"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="160" pin=28"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="160" pin=29"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="160" pin=30"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="160" pin=31"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="160" pin=32"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="160" pin=33"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="160" pin=34"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="160" pin=35"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="160" pin=36"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="160" pin=37"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="160" pin=38"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="160" pin=39"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="160" pin=40"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="160" pin=41"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="160" pin=42"/></net>

<net id="254"><net_src comp="84" pin="0"/><net_sink comp="160" pin=43"/></net>

<net id="255"><net_src comp="86" pin="0"/><net_sink comp="160" pin=44"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="160" pin=45"/></net>

<net id="257"><net_src comp="90" pin="0"/><net_sink comp="160" pin=46"/></net>

<net id="258"><net_src comp="92" pin="0"/><net_sink comp="160" pin=47"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="160" pin=48"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="160" pin=49"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="160" pin=50"/></net>

<net id="262"><net_src comp="100" pin="0"/><net_sink comp="160" pin=51"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="160" pin=52"/></net>

<net id="270"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="2" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="280"><net_src comp="106" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="144" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="293"><net_src comp="148" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="299"><net_src comp="152" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="305"><net_src comp="156" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="264" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
	Port: reps_out | {1 2 }
	Port: conv_0_w_new_V_0_0 | {}
	Port: conv_0_w_new_V_0_1 | {}
	Port: conv_0_w_new_V_0_2 | {}
	Port: conv_0_w_new_V_1_0 | {}
	Port: conv_0_w_new_V_1_1 | {}
	Port: conv_0_w_new_V_1_2 | {}
	Port: conv_0_w_new_V_2_0 | {}
	Port: conv_0_w_new_V_2_1 | {}
	Port: conv_0_w_new_V_2_2 | {}
	Port: conv_0_w_new_V_3_0 | {}
	Port: conv_0_w_new_V_3_1 | {}
	Port: conv_0_w_new_V_3_2 | {}
	Port: conv_0_w_new_V_4_0 | {}
	Port: conv_0_w_new_V_4_1 | {}
	Port: conv_0_w_new_V_4_2 | {}
	Port: conv_0_w_new_V_5_0 | {}
	Port: conv_0_w_new_V_5_1 | {}
	Port: conv_0_w_new_V_5_2 | {}
	Port: conv_0_w_new_V_6_0 | {}
	Port: conv_0_w_new_V_6_1 | {}
	Port: conv_0_w_new_V_6_2 | {}
	Port: conv_0_w_new_V_7_0 | {}
	Port: conv_0_w_new_V_7_1 | {}
	Port: conv_0_w_new_V_7_2 | {}
	Port: conv_0_w_new_V_8_0 | {}
	Port: conv_0_w_new_V_8_1 | {}
	Port: conv_0_w_new_V_8_2 | {}
	Port: conv_0_w_new_V_9_0 | {}
	Port: conv_0_w_new_V_9_1 | {}
	Port: conv_0_w_new_V_9_2 | {}
	Port: conv_0_w_new_V_10_0 | {}
	Port: conv_0_w_new_V_10_1 | {}
	Port: conv_0_w_new_V_10_2 | {}
	Port: conv_0_w_new_V_11_0 | {}
	Port: conv_0_w_new_V_11_1 | {}
	Port: conv_0_w_new_V_11_2 | {}
	Port: conv_0_w_new_V_12_0 | {}
	Port: conv_0_w_new_V_12_1 | {}
	Port: conv_0_w_new_V_12_2 | {}
	Port: conv_0_w_new_V_13_0 | {}
	Port: conv_0_w_new_V_13_1 | {}
	Port: conv_0_w_new_V_13_2 | {}
	Port: conv_0_w_new_V_14_0 | {}
	Port: conv_0_w_new_V_14_1 | {}
	Port: conv_0_w_new_V_14_2 | {}
	Port: conv_0_w_new_V_15_0 | {}
	Port: conv_0_w_new_V_15_1 | {}
	Port: conv_0_w_new_V_15_2 | {}
 - Input state : 
	Port: conv3x3_l0_bn_act_DS : in_V_V | {1 2 }
	Port: conv3x3_l0_bn_act_DS : reps | {1 2 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_0_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_0_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_0_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_1_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_1_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_1_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_2_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_2_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_2_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_3_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_3_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_3_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_4_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_4_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_4_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_5_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_5_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_5_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_6_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_6_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_6_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_7_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_7_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_7_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_8_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_8_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_8_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_9_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_9_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_9_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_10_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_10_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_10_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_11_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_11_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_11_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_12_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_12_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_12_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_13_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_13_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_13_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_14_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_14_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_14_2 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_15_0 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_15_1 | {3 4 }
	Port: conv3x3_l0_bn_act_DS : conv_0_w_new_V_15_2 | {3 4 }
  - Chain level:
	State 1
		call_ln291 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_convDSPOpt_l0_fu_160   |    0    |    72   |  199.32 |   8507  |   9564  |    0    |
|   call   |   grp_streamBnRelu_l0_fu_264  |    0    |    8    | 18.5498 |   1043  |   943   |    0    |
|          | grp_conv3padding_l0710_fu_272 |    4    |    0    |   7.55  |   391   |   593   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    4    |    80   |  225.42 |   9941  |  11100  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|conv_l0_out_V_V_reg_302|   416  |
|padding_out_V_V_reg_296|   72   |
|   reps_c1_i_reg_284   |   32   |
|    reps_c_i_reg_290   |   32   |
+-----------------------+--------+
|         Total         |   552  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   80   |   225  |  9941  |  11100 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   552  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   80   |   225  |  10493 |  11100 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
