$date
  Thu Sep 12 14:21:44 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module prime_tb $end
$var reg 4 ! nt[3:0] $end
$var reg 1 " ft1 $end
$scope module uu1 $end
$var reg 4 # n[3:0] $end
$var reg 1 $ f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
b0000 #
0$
#10000000
b0001 !
b0001 #
#20000000
b0010 !
b0010 #
#30000000
b0011 !
1"
b0011 #
1$
#40000000
b0100 !
0"
b0100 #
0$
#50000000
b0101 !
b0101 #
#60000000
b0110 !
1"
b0110 #
1$
#70000000
b0111 !
0"
b0111 #
0$
#80000000
b1000 !
b1000 #
#90000000
b1001 !
1"
b1001 #
1$
#100000000
b1010 !
0"
b1010 #
0$
#110000000
b1011 !
b1011 #
#120000000
b1100 !
1"
b1100 #
1$
#130000000
b1101 !
0"
b1101 #
0$
#140000000
b1110 !
b1110 #
#150000000
b1111 !
1"
b1111 #
1$
#160000000
