// Seed: 2051125769
program module_0;
  assign id_2 = id_2;
  wire id_3;
  assign module_1.type_0 = 0;
  assign id_1 = -1;
  wor id_4, id_5;
  parameter id_6 = 1;
  wire id_7, id_8;
  wor id_9 = -1;
  assign id_1 = 1 == id_4;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  assign id_3 = id_0;
  module_0 modCall_1 ();
  wire id_4, id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[-1][-1 :-1] = id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
  parameter id_13 = id_13;
  assign id_2 = id_5;
endmodule
