###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:44 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[14] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.797
- Arrival Time                  6.763
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.135 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.280 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.644 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    0.928 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.801 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.410 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.812 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    2.943 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.134 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.738 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.030 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.338 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.761 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.303 | 0.352 |   5.078 |    5.113 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.298 | 0.303 |   5.381 |    5.415 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.224 | 0.236 |   5.617 |    5.651 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.292 | 0.245 |   5.862 |    5.896 | 
     | I0/SD/SDController/Countstates/add_35_aco/U95     | B ^ -> Y ^     | OR2X2   | 0.112 | 0.327 |   6.189 |    6.224 | 
     | I0/SD/SDController/Countstates/add_35_aco/U93     | A ^ -> Y v     | INVX1   | 0.090 | 0.098 |   6.287 |    6.322 | 
     | I0/SD/SDController/Countstates/add_35_aco/U91     | A v -> Y ^     | NAND2X1 | 0.125 | 0.123 |   6.410 |    6.445 | 
     | I0/SD/SDController/Countstates/add_35_aco/U92     | B ^ -> Y v     | NAND2X1 | 0.108 | 0.093 |   6.503 |    6.538 | 
     | I0/SD/SDController/Countstates/U31                | A v -> Y ^     | MUX2X1  | 0.297 | 0.139 |   6.642 |    6.676 | 
     | I0/SD/SDController/Countstates/U74                | A ^ -> Y v     | INVX1   | 0.125 | 0.121 |   6.762 |    6.797 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | D v            | DFFSR   | 0.125 | 0.000 |   6.763 |    6.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |    0.065 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.211 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.575 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.862 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.297 | 0.020 |   0.917 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[13] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         0.119
+ Phase Shift                   6.000
= Required Time                 6.799
- Arrival Time                  6.729
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.170 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.315 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.679 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    0.963 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.836 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.445 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.847 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    2.978 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.169 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.773 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.065 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.373 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.796 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.094 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.270 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.596 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.389 | 0.390 |   5.916 |    5.986 | 
     | I0/SD/SDController/Countstates/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.282 | 0.322 |   6.238 |    6.308 | 
     | I0/SD/SDController/Countstates/add_35_aco/U140    | A v -> Y v     | XOR2X1  | 0.154 | 0.227 |   6.466 |    6.535 | 
     | I0/SD/SDController/Countstates/U24                | A v -> Y ^     | MUX2X1  | 0.164 | 0.134 |   6.600 |    6.670 | 
     | I0/SD/SDController/Countstates/U67                | A ^ -> Y v     | INVX1   | 0.121 | 0.129 |   6.729 |    6.798 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | D v            | DFFSR   | 0.121 | 0.001 |   6.729 |    6.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |    0.030 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.176 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.540 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.827 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.918 |    0.848 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[11] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         0.122
+ Phase Shift                   6.000
= Required Time                 6.796
- Arrival Time                  6.691
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.205 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.350 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.715 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    0.998 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.871 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.481 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.882 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.014 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.204 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.809 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.100 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.408 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.831 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.129 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.306 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.631 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.389 | 0.390 |   5.916 |    6.022 | 
     | I0/SD/SDController/Countstates/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.245 | 0.276 |   6.192 |    6.297 | 
     | I0/SD/SDController/Countstates/add_35_aco/U112    | A v -> Y v     | XNOR2X1 | 0.166 | 0.225 |   6.417 |    6.522 | 
     | I0/SD/SDController/Countstates/U185               | B v -> Y ^     | MUX2X1  | 0.173 | 0.128 |   6.546 |    6.651 | 
     | I0/SD/SDController/Countstates/U21                | A ^ -> Y v     | INVX1   | 0.137 | 0.145 |   6.690 |    6.795 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | D v            | DFFSR   | 0.137 | 0.001 |   6.691 |    6.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.005 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.140 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.505 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.792 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.918 |    0.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[7] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.126
+ Phase Shift                   6.000
= Required Time                 6.782
- Arrival Time                  6.674
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.208 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.718 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.001 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.874 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.484 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.885 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.017 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.207 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.812 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.103 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.411 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.834 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.132 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.309 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.634 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.381 | 0.362 |   5.888 |    5.996 | 
     | I0/SD/SDController/Countstates/add_35_aco/U52    | B ^ -> Y v     | NOR2X1  | 0.247 | 0.273 |   6.162 |    6.270 | 
     | I0/SD/SDController/Countstates/add_35_aco/U45    | A v -> Y v     | XNOR2X1 | 0.161 | 0.223 |   6.385 |    6.493 | 
     | I0/SD/SDController/Countstates/U8                | A v -> Y ^     | MUX2X1  | 0.296 | 0.134 |   6.519 |    6.627 | 
     | I0/SD/SDController/Countstates/U69               | A ^ -> Y v     | INVX1   | 0.156 | 0.155 |   6.674 |    6.782 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | D v            | DFFSR   | 0.156 | 0.001 |   6.674 |    6.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.137 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.502 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.789 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.295 | 0.011 |   0.908 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[12] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.788
- Arrival Time                  6.679
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.209 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.354 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.719 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.003 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.876 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.485 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.887 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.018 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.209 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.813 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.105 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.412 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.835 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.303 | 0.352 |   5.078 |    5.187 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.298 | 0.303 |   5.381 |    5.490 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.224 | 0.236 |   5.617 |    5.726 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.292 | 0.245 |   5.862 |    5.971 | 
     | I0/SD/SDController/Countstates/add_35_aco/U22     | A ^ -> Y v     | NOR2X1  | 0.304 | 0.323 |   6.185 |    6.294 | 
     | I0/SD/SDController/Countstates/add_35_aco/U115    | A v -> Y v     | XNOR2X1 | 0.154 | 0.232 |   6.417 |    6.526 | 
     | I0/SD/SDController/Countstates/U23                | A v -> Y ^     | MUX2X1  | 0.152 | 0.141 |   6.558 |    6.667 | 
     | I0/SD/SDController/Countstates/U64                | A ^ -> Y v     | INVX1   | 0.113 | 0.121 |   6.678 |    6.788 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | D v            | DFFSR   | 0.113 | 0.001 |   6.679 |    6.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.009 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.136 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.501 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.787 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.294 | 0.008 |   0.905 |    0.796 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[6] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.119
+ Phase Shift                   6.000
= Required Time                 6.789
- Arrival Time                  6.660
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.230 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.375 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.739 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.023 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.896 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.506 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.907 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.038 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.229 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.833 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.125 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.433 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.856 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.154 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.330 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.656 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.381 | 0.362 |   5.888 |    6.018 | 
     | I0/SD/SDController/Countstates/add_35_aco/U57    | B ^ -> Y v     | NOR2X1  | 0.243 | 0.271 |   6.160 |    6.289 | 
     | I0/SD/SDController/Countstates/add_35_aco/U110   | A v -> Y v     | XNOR2X1 | 0.164 | 0.223 |   6.383 |    6.513 | 
     | I0/SD/SDController/Countstates/U4                | A v -> Y ^     | MUX2X1  | 0.233 | 0.152 |   6.534 |    6.664 | 
     | I0/SD/SDController/Countstates/U71               | A ^ -> Y v     | INVX1   | 0.121 | 0.125 |   6.659 |    6.789 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | D v            | DFFSR   | 0.121 | 0.000 |   6.660 |    6.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.115 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.480 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.767 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.295 | 0.011 |   0.908 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[10] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.921
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.801
- Arrival Time                  6.672
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.230 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.375 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.739 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.023 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.896 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.506 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.907 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.038 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.229 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.833 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.125 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.433 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.856 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.154 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.330 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.656 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.389 | 0.390 |   5.916 |    6.046 | 
     | I0/SD/SDController/Countstates/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.277 |   6.193 |    6.323 | 
     | I0/SD/SDController/Countstates/add_35_aco/U114    | A v -> Y v     | XNOR2X1 | 0.166 | 0.229 |   6.422 |    6.552 | 
     | I0/SD/SDController/Countstates/U184               | B v -> Y ^     | MUX2X1  | 0.252 | 0.122 |   6.544 |    6.674 | 
     | I0/SD/SDController/Countstates/U41                | A ^ -> Y v     | INVX1   | 0.126 | 0.127 |   6.671 |    6.801 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | D v            | DFFSR   | 0.126 | 0.000 |   6.672 |    6.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.030 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.115 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.480 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.767 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.297 | 0.024 |   0.921 |    0.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[15] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                  (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.785
- Arrival Time                  6.654
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.231 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.376 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.740 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.024 | 
     | I0/SD/SDController/\state_reg[2]                  | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.897 | 
     | I0/SD/SDController/U131                           | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.507 | 
     | I0/SD/SDController/U137                           | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.908 | 
     | I0/SD/SDController/U138                           | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.039 | 
     | I0/SD/SDController/U97                            | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.230 | 
     | I0/SD/SDController/U125                           | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.834 | 
     | I0/SD/SDController/U126                           | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.126 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.434 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.857 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.303 | 0.352 |   5.078 |    5.209 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.298 | 0.303 |   5.381 |    5.511 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.224 | 0.236 |   5.617 |    5.748 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96     | A v -> Y ^     | NAND2X1 | 0.278 | 0.266 |   5.883 |    6.013 | 
     | I0/SD/SDController/Countstates/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.257 | 0.283 |   6.166 |    6.297 | 
     | I0/SD/SDController/Countstates/add_35_aco/U120    | A v -> Y v     | XNOR2X1 | 0.165 | 0.229 |   6.395 |    6.526 | 
     | I0/SD/SDController/Countstates/U29                | A v -> Y ^     | MUX2X1  | 0.303 | 0.138 |   6.533 |    6.664 | 
     | I0/SD/SDController/Countstates/U75                | A ^ -> Y v     | INVX1   | 0.126 | 0.121 |   6.654 |    6.785 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | D v            | DFFSR   | 0.126 | 0.000 |   6.654 |    6.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.031 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.114 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.479 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.766 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.294 | 0.008 |   0.905 |    0.774 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[2] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.850
- Setup                         0.135
+ Phase Shift                   6.000
= Required Time                 6.715
- Arrival Time                  6.552
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.263 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.408 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.725 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.006 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    1.915 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.266 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.514 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.604 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.801 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.196 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.580 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    3.839 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.319 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.548 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.230 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.503 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    5.747 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.007 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.163 | 0.155 |   5.999 |    6.162 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.379 | 0.167 |   6.165 |    6.329 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.274 | 0.275 |   6.441 |    6.604 | 
     | I0/receiveTOP/RCU/U384              | B ^ -> Y v     | OAI21X1 | 0.201 | 0.111 |   6.552 |    6.715 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | D v            | DFFSR   | 0.201 | 0.001 |   6.552 |    6.715 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.063 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.082 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.399 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.679 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.850 |    0.687 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[5] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.115
+ Phase Shift                   6.000
= Required Time                 6.793
- Arrival Time                  6.628
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.265 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.410 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.775 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.058 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.931 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.541 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.942 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.074 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.264 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.869 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.160 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.468 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.891 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.189 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.366 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.691 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.381 | 0.362 |   5.888 |    6.054 | 
     | I0/SD/SDController/Countstates/add_35_aco/U64    | B ^ -> Y v     | NOR2X1  | 0.258 | 0.270 |   6.158 |    6.323 | 
     | I0/SD/SDController/Countstates/add_35_aco/U108   | A v -> Y v     | XNOR2X1 | 0.159 | 0.223 |   6.381 |    6.546 | 
     | I0/SD/SDController/Countstates/U5                | A v -> Y ^     | MUX2X1  | 0.175 | 0.134 |   6.514 |    6.680 | 
     | I0/SD/SDController/Countstates/U70               | A ^ -> Y v     | INVX1   | 0.104 | 0.113 |   6.628 |    6.793 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | D v            | DFFSR   | 0.104 | 0.000 |   6.628 |    6.793 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.065 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.080 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.445 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.732 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.295 | 0.012 |   0.908 |    0.743 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[8] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.793
- Arrival Time                  6.617
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.785 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.069 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.942 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.552 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.953 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.084 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.275 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.880 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.171 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.479 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.902 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.200 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.376 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.702 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100   | B v -> Y ^     | NAND2X1 | 0.389 | 0.390 |   5.916 |    6.092 | 
     | I0/SD/SDController/Countstates/add_35_aco/U138   | A ^ -> Y v     | INVX1   | 0.224 | 0.225 |   6.142 |    6.317 | 
     | I0/SD/SDController/Countstates/add_35_aco/U137   | A v -> Y v     | XNOR2X1 | 0.168 | 0.219 |   6.361 |    6.537 | 
     | I0/SD/SDController/Countstates/U183              | B v -> Y ^     | MUX2X1  | 0.253 | 0.128 |   6.489 |    6.664 | 
     | I0/SD/SDController/Countstates/U20               | A ^ -> Y v     | INVX1   | 0.126 | 0.128 |   6.617 |    6.792 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | D v            | DFFSR   | 0.126 | 0.000 |   6.617 |    6.793 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.076 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.069 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.434 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.721 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.297 | 0.016 |   0.913 |    0.737 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.849
- Setup                         0.127
+ Phase Shift                   6.000
= Required Time                 6.722
- Arrival Time                  6.538
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.285 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.430 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.747 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.027 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    1.936 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.287 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.535 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.626 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.822 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.218 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.601 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    3.860 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.340 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.570 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.252 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.525 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    5.769 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.029 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.163 | 0.155 |   5.999 |    6.183 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.379 | 0.167 |   6.165 |    6.350 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.274 | 0.275 |   6.441 |    6.625 | 
     | I0/receiveTOP/RCU/U359              | B ^ -> Y v     | OAI21X1 | 0.163 | 0.096 |   6.537 |    6.722 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | D v            | DFFSR   | 0.163 | 0.000 |   6.538 |    6.722 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.085 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.060 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.378 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.658 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.006 |   0.849 |    0.664 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[9] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[9] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.789
- Arrival Time                  6.604
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.285 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.430 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.795 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.078 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    1.951 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.561 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    2.962 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.093 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.284 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.889 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.180 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.488 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.911 | 
     | I0/SD/SDController/Countstates/U18               | A ^ -> Y v     | NOR2X1  | 0.303 | 0.352 |   5.078 |    5.263 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103   | A v -> Y ^     | NAND2X1 | 0.298 | 0.303 |   5.381 |    5.565 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47    | B ^ -> Y v     | NOR2X1  | 0.224 | 0.236 |   5.617 |    5.802 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96    | A v -> Y ^     | NAND2X1 | 0.278 | 0.266 |   5.883 |    6.067 | 
     | I0/SD/SDController/Countstates/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.251 | 0.233 |   6.116 |    6.300 | 
     | I0/SD/SDController/Countstates/add_35_aco/U139   | A v -> Y v     | XOR2X1  | 0.161 | 0.224 |   6.340 |    6.525 | 
     | I0/SD/SDController/Countstates/U22               | A v -> Y ^     | MUX2X1  | 0.162 | 0.147 |   6.487 |    6.672 | 
     | I0/SD/SDController/Countstates/U28               | A ^ -> Y v     | INVX1   | 0.108 | 0.116 |   6.604 |    6.788 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | D v            | DFFSR   | 0.108 | 0.000 |   6.604 |    6.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.085 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.060 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.425 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.712 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.294 | 0.008 |   0.905 |    0.720 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
- Setup                         0.129
+ Phase Shift                   6.000
= Required Time                 6.786
- Arrival Time                  6.585
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.301 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.446 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.763 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.043 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    1.952 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.303 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.551 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.641 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.838 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.234 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.617 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    3.876 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.356 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.586 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.268 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.546 | 0.537 |   5.605 |    5.805 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.416 | 0.322 |   5.926 |    6.127 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.139 | 0.193 |   6.119 |    6.320 | 
     | I0/receiveTOP/TIM/CLKS/U56               | B ^ -> Y v     | NAND2X1 | 0.204 | 0.139 |   6.258 |    6.459 | 
     | I0/receiveTOP/TIM/CLKS/U7                | A v -> Y v     | XOR2X1  | 0.139 | 0.199 |   6.457 |    6.658 | 
     | I0/receiveTOP/TIM/CLKS/U58               | B v -> Y ^     | NAND2X1 | 0.137 | 0.128 |   6.584 |    6.785 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | D ^            | DFFSR   | 0.137 | 0.000 |   6.585 |    6.786 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.101 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.044 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.362 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.695 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.280 | 0.019 |   0.914 |    0.714 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.137
+ Phase Shift                   6.000
= Required Time                 6.776
- Arrival Time                  6.561
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.315 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.460 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.777 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.058 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    1.967 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.317 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.566 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.656 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.853 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.248 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.631 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    3.891 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.371 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.600 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.282 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.546 | 0.537 |   5.605 |    5.820 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.416 | 0.322 |   5.926 |    6.142 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.139 | 0.193 |   6.119 |    6.334 | 
     | I0/receiveTOP/TIM/CLKS/U9                | A ^ -> Y v     | INVX2   | 0.111 | 0.113 |   6.232 |    6.447 | 
     | I0/receiveTOP/TIM/CLKS/U54               | A v -> Y v     | XOR2X1  | 0.147 | 0.177 |   6.409 |    6.624 | 
     | I0/receiveTOP/TIM/CLKS/U55               | C v -> Y ^     | OAI21X1 | 0.175 | 0.151 |   6.560 |    6.775 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | D ^            | DFFSR   | 0.175 | 0.001 |   6.561 |    6.776 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.115 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.030 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.347 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.680 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.280 | 0.017 |   0.912 |    0.697 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[4] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[2] /Q                 (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.115
+ Phase Shift                   6.000
= Required Time                 6.794
- Arrival Time                  6.551
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.342 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.852 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.136 | 
     | I0/SD/SDController/\state_reg[2]                 | CLK ^ -> Q ^   | DFFSR   | 0.653 | 0.873 |   1.766 |    2.009 | 
     | I0/SD/SDController/U131                          | A ^ -> Y v     | INVX2   | 0.666 | 0.610 |   2.376 |    2.618 | 
     | I0/SD/SDController/U137                          | A v -> Y ^     | NAND3X1 | 0.289 | 0.401 |   2.777 |    3.020 | 
     | I0/SD/SDController/U138                          | A ^ -> Y v     | INVX2   | 0.146 | 0.131 |   2.909 |    3.151 | 
     | I0/SD/SDController/U97                           | A v -> Y v     | AND2X1  | 0.100 | 0.191 |   3.099 |    3.342 | 
     | I0/SD/SDController/U125                          | B v -> Y ^     | NAND2X1 | 0.874 | 0.605 |   3.704 |    3.946 | 
     | I0/SD/SDController/U126                          | B ^ -> Y v     | NAND2X1 | 0.408 | 0.292 |   3.995 |    4.238 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.105 | 0.308 |   4.303 |    4.545 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.561 | 0.423 |   4.726 |    4.968 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.252 | 0.298 |   5.024 |    5.267 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.149 | 0.176 |   5.201 |    5.443 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.394 | 0.326 |   5.526 |    5.769 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.381 | 0.362 |   5.888 |    6.131 | 
     | I0/SD/SDController/Countstates/add_35_aco/U107   | A ^ -> Y v     | INVX1   | 0.222 | 0.224 |   6.113 |    6.355 | 
     | I0/SD/SDController/Countstates/add_35_aco/U106   | A v -> Y v     | XNOR2X1 | 0.151 | 0.208 |   6.320 |    6.563 | 
     | I0/SD/SDController/Countstates/U182              | B v -> Y ^     | MUX2X1  | 0.177 | 0.120 |   6.440 |    6.683 | 
     | I0/SD/SDController/Countstates/U19               | A ^ -> Y v     | INVX1   | 0.102 | 0.111 |   6.551 |    6.793 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | D v            | DFFSR   | 0.102 | 0.000 |   6.551 |    6.794 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.142 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.003 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.367 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.654 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.012 |   0.908 |    0.666 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[8] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.178
+ Phase Shift                   6.000
= Required Time                 6.704
- Arrival Time                  6.461
= Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.344 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.489 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.854 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.137 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.691 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.034 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.452 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.666 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.295 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.730 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.429 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.723 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.895 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.464 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.793 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.288 | 
     | I0/receiveTOP/OFIF/ReadCnt/U84               | B v -> Y ^     | NAND2X1 | 0.206 | 0.255 |   6.299 |    6.543 | 
     | I0/receiveTOP/OFIF/ReadCnt/U85               | C ^ -> Y v     | OAI21X1 | 0.344 | 0.160 |   6.459 |    6.703 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[8] | D v            | DFFSR   | 0.344 | 0.002 |   6.461 |    6.704 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.144 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |    0.001 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.318 | 
     | nclk__L2_I5                                  | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |    0.631 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.280 | 0.008 |   0.882 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[6] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.163
+ Phase Shift                   6.000
= Required Time                 6.695
- Arrival Time                  6.412
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.383 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.529 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.893 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.177 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.731 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.074 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.492 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.706 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.335 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.769 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.469 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.763 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.935 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.504 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.833 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.328 | 
     | I0/receiveTOP/OFIF/ReadCnt/U88               | B v -> Y ^     | NAND2X1 | 0.207 | 0.256 |   6.300 |    6.584 | 
     | I0/receiveTOP/OFIF/ReadCnt/U89               | C ^ -> Y v     | OAI21X1 | 0.299 | 0.111 |   6.411 |    6.695 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[6] | D v            | DFFSR   | 0.299 | 0.001 |   6.412 |    6.695 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.183 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.038 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.279 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.559 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.281 | 0.016 |   0.858 |    0.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[7] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.159
+ Phase Shift                   6.000
= Required Time                 6.699
- Arrival Time                  6.396
= Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.403 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.548 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.913 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.196 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.750 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.093 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.512 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.725 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.354 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.789 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.489 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.782 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.954 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.523 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.852 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.348 | 
     | I0/receiveTOP/OFIF/ReadCnt/U86               | B v -> Y ^     | NAND2X1 | 0.203 | 0.251 |   6.296 |    6.599 | 
     | I0/receiveTOP/OFIF/ReadCnt/U87               | C ^ -> Y v     | OAI21X1 | 0.289 | 0.100 |   6.395 |    6.698 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[7] | D v            | DFFSR   | 0.289 | 0.000 |   6.396 |    6.699 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.203 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.058 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.259 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.540 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.281 | 0.016 |   0.858 |    0.555 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[3] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         0.124
+ Phase Shift                   6.000
= Required Time                 6.778
- Arrival Time                  6.472
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.406 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.551 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.868 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.148 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.058 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.408 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.656 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.747 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.943 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.339 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.722 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    3.981 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.462 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.691 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.373 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.646 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    5.890 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.150 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.163 | 0.155 |   5.999 |    6.305 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.379 | 0.167 |   6.165 |    6.471 | 
     | I0/receiveTOP/RCU/U391              | A v -> Y ^     | NAND2X1 | 0.166 | 0.208 |   6.373 |    6.679 | 
     | I0/receiveTOP/RCU/U392              | B ^ -> Y v     | NAND2X1 | 0.150 | 0.098 |   6.471 |    6.777 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | D v            | DFFSR   | 0.150 | 0.001 |   6.472 |    6.778 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.206 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.061 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.304 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.588 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | CLK ^          | DFFSR  | 0.284 | 0.008 |   0.902 |    0.596 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
- Setup                         0.161
+ Phase Shift                   6.000
= Required Time                 6.693
- Arrival Time                  6.385
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.407 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.552 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.917 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.201 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.754 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.097 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.516 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.729 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.358 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.793 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.493 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.786 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.959 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.528 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.856 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.352 | 
     | I0/receiveTOP/OFIF/ReadCnt/U90               | B v -> Y ^     | NAND2X1 | 0.190 | 0.237 |   6.282 |    6.589 | 
     | I0/receiveTOP/OFIF/ReadCnt/U91               | C ^ -> Y v     | OAI21X1 | 0.293 | 0.103 |   6.385 |    6.692 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] | D v            | DFFSR   | 0.293 | 0.001 |   6.385 |    6.693 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.207 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.062 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.255 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.535 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.011 |   0.853 |    0.546 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         0.160
+ Phase Shift                   6.000
= Required Time                 6.698
- Arrival Time                  6.383
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.414 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.560 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.924 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.208 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.762 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.105 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.523 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.737 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.366 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.800 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.500 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.794 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.966 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.535 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.864 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.359 | 
     | I0/receiveTOP/OFIF/ReadCnt/U92               | B v -> Y ^     | NAND2X1 | 0.191 | 0.238 |   6.283 |    6.597 | 
     | I0/receiveTOP/OFIF/ReadCnt/U93               | C ^ -> Y v     | OAI21X1 | 0.290 | 0.100 |   6.383 |    6.697 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] | D v            | DFFSR   | 0.290 | 0.000 |   6.383 |    6.698 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.214 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.069 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.248 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.528 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.281 | 0.015 |   0.857 |    0.543 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.793
- Arrival Time                  6.473
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.420 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.565 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.930 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.213 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.746 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.324 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.795 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.037 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.156 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.452 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.637 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    3.929 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.169 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.570 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    4.898 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.095 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.342 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.592 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    5.928 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U10     | A ^ -> Y v     | NOR2X1  | 0.308 | 0.368 |   5.977 |    6.297 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U4      | A v -> Y v     | XNOR2X1 | 0.152 | 0.230 |   6.207 |    6.527 | 
     | I0/SD/SDController/LoadFIFO/U50                | A v -> Y ^     | MUX2X1  | 0.225 | 0.152 |   6.359 |    6.679 | 
     | I0/SD/SDController/LoadFIFO/U63                | A ^ -> Y v     | INVX1   | 0.110 | 0.114 |   6.473 |    6.793 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | D v            | DFFSR   | 0.110 | 0.000 |   6.473 |    6.793 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.220 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.075 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.290 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.577 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.910 |    0.589 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] 
/CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         0.159
+ Phase Shift                   6.000
= Required Time                 6.698
- Arrival Time                  6.378
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.420 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.566 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.930 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.214 | 
     | I0/SD/SDController/\state_reg[3]              | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.768 | 
     | I0/SD/SDController/U68                        | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.111 | 
     | I0/SD/SDController/U39                        | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.529 | 
     | I0/SD/SDController/U27                        | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.743 | 
     | I0/SD/SDController/U21                        | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.372 | 
     | I0/SD/SDController/U234                       | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.806 | 
     | I0/SD/SDController/U235                       | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.506 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18                | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.800 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19                | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.972 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22                | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.541 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79                | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.870 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23                | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.365 | 
     | I0/receiveTOP/OFIF/ReadCnt/U100               | B v -> Y ^     | NAND2X1 | 0.188 | 0.236 |   6.280 |    6.601 | 
     | I0/receiveTOP/OFIF/ReadCnt/U101               | C ^ -> Y v     | OAI21X1 | 0.288 | 0.097 |   6.378 |    6.698 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] | D v            | DFFSR   | 0.288 | 0.000 |   6.378 |    6.698 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.220 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.075 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.242 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.522 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.281 | 0.015 |   0.857 |    0.537 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.849
- Setup                         0.141
+ Phase Shift                   6.000
= Required Time                 6.709
- Arrival Time                  6.385
= Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.423 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.568 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.933 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.217 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.770 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.113 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.532 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.745 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.374 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.809 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.509 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.802 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.975 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.544 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.872 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.368 | 
     | I0/receiveTOP/OFIF/ReadCnt/U98               | B v -> Y ^     | NAND2X1 | 0.190 | 0.239 |   6.284 |    6.607 | 
     | I0/receiveTOP/OFIF/ReadCnt/U99               | C ^ -> Y v     | OAI21X1 | 0.230 | 0.101 |   6.385 |    6.708 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] | D v            | DFFSR   | 0.230 | 0.000 |   6.385 |    6.709 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.223 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.078 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.239 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.519 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.849 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[4] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         0.121
+ Phase Shift                   6.000
= Required Time                 6.780
- Arrival Time                  6.449
= Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.431 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.576 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.893 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.174 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.083 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.434 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.682 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.772 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    2.969 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.364 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.748 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.007 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.487 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.716 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.398 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.671 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    5.915 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.175 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.163 | 0.155 |   5.999 |    6.330 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.379 | 0.167 |   6.165 |    6.497 | 
     | I0/receiveTOP/RCU/U371              | B v -> Y ^     | NAND2X1 | 0.205 | 0.198 |   6.363 |    6.694 | 
     | I0/receiveTOP/RCU/U372              | B ^ -> Y v     | NAND2X1 | 0.137 | 0.086 |   6.449 |    6.780 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | D v            | DFFSR   | 0.137 | 0.000 |   6.449 |    6.780 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.231 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.086 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.279 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.562 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | CLK ^          | DFFSR  | 0.284 | 0.008 |   0.902 |    0.571 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.921
- Setup                         0.123
+ Phase Shift                   6.000
= Required Time                 6.798
- Arrival Time                  6.464
= Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.435 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.580 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    0.897 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.177 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.086 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.437 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.685 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.775 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    2.972 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.368 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.751 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.010 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.490 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.719 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.402 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.546 | 0.537 |   5.605 |    5.939 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.416 | 0.322 |   5.926 |    6.261 | 
     | I0/receiveTOP/TIM/CLKS/U19               | A ^ -> Y ^     | AND2X2  | 0.155 | 0.235 |   6.162 |    6.496 | 
     | I0/receiveTOP/TIM/CLKS/U51               | A ^ -> Y v     | XOR2X1  | 0.144 | 0.189 |   6.351 |    6.685 | 
     | I0/receiveTOP/TIM/CLKS/U15               | B v -> Y ^     | NAND2X1 | 0.109 | 0.112 |   6.463 |    6.798 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | D ^            | DFFSR   | 0.109 | 0.000 |   6.464 |    6.798 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.235 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.089 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.228 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.561 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.026 |   0.921 |    0.587 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[0] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.163
+ Phase Shift                   6.000
= Required Time                 6.749
- Arrival Time                  6.412
= Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.437 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.582 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.947 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.230 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.784 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.127 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.546 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.759 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.388 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.823 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.523 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.816 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.988 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.557 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.886 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.382 | 
     | I0/receiveTOP/OFIF/ReadCnt/U102              | B v -> Y ^     | NAND2X1 | 0.203 | 0.255 |   6.300 |    6.637 | 
     | I0/receiveTOP/OFIF/ReadCnt/U103              | C ^ -> Y v     | OAI21X1 | 0.299 | 0.111 |   6.411 |    6.748 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[0] | D v            | DFFSR   | 0.299 | 0.001 |   6.412 |    6.749 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.237 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.092 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.273 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.556 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.286 | 0.018 |   0.912 |    0.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.162
+ Phase Shift                   6.000
= Required Time                 6.751
- Arrival Time                  6.407
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.444 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.589 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.953 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.237 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.791 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.134 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.552 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.766 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.395 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.829 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.529 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.823 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.995 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.564 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.893 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.388 | 
     | I0/receiveTOP/OFIF/ReadCnt/U96               | B v -> Y ^     | NAND2X1 | 0.203 | 0.256 |   6.300 |    6.644 | 
     | I0/receiveTOP/OFIF/ReadCnt/U97               | C ^ -> Y v     | OAI21X1 | 0.295 | 0.106 |   6.407 |    6.750 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] | D v            | DFFSR   | 0.295 | 0.001 |   6.407 |    6.751 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.244 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.099 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.266 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.550 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.286 | 0.019 |   0.912 |    0.569 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[10] 
/CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.160
+ Phase Shift                   6.000
= Required Time                 6.722
- Arrival Time                  6.377
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.446 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.591 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.955 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.239 | 
     | I0/SD/SDController/\state_reg[3]              | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.793 | 
     | I0/SD/SDController/U68                        | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.136 | 
     | I0/SD/SDController/U39                        | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.554 | 
     | I0/SD/SDController/U27                        | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.768 | 
     | I0/SD/SDController/U21                        | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.397 | 
     | I0/SD/SDController/U234                       | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.831 | 
     | I0/SD/SDController/U235                       | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.531 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18                | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.825 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19                | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    4.997 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22                | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.566 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79                | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.895 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23                | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.390 | 
     | I0/receiveTOP/OFIF/ReadCnt/U80                | B v -> Y ^     | NAND2X1 | 0.185 | 0.232 |   6.276 |    6.622 | 
     | I0/receiveTOP/OFIF/ReadCnt/U81                | C ^ -> Y v     | OAI21X1 | 0.290 | 0.100 |   6.376 |    6.722 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[10] | D v            | DFFSR   | 0.290 | 0.000 |   6.377 |    6.722 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.246 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.101 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.217 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |    0.529 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.882 |    0.536 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[9] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.142
+ Phase Shift                   6.000
= Required Time                 6.740
- Arrival Time                  6.391
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.449 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.594 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.959 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.242 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.796 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.139 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.557 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.771 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.400 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.835 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.535 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.828 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    5.000 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.569 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.898 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.394 | 
     | I0/receiveTOP/OFIF/ReadCnt/U82               | B v -> Y ^     | NAND2X1 | 0.190 | 0.237 |   6.281 |    6.630 | 
     | I0/receiveTOP/OFIF/ReadCnt/U83               | C ^ -> Y v     | OAI21X1 | 0.238 | 0.109 |   6.390 |    6.739 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[9] | D v            | DFFSR   | 0.238 | 0.001 |   6.391 |    6.740 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.249 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.104 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.213 | 
     | nclk__L2_I5                                  | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |    0.526 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.280 | 0.008 |   0.882 |    0.533 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] /
CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         0.160
+ Phase Shift                   6.000
= Required Time                 6.753
- Arrival Time                  6.392
= Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |    0.461 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.606 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.971 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.254 | 
     | I0/SD/SDController/\state_reg[3]             | CLK ^ -> Q v   | DFFSR   | 0.101 | 0.554 |   1.447 |    1.808 | 
     | I0/SD/SDController/U68                       | A v -> Y ^     | INVX1   | 0.452 | 0.343 |   1.790 |    2.151 | 
     | I0/SD/SDController/U39                       | A ^ -> Y v     | INVX1   | 0.429 | 0.418 |   2.209 |    2.569 | 
     | I0/SD/SDController/U27                       | A v -> Y ^     | NAND2X1 | 0.167 | 0.214 |   2.422 |    2.783 | 
     | I0/SD/SDController/U21                       | A ^ -> Y v     | INVX1   | 0.770 | 0.629 |   3.051 |    3.412 | 
     | I0/SD/SDController/U234                      | A v -> Y ^     | NAND2X1 | 0.345 | 0.434 |   3.486 |    3.847 | 
     | I0/SD/SDController/U235                      | B ^ -> Y v     | NAND2X1 | 1.032 | 0.700 |   4.186 |    4.546 | 
     | I0/receiveTOP/OFIF/ReadCnt/U18               | A v -> Y ^     | INVX1   | 0.295 | 0.293 |   4.479 |    4.840 | 
     | I0/receiveTOP/OFIF/ReadCnt/U19               | A ^ -> Y ^     | AND2X2  | 0.087 | 0.172 |   4.651 |    5.012 | 
     | I0/receiveTOP/OFIF/ReadCnt/U22               | A ^ -> Y v     | INVX2   | 0.740 | 0.569 |   5.220 |    5.581 | 
     | I0/receiveTOP/OFIF/ReadCnt/U79               | C v -> Y ^     | NAND3X1 | 0.235 | 0.329 |   5.549 |    5.910 | 
     | I0/receiveTOP/OFIF/ReadCnt/U23               | A ^ -> Y v     | INVX2   | 0.585 | 0.495 |   6.045 |    6.405 | 
     | I0/receiveTOP/OFIF/ReadCnt/U94               | B v -> Y ^     | NAND2X1 | 0.198 | 0.248 |   6.293 |    6.654 | 
     | I0/receiveTOP/OFIF/ReadCnt/U95               | C ^ -> Y v     | OAI21X1 | 0.289 | 0.099 |   6.392 |    6.753 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] | D v            | DFFSR   | 0.289 | 0.000 |   6.392 |    6.753 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -0.261 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.116 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.249 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.533 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.286 | 0.019 |   0.913 |    0.552 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.952
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.832
- Arrival Time                  6.463
= Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.469 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.614 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    0.978 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.262 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.794 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.372 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.844 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.086 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.204 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.500 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.686 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    3.978 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.218 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.619 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    4.947 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.144 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.391 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.641 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    5.977 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.301 | 0.360 |   5.968 |    6.337 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U103    | A v -> Y v     | XNOR2X1 | 0.149 | 0.227 |   6.195 |    6.564 | 
     | I0/SD/SDController/LoadFIFO/U44                | A v -> Y ^     | MUX2X1  | 0.242 | 0.136 |   6.331 |    6.700 | 
     | I0/SD/SDController/LoadFIFO/U61                | A ^ -> Y v     | INVX1   | 0.128 | 0.131 |   6.463 |    6.831 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | D v            | DFFSR   | 0.128 | 0.000 |   6.463 |    6.832 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.269 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.123 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.241 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |    0.571 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.301 | 0.012 |   0.952 |    0.583 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         0.119
+ Phase Shift                   6.000
= Required Time                 6.792
- Arrival Time                  6.382
= Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.510 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.655 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    1.020 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.304 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.836 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.414 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.885 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.128 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.246 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.542 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.727 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    4.019 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.260 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.661 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    4.989 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.185 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.432 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.682 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    6.019 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.266 | 0.301 |   5.910 |    6.320 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U99     | A v -> Y v     | XNOR2X1 | 0.156 | 0.223 |   6.132 |    6.543 | 
     | I0/SD/SDController/LoadFIFO/U168               | B v -> Y ^     | MUX2X1  | 0.220 | 0.124 |   6.257 |    6.667 | 
     | I0/SD/SDController/LoadFIFO/U21                | A ^ -> Y v     | INVX1   | 0.120 | 0.125 |   6.382 |    6.792 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | D v            | DFFSR   | 0.120 | 0.000 |   6.382 |    6.792 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.310 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.165 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.200 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.486 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.911 |    0.501 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.793
- Arrival Time                  6.382
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.511 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.656 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    1.021 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.305 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.837 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.415 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.886 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.129 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.247 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.543 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.728 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    4.021 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.261 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.662 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    4.990 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.186 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.434 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.684 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    6.020 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U22     | B ^ -> Y v     | NOR2X1  | 0.256 | 0.314 |   5.922 |    6.334 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U95     | A v -> Y v     | XNOR2X1 | 0.153 | 0.218 |   6.141 |    6.552 | 
     | I0/SD/SDController/LoadFIFO/U20                | A v -> Y ^     | MUX2X1  | 0.210 | 0.125 |   6.265 |    6.677 | 
     | I0/SD/SDController/LoadFIFO/U51                | A ^ -> Y v     | INVX1   | 0.111 | 0.116 |   6.382 |    6.793 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | D v            | DFFSR   | 0.111 | 0.000 |   6.382 |    6.793 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.311 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.166 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.198 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |    0.485 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.910 |    0.498 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.951
- Setup                         0.123
+ Phase Shift                   6.000
= Required Time                 6.828
- Arrival Time                  6.416
= Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.512 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.657 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    1.022 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.305 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.837 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.415 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.887 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.129 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.248 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.544 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.729 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    4.021 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.261 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.662 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    4.990 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.187 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.434 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.684 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    6.020 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.264 | 0.318 |   5.927 |    6.339 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U89     | A v -> Y v     | XNOR2X1 | 0.153 | 0.220 |   6.147 |    6.558 | 
     | I0/SD/SDController/LoadFIFO/U169               | B v -> Y ^     | MUX2X1  | 0.226 | 0.120 |   6.267 |    6.679 | 
     | I0/SD/SDController/LoadFIFO/U22                | A ^ -> Y v     | INVX1   | 0.144 | 0.149 |   6.415 |    6.827 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | D v            | DFFSR   | 0.144 | 0.001 |   6.416 |    6.828 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.312 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.167 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.198 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |    0.528 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.301 | 0.012 |   0.951 |    0.539 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.952
- Setup                         0.114
+ Phase Shift                   6.000
= Required Time                 6.838
- Arrival Time                  6.417
= Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.522 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.667 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    1.032 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.315 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.848 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.425 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.897 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.139 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.258 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.554 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.739 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    4.031 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.271 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.672 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    5.000 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.197 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.444 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.694 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    6.030 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.290 | 0.352 |   5.960 |    6.382 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U115    | A v -> Y v     | XOR2X1  | 0.156 | 0.225 |   6.185 |    6.607 | 
     | I0/SD/SDController/LoadFIFO/U45                | A v -> Y ^     | MUX2X1  | 0.157 | 0.125 |   6.310 |    6.732 | 
     | I0/SD/SDController/LoadFIFO/U59                | A ^ -> Y v     | INVX1   | 0.097 | 0.106 |   6.416 |    6.838 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | D v            | DFFSR   | 0.097 | 0.000 |   6.417 |    6.838 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.322 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.177 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.188 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |    0.518 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.301 | 0.013 |   0.952 |    0.530 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         0.128
+ Phase Shift                   6.000
= Required Time                 6.780
- Arrival Time                  6.333
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.547 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.692 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.009 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.289 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.199 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.549 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.797 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.888 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    3.084 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.480 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.863 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.122 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.603 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.832 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.514 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.229 | 0.296 |   5.363 |    5.810 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.195 | 0.092 |   5.455 |    5.902 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.198 | 0.192 |   5.648 |    6.094 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.222 | 0.192 |   5.839 |    6.286 | 
     | I0/receiveTOP/TIM/BITS/U69               | B v -> Y ^     | NOR2X1  | 0.200 | 0.179 |   6.018 |    6.465 | 
     | I0/receiveTOP/TIM/BITS/U25               | A ^ -> Y v     | XOR2X1  | 0.131 | 0.193 |   6.211 |    6.658 | 
     | I0/receiveTOP/TIM/BITS/U71               | B v -> Y ^     | NAND2X1 | 0.140 | 0.121 |   6.332 |    6.779 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | D ^            | DFFSR   | 0.140 | 0.000 |   6.333 |    6.780 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.347 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.202 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.115 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.280 | 0.333 |   0.895 |    0.448 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.285 | 0.012 |   0.907 |    0.461 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[9] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.951
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.834
- Arrival Time                  6.363
= Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.571 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.716 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.384 | 0.365 |   0.610 |    1.081 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.279 | 0.284 |   0.893 |    1.364 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.077 | 0.532 |   1.426 |    1.897 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.648 | 0.578 |   2.004 |    2.475 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.446 | 0.471 |   2.475 |    2.946 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.162 | 0.242 |   2.717 |    3.188 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.285 | 0.118 |   2.836 |    3.307 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.322 | 0.296 |   3.132 |    3.603 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.317 | 0.185 |   3.317 |    3.788 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.296 | 0.292 |   3.609 |    4.080 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.246 | 0.240 |   3.849 |    4.320 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.464 | 0.401 |   4.250 |    4.721 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.282 | 0.328 |   4.578 |    5.049 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.168 | 0.197 |   4.775 |    5.246 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.288 | 0.247 |   5.022 |    5.493 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127   | A v -> Y v     | AND2X2  | 0.080 | 0.250 |   5.272 |    5.743 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123   | A v -> Y ^     | INVX2   | 0.517 | 0.336 |   5.608 |    6.079 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.245 | 0.294 |   5.903 |    6.373 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U97    | A v -> Y v     | XNOR2X1 | 0.163 | 0.223 |   6.126 |    6.596 | 
     | I0/SD/SDController/LoadFIFO/U167              | B v -> Y ^     | MUX2X1  | 0.218 | 0.122 |   6.248 |    6.719 | 
     | I0/SD/SDController/LoadFIFO/U23               | A ^ -> Y v     | INVX1   | 0.111 | 0.115 |   6.363 |    6.834 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | D v            | DFFSR   | 0.111 | 0.000 |   6.363 |    6.834 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.226 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.139 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |    0.468 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.301 | 0.012 |   0.951 |    0.480 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         0.132
+ Phase Shift                   6.000
= Required Time                 6.786
- Arrival Time                  6.306
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.580 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.725 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.042 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.322 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.232 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.582 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.830 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.921 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    3.117 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.513 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.896 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.155 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.635 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.865 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.547 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.546 | 0.537 |   5.605 |    6.084 | 
     | I0/receiveTOP/TIM/CLKS/U4                | A v -> Y v     | AND2X2  | 0.235 | 0.460 |   6.065 |    6.544 | 
     | I0/receiveTOP/TIM/CLKS/U6                | S v -> Y ^     | MUX2X1  | 0.154 | 0.242 |   6.306 |    6.786 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | D ^            | DFFSR   | 0.154 | 0.000 |   6.306 |    6.786 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.380 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.235 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.082 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.415 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.023 |   0.919 |    0.439 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[5] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[5] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.849
- Setup                         0.127
+ Phase Shift                   6.000
= Required Time                 6.723
- Arrival Time                  6.218
= Slack Time                    0.505
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.605 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.750 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.067 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.347 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.256 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.607 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.855 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.946 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.142 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.538 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.921 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.180 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.660 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.890 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.572 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.845 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    6.089 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.349 | 
     | I0/receiveTOP/RCU/U393              | B v -> Y ^     | NAND2X1 | 0.244 | 0.245 |   6.089 |    6.594 | 
     | I0/receiveTOP/RCU/U404              | A ^ -> Y v     | AOI21X1 | 0.163 | 0.129 |   6.218 |    6.722 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | D v            | DFFSR   | 0.163 | 0.001 |   6.218 |    6.723 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.405 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.260 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |    0.057 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.338 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.849 |    0.345 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[8] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.158
+ Phase Shift                   6.000
= Required Time                 6.747
- Arrival Time                  6.198
= Slack Time                    0.549
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.649 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.794 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.111 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.392 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.301 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.651 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.900 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    2.990 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    3.187 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.582 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.966 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.225 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.705 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.807 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.017 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.673 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.866 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.391 | 
     | I0/receiveTOP/CRC16/U45             | A v -> Y ^     | NAND2X1 | 0.270 | 0.356 |   6.198 |    6.747 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | D ^            | DFFSR   | 0.270 | 0.001 |   6.198 |    6.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.449 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.304 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.061 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.344 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.285 | 0.012 |   0.906 |    0.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[7] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.155
+ Phase Shift                   6.000
= Required Time                 6.751
- Arrival Time                  6.189
= Slack Time                    0.563
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.663 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.808 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.125 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.405 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.315 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.665 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.913 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.004 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.200 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.596 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.979 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.238 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.719 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.821 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.031 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.687 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.879 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.405 | 
     | I0/receiveTOP/CRC16/U47             | A v -> Y ^     | NAND2X1 | 0.259 | 0.346 |   6.188 |    6.751 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | D ^            | DFFSR   | 0.259 | 0.001 |   6.189 |    6.751 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.463 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.318 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |    0.047 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |    0.331 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.285 | 0.013 |   0.906 |    0.343 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[2] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.157
+ Phase Shift                   6.000
= Required Time                 6.751
- Arrival Time                  6.187
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.664 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.809 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.126 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.407 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.316 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.667 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.915 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.005 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    3.202 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.597 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.981 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.240 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.720 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.822 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.033 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.689 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.881 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.406 | 
     | I0/receiveTOP/CRC16/U58             | A v -> Y ^     | NAND2X1 | 0.262 | 0.344 |   6.186 |    6.750 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | D ^            | DFFSR   | 0.262 | 0.001 |   6.187 |    6.751 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.464 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.319 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.002 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.331 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | CLK ^          | DFFSR  | 0.280 | 0.013 |   0.908 |    0.344 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[0] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.849
- Setup                         0.128
+ Phase Shift                   6.000
= Required Time                 6.720
- Arrival Time                  6.149
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.671 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.816 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.133 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.414 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.323 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.673 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.922 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.012 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.209 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.604 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.987 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.247 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.727 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.956 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.638 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.273 |   5.340 |    5.911 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.206 | 0.244 |   5.584 |    6.155 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.462 | 0.260 |   5.844 |    6.415 | 
     | I0/receiveTOP/RCU/U431              | B v -> Y ^     | AOI21X1 | 0.233 | 0.175 |   6.019 |    6.590 | 
     | I0/receiveTOP/RCU/U76               | A ^ -> Y v     | MUX2X1  | 0.172 | 0.130 |   6.149 |    6.720 | 
     | I0/receiveTOP/RCU/\cur_state_reg[0] | D v            | DFFSR   | 0.172 | 0.001 |   6.149 |    6.720 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.471 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.326 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.009 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |    0.271 | 
     | I0/receiveTOP/RCU/\cur_state_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.006 |   0.849 |    0.278 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[6] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.152
+ Phase Shift                   6.000
= Required Time                 6.756
- Arrival Time                  6.175
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.682 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.827 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.144 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.424 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.333 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.684 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.932 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.022 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.638 |    3.219 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.615 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    3.998 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.257 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.737 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.840 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.050 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.706 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.898 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.424 | 
     | I0/receiveTOP/CRC16/U49             | A v -> Y ^     | NAND2X1 | 0.245 | 0.332 |   6.174 |    6.756 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | D ^            | DFFSR   | 0.245 | 0.000 |   6.175 |    6.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.482 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.336 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.019 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.314 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.280 | 0.013 |   0.908 |    0.327 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
- Setup                         0.152
+ Phase Shift                   6.000
= Required Time                 6.757
- Arrival Time                  6.173
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.684 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.829 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.146 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.427 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.336 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.687 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.935 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.025 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.222 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.617 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    4.001 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.676 |    4.260 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.740 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.245 | 0.229 |   4.385 |    4.969 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.961 | 0.682 |   5.067 |    5.652 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.229 | 0.296 |   5.363 |    5.948 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.195 | 0.092 |   5.455 |    6.040 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.198 | 0.192 |   5.648 |    6.232 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.222 | 0.192 |   5.839 |    6.423 | 
     | I0/receiveTOP/TIM/BITS/U38               | A v -> Y v     | XNOR2X1 | 0.135 | 0.198 |   6.037 |    6.621 | 
     | I0/receiveTOP/TIM/BITS/U68               | C v -> Y ^     | OAI21X1 | 0.250 | 0.136 |   6.172 |    6.756 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | D ^            | DFFSR   | 0.250 | 0.000 |   6.173 |    6.757 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.484 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.339 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.022 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.280 | 0.333 |   0.895 |    0.311 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.286 | 0.014 |   0.909 |    0.324 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[4] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         0.151
+ Phase Shift                   6.000
= Required Time                 6.760
- Arrival Time                  6.173
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.687 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.832 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.149 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.429 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.338 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.689 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.937 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.027 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.224 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.620 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    4.003 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.262 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.742 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.845 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.055 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.711 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.903 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.429 | 
     | I0/receiveTOP/CRC16/U53             | A v -> Y ^     | NAND2X1 | 0.243 | 0.331 |   6.173 |    6.759 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | D ^            | DFFSR   | 0.243 | 0.000 |   6.173 |    6.760 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.487 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.341 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.024 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.309 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.280 | 0.016 |   0.911 |    0.324 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[0] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.152
+ Phase Shift                   6.000
= Required Time                 6.752
- Arrival Time                  6.165
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.687 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.832 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.149 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.430 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.339 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.690 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.938 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.028 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.225 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.620 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    4.004 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.263 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.743 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.845 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.056 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.712 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.904 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.429 | 
     | I0/receiveTOP/CRC16/U63             | A v -> Y ^     | NAND2X1 | 0.243 | 0.323 |   6.165 |    6.752 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | D ^            | DFFSR   | 0.243 | 0.001 |   6.165 |    6.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.487 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.342 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.025 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.308 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.279 | 0.009 |   0.904 |    0.317 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[15] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.154
+ Phase Shift                   6.000
= Required Time                 6.758
- Arrival Time                  6.169
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.689 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.104 | 0.145 |   0.245 |    0.834 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.348 | 0.317 |   0.562 |    1.151 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.277 | 0.280 |   0.842 |    1.431 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.575 | 0.909 |   1.752 |    2.341 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.339 | 0.351 |   2.102 |    2.691 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.203 | 0.248 |   2.351 |    2.940 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.206 | 0.090 |   2.441 |    3.030 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.203 | 0.197 |   2.637 |    3.226 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.617 | 0.396 |   3.033 |    3.622 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.280 | 0.383 |   3.416 |    4.005 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.260 | 0.259 |   3.675 |    4.264 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.567 | 0.480 |   4.156 |    4.745 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.242 | 0.102 |   4.258 |    4.847 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.210 |   4.468 |    5.057 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.049 | 0.656 |   5.124 |    5.713 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.109 | 0.192 |   5.317 |    5.905 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.702 | 0.526 |   5.842 |    6.431 | 
     | I0/receiveTOP/CRC16/U31              | A v -> Y ^     | NAND2X1 | 0.250 | 0.327 |   6.169 |    6.758 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | D ^            | DFFSR   | 0.250 | 0.001 |   6.169 |    6.758 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.489 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -0.344 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -0.027 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.274 | 0.333 |   0.895 |    0.306 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | CLK ^          | DFFSR  | 0.280 | 0.017 |   0.912 |    0.323 | 
     +-----------------------------------------------------------------------------------------------------+ 

