{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08922,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09573,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0107782,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0117125,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00432016,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0117125,
	"finish__design__instance__count__class:macro": 26,
	"finish__design__instance__area__class:macro": 332943,
	"finish__design__instance__count__class:fill_cell": 209011,
	"finish__design__instance__area__class:fill_cell": 600605,
	"finish__design__instance__count__class:tap_cell": 7666,
	"finish__design__instance__area__class:tap_cell": 2039.16,
	"finish__design__instance__count__class:buffer": 138,
	"finish__design__instance__area__class:buffer": 110.124,
	"finish__design__instance__count__class:clock_buffer": 3718,
	"finish__design__instance__area__class:clock_buffer": 4771.51,
	"finish__design__instance__count__class:timing_repair_buffer": 6390,
	"finish__design__instance__area__class:timing_repair_buffer": 9378.36,
	"finish__design__instance__count__class:inverter": 13327,
	"finish__design__instance__area__class:inverter": 9951.59,
	"finish__design__instance__count__class:clock_inverter": 2501,
	"finish__design__instance__area__class:clock_inverter": 2271.37,
	"finish__design__instance__count__class:sequential_cell": 16174,
	"finish__design__instance__area__class:sequential_cell": 73139.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 82104,
	"finish__design__instance__area__class:multi_input_combinational_cell": 102208,
	"finish__design__instance__count": 341055,
	"finish__design__instance__area": 1.13742e+06,
	"finish__timing__setup__tns": -3.91779,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -3.91779,
	"finish__timing__hold__ws": 0.0120676,
	"finish__clock__skew__setup": 0.162969,
	"finish__clock__skew__hold": 0.162969,
	"finish__timing__drv__max_slew_limit": 0.36855,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0104251,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.101213,
	"finish__power__switching__total": 0.0280123,
	"finish__power__leakage__total": 0.0203437,
	"finish__power__total": 0.149569,
	"finish__design__io": 1453,
	"finish__design__die__area": 1.21e+06,
	"finish__design__core__area": 1.1655e+06,
	"finish__design__instance__count": 132044,
	"finish__design__instance__area": 536813,
	"finish__design__instance__count__stdcell": 132018,
	"finish__design__instance__area__stdcell": 203870,
	"finish__design__instance__count__macros": 26,
	"finish__design__instance__area__macros": 332943,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.460585,
	"finish__design__instance__utilization__stdcell": 0.244871,
	"finish__design__rows": 2745,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 2745,
	"finish__design__sites": 3024343,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3024343,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}