/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [13:0] _04_;
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [19:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  reg [6:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  reg [5:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_7z ? celloutsig_0_10z : celloutsig_0_5z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[0] | celloutsig_0_5z[8]) & celloutsig_0_4z);
  assign celloutsig_0_19z = ~((in_data[95] | celloutsig_0_1z) & celloutsig_0_10z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[11] | in_data[96]) & (in_data[169] | in_data[103]));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[5] | _00_) & (celloutsig_0_4z | celloutsig_0_4z));
  assign celloutsig_0_4z = celloutsig_0_2z[10] | ~(in_data[86]);
  assign celloutsig_1_19z = celloutsig_1_3z[7] | ~(celloutsig_1_7z[4]);
  reg [9:0] _12_;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 10'h000;
    else _12_ <= in_data[62:53];
  assign { _03_[9:6], _01_, _03_[4], _00_, _03_[2:0] } = _12_;
  reg [13:0] _13_;
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_0_14z[4:3], celloutsig_0_23z, celloutsig_0_0z };
  assign { _04_[13:7], _02_, _04_[5:0] } = _13_;
  assign celloutsig_1_0z = in_data[190:173] & in_data[135:118];
  assign celloutsig_0_28z = celloutsig_0_16z[6:1] >= celloutsig_0_9z[8:3];
  assign celloutsig_0_15z = { in_data[42:38], celloutsig_0_12z, celloutsig_0_7z } < celloutsig_0_6z[6:0];
  assign celloutsig_1_4z = { in_data[120:110], celloutsig_1_3z } % { 1'h1, celloutsig_1_3z[1], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[7:4], celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[14:12], in_data[96] };
  assign celloutsig_0_5z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[34:25] };
  assign celloutsig_0_14z = { celloutsig_0_6z[1:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_11z };
  assign celloutsig_0_3z = ~ in_data[30:28];
  assign celloutsig_1_3z = ~ { celloutsig_1_0z[13:6], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_3z[8:5] | celloutsig_1_7z[3:0];
  assign celloutsig_0_2z = { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_0z } | { in_data[33:21], celloutsig_0_1z };
  assign celloutsig_1_18z = & celloutsig_1_12z;
  assign celloutsig_0_1z = | celloutsig_0_0z;
  assign celloutsig_0_33z = celloutsig_0_2z[13:1] << { _04_[7], _02_, _04_[5:3], celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_30z = celloutsig_0_14z >> { celloutsig_0_16z[6:3], celloutsig_0_28z };
  assign celloutsig_0_6z = celloutsig_0_5z[10:2] ~^ celloutsig_0_2z[13:5];
  assign celloutsig_0_23z = celloutsig_0_9z[8:2] ~^ celloutsig_0_16z[10:4];
  assign celloutsig_0_11z = ~((celloutsig_0_6z[1] & celloutsig_0_6z[6]) | celloutsig_0_4z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[85:81];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_32z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_32z = { celloutsig_0_16z[13], celloutsig_0_11z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z[3:0], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_16z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_9z[3:1], _03_[9:6], _01_, _03_[4], _00_, _03_[2:0], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z };
  assign { _03_[5], _03_[3] } = { _01_, _00_ };
  assign _04_[6] = _02_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
