Command: pr_verify -full_check -initial C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_routed.dcp -additional C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/child_0_impl_1/CPE_Wrapper_routed.dcp -file child_0_impl_1_pr_verify.log
Fri Mar 19 23:44:14 2021

INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 620
  Number of static tiles compared           = 1020
  Number of static sites compared           = 7308
  Number of static cells compared           = 47867
  Number of static routed nodes compared    = 534562
  Number of static routed pips compared     = 495739

DCP2: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/child_0_impl_1/CPE_Wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 620
  Number of static tiles compared           = 1020
  Number of static sites compared           = 7308
  Number of static cells compared           = 47867
  Number of static routed nodes compared    = 534562
  Number of static routed pips compared     = 495739
INFO: [Vivado 12-3253] PR_VERIFY: check points C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_routed.dcp and C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/child_0_impl_1/CPE_Wrapper_routed.dcp are compatible
