<?xml version="1.0" ?>
<node id="sw_reg">
	<node id="acc_cnt" address="0x0" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_acc_cnt"/>
	<node id="acc_len" address="0x4" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="2" description="sw_reg_acc_len"/>
	<node id="accum0_snap_ss_ctrl" address="0x8" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="0" description="sw_reg_accum0_snap_ss_ctrl"/>
	<node id="accum0_snap_ss_status" address="0xc" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_accum0_snap_ss_status"/>
	<node id="accum1_snap_ss_ctrl" address="0x10" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="0" description="sw_reg_accum1_snap_ss_ctrl"/>
	<node id="accum1_snap_ss_status" address="0x14" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_accum1_snap_ss_status"/>
	<node id="accumdat_snap_ss_ctrl" address="0x18" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="0" description="sw_reg_accumdat_snap_ss_ctrl"/>
	<node id="accumdat_snap_ss_status" address="0x1c" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_accumdat_snap_ss_status"/>
	<node id="adc_dv" address="0x20" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_adc_dv"/>
	<node id="adc_sample_cnt" address="0x24" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_adc_sample_cnt"/>
	<node id="adc_voltage_snap_ss_ctrl" address="0x28" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="0" description="sw_reg_adc_voltage_snap_ss_ctrl"/>
	<node id="adc_voltage_snap_ss_status" address="0x2c" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_adc_voltage_snap_ss_status"/>
	<node id="fft_sync_inc0" address="0x30" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_fft_sync_inc0"/>
	<node id="fft_sync_inc1" address="0x34" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_fft_sync_inc1"/>
	<node id="reg_cntrl" address="0x38" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="0" description="sw_reg_reg_cntrl"/>
	<node id="snap_gap" address="0x3c" mask="0xffffffff" permission="rw" axi4lite_mode="" hw_rst="14" description="sw_reg_snap_gap"/>
	<node id="sync_cnt" address="0x40" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_sync_cnt"/>
	<node id="trig_cnt" address="0x44" mask="0xffffffff" permission="r" axi4lite_mode="" hw_permission="w" description="sw_reg_trig_cnt"/>
</node>
<!-- This file has been automatically generated by generate_xml_memory_map function. /!-->
