{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680108993096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680108993097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 13:56:33 2023 " "Processing started: Wed Mar 29 13:56:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680108993097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108993097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2de5 -c 2de5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2de5 -c 2de5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108993097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680108993208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680108993208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.v" "" { Text "/home/aluno/Projeto1-MI-CD/matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680108998166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108998166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/aluno/Projeto1-MI-CD/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680108998166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108998166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidas " "Found entity 1: saidas" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680108998166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108998166 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "saidas.v(5) " "Verilog HDL Instantiation warning at saidas.v(5): instance has no name" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680108998167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "saidas.v(6) " "Verilog HDL Instantiation warning at saidas.v(6): instance has no name" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680108998167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "saidas " "Elaborating entity \"saidas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680108998200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:comb_3 " "Elaborating entity \"matriz\" for hierarchy \"matriz:comb_3\"" {  } { { "saidas.v" "comb_3" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680108998201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_4 " "Elaborating entity \"display\" for hierarchy \"display:comb_4\"" {  } { { "saidas.v" "comb_4" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680108998202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2 VCC " "Pin \"D2\" is stuck at VCC" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680108998421 "|saidas|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680108998421 "|saidas|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4 VCC " "Pin \"D4\" is stuck at VCC" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680108998421 "|saidas|D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP VCC " "Pin \"DP\" is stuck at VCC" {  } { { "saidas.v" "" { Text "/home/aluno/Projeto1-MI-CD/saidas.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680108998421 "|saidas|DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680108998421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680108998479 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680108998479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680108998479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680108998479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680108998502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 13:56:38 2023 " "Processing ended: Wed Mar 29 13:56:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680108998502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680108998502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680108998502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680108998502 ""}
