<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue Sep 12 21:40:49 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS250T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.05V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>MPFS_ICICLE_KIT_BASE_DESIGN</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>13486</cell>
 <cell>254196</cell>
 <cell>5.31</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>9252</cell>
 <cell>254196</cell>
 <cell>3.64</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>432</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>58</cell>
 <cell>144</cell>
 <cell>40.28</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>58</cell>
 <cell>144</cell>
 <cell>40.28</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>61</cell>
 <cell>2352</cell>
 <cell>2.59</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>812</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>4</cell>
 <cell>784</cell>
 <cell>0.51</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>9</cell>
 <cell>48</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>DRI</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>4</cell>
 <cell>4</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>TX_PLL</cell>
 <cell>1</cell>
 <cell>11</cell>
 <cell>9.09</cell>
</row>
<row>
 <cell>LINK</cell>
 <cell>1</cell>
 <cell>10</cell>
 <cell>10.00</cell>
</row>
<row>
 <cell>XCVR_REF_CLK</cell>
 <cell>1</cell>
 <cell>3</cell>
 <cell>33.33</cell>
</row>
<row>
 <cell>PCIE_COMMON</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>ICB_CLKDIV</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>5</cell>
 <cell>72</cell>
 <cell>6.94</cell>
</row>
<row>
 <cell>NGMUX</cell>
 <cell>1</cell>
 <cell>12</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>ICB_INT</cell>
 <cell>1</cell>
 <cell>12</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>MSS I/O</cell>
 <cell>103</cell>
 <cell>136</cell>
 <cell>75.74</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>12610</cell>
 <cell>8376</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>732</cell>
 <cell>732</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>13486</cell>
 <cell>9252</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>7</cell>
</row>
<row>
 <cell>7</cell>
 <cell>9</cell>
</row>
<row>
 <cell>8</cell>
 <cell>15</cell>
</row>
<row>
 <cell>9</cell>
 <cell>4</cell>
</row>
<row>
 <cell>10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>16</cell>
</row>
<row>
 <cell>13</cell>
 <cell>25</cell>
</row>
<row>
 <cell>14</cell>
 <cell>11</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>96</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>635</cell>
</row>
<row>
 <cell>10</cell>
 <cell>10</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>645</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>1</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>25</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>21</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>3447</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2966</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_3_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2170</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_1_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1931</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1112</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/sysReset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1020</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/sysReset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_PCIe_CLK_125MHz</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_2_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1049</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>706</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_inst_0_RESET_FIC_3_CLK_CORERESET_0_dff</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>570</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[1]</cell>
</row>
<row>
 <cell>459</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0_sel[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/NS83.NS83_i_a2_i</cell>
</row>
<row>
 <cell>324</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t0_8_iv_0_a2_2[2]</cell>
</row>
<row>
 <cell>313</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[0]</cell>
</row>
<row>
 <cell>286</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1049</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>706</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_inst_0_RESET_FIC_3_CLK_CORERESET_0_dff</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>570</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[1]</cell>
</row>
<row>
 <cell>459</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0_sel[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/NS83.NS83_i_a2_i</cell>
</row>
<row>
 <cell>324</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t0_8_iv_0_a2_2[2]</cell>
</row>
<row>
 <cell>313</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[0]</cell>
</row>
<row>
 <cell>286</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</cell>
</row>
</table>
</doc>
