#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct  7 13:39:57 2021
# Process ID: 34236
# Current directory: C:/Users/rrine/VivadoProjects/labs5-8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14300 C:\Users\rrine\VivadoProjects\labs5-8\labs5-8.xpr
# Log file: C:/Users/rrine/VivadoProjects/labs5-8/vivado.log
# Journal file: C:/Users/rrine/VivadoProjects/labs5-8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xelab -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_tb_behav xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_tb_behav xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_tb_behav -key {Behavioral:sim_1:Functional:Controller_tb} -tclbatch {Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 865.602 ; gain = 48.719
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct  7 13:41:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1102.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ALU32Bit' is not ideal for floorplanning, since the cellview 'ALU32Bit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1368.902 ; gain = 498.754
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
"xelab -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Controller_tb_func_synth xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Controller_tb_func_synth xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_tb_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/xsim.dir/Controller_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/xsim.dir/Controller_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct  7 13:42:59 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  7 13:42:59 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Controller_tb} -tclbatch {Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../Instructions.txt referenced on C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1771.980 ; gain = 901.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim/Controller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
"xelab -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Controller_tb_func_synth xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Controller_tb_func_synth xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Controller_tb} -tclbatch {Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xelab -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_tb_behav xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_tb_behav xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_tb_behav -key {Behavioral:sim_1:Functional:Controller_tb} -tclbatch {Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  7 14:00:16 2021...
