
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: link_design -top TOP -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/.Xil/Vivado-8591-apple/ILA_XYH/ILA_XYH.dcp' for cell 'nolabel_line304'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_0/CCD231_axi_gpio_0_0.dcp' for cell 'CCD231/CCD231_i/AXI_GPIO_IN'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_1/CCD231_axi_gpio_0_1.dcp' for cell 'CCD231/CCD231_i/AXI_GPIO_OUT'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_processing_system7_0_1/CCD231_processing_system7_0_1.dcp' for cell 'CCD231/CCD231_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/CCD231_rst_ps7_0_148M_1.dcp' for cell 'CCD231/CCD231_i/rst_ps7_0_148M'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_xbar_0/CCD231_xbar_0.dcp' for cell 'CCD231/CCD231_i/AXI_INTERCONNECT/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_auto_pc_0/CCD231_auto_pc_0.dcp' for cell 'CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: nolabel_line304 UUID: 990a9417-72f2-5f5c-83f7-f82c36d32c0c 
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ila_v6_2/constraints/ila_impl.xdc] for cell 'nolabel_line304/inst'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ila_v6_2/constraints/ila_impl.xdc] for cell 'nolabel_line304/inst'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ila_v6_2/constraints/ila.xdc] for cell 'nolabel_line304/inst'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ila_v6_2/constraints/ila.xdc] for cell 'nolabel_line304/inst'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_processing_system7_0_1/CCD231_processing_system7_0_1.xdc] for cell 'CCD231/CCD231_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.202470 which will be rounded to 0.202 to ensure it is an integer multiple of 1 picosecond [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_processing_system7_0_1/CCD231_processing_system7_0_1.xdc:21]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_processing_system7_0_1/CCD231_processing_system7_0_1.xdc] for cell 'CCD231/CCD231_i/processing_system7_0/inst'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_1/CCD231_axi_gpio_0_1_board.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_OUT/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_1/CCD231_axi_gpio_0_1_board.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_OUT/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_1/CCD231_axi_gpio_0_1.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_OUT/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_1/CCD231_axi_gpio_0_1.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_OUT/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/CCD231_rst_ps7_0_148M_1_board.xdc] for cell 'CCD231/CCD231_i/rst_ps7_0_148M/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/CCD231_rst_ps7_0_148M_1_board.xdc] for cell 'CCD231/CCD231_i/rst_ps7_0_148M/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/CCD231_rst_ps7_0_148M_1.xdc] for cell 'CCD231/CCD231_i/rst_ps7_0_148M/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/CCD231_rst_ps7_0_148M_1.xdc] for cell 'CCD231/CCD231_i/rst_ps7_0_148M/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_0/CCD231_axi_gpio_0_0_board.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_IN/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_0/CCD231_axi_gpio_0_0_board.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_IN/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_0/CCD231_axi_gpio_0_0.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_IN/U0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_axi_gpio_0_0/CCD231_axi_gpio_0_0.xdc] for cell 'CCD231/CCD231_i/AXI_GPIO_IN/U0'
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/imports/new/top.xdc]
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/new/gpio.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/new/gpio.xdc]
Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/new/leds.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/constrs_1/new/leds.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1631.297 ; gain = 459.961 ; free physical = 20568 ; free virtual = 23690
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1714.324 ; gain = 75.031 ; free physical = 20561 ; free virtual = 23683
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "5bc081bc6e4900f7".
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 20087 ; free virtual = 23252
Phase 1 Generate And Synthesize Debug Cores | Checksum: dc6e194b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20087 ; free virtual = 23252

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b65fb0d7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 57 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14e7ab898

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 88 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: dc61a6f5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 264 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: dc61a6f5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: dc61a6f5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 20092 ; free virtual = 23257
Ending Logic Optimization Task | Checksum: d0be0a7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2225.941 ; gain = 25.070 ; free physical = 20092 ; free virtual = 23257

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.649 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 3225ab01

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20054 ; free virtual = 23223
Ending Power Optimization Task | Checksum: 3225ab01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2626.164 ; gain = 400.223 ; free physical = 20063 ; free virtual = 23232

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: b4a9573f

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20065 ; free virtual = 23234
INFO: [Opt 31-389] Phase Remap created 8 cells and removed 16 cells
Ending Logic Optimization Task | Checksum: b4a9573f

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20065 ; free virtual = 23234
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 2626.164 ; gain = 994.867 ; free physical = 20065 ; free virtual = 23234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20063 ; free virtual = 23234
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20051 ; free virtual = 23223
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 79325b2c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20051 ; free virtual = 23223
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20056 ; free virtual = 23228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b93e817

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20039 ; free virtual = 23214

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 94ce0bd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20030 ; free virtual = 23207

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 94ce0bd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20030 ; free virtual = 23207
Phase 1 Placer Initialization | Checksum: 94ce0bd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20030 ; free virtual = 23207

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17be1efaf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19973 ; free virtual = 23150

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17be1efaf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19973 ; free virtual = 23150

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165de058d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10eebc180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10eebc180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12824228a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 107a5c8f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 107a5c8f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139
Phase 3 Detail Placement | Checksum: 107a5c8f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d92f3d3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d92f3d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.307. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c2724634

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139
Phase 4.1 Post Commit Optimization | Checksum: c2724634

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19961 ; free virtual = 23139

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c2724634

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c2724634

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c8d1c282

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c8d1c282

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19969 ; free virtual = 23147
Ending Placer Task | Checksum: b1ec3df7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20028 ; free virtual = 23206
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20028 ; free virtual = 23206
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20018 ; free virtual = 23205
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20008 ; free virtual = 23189
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20022 ; free virtual = 23203
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 20021 ; free virtual = 23202
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 86b575a5 ConstDB: 0 ShapeSum: 2b36c852 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a3ce2841

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19757 ; free virtual = 22939
Post Restoration Checksum: NetGraph: 24504e61 NumContArr: 7f7dd9e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a3ce2841

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19758 ; free virtual = 22940

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a3ce2841

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19713 ; free virtual = 22895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a3ce2841

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.164 ; gain = 0.000 ; free physical = 19713 ; free virtual = 22895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 109668cb7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19701 ; free virtual = 22884
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.206  | TNS=0.000  | WHS=-0.221 | THS=-131.212|

Phase 2 Router Initialization | Checksum: 1149b625e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19699 ; free virtual = 22882

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2abcea1c4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19692 ; free virtual = 22874

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1644aed70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19694 ; free virtual = 22876
Phase 4 Rip-up And Reroute | Checksum: 1644aed70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19694 ; free virtual = 22876

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1644aed70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19694 ; free virtual = 22876

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1644aed70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19694 ; free virtual = 22876
Phase 5 Delay and Skew Optimization | Checksum: 1644aed70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19694 ; free virtual = 22876

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f77df25

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19693 ; free virtual = 22875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.333  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be86799b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19693 ; free virtual = 22875
Phase 6 Post Hold Fix | Checksum: 1be86799b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19693 ; free virtual = 22875

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.203211 %
  Global Horizontal Routing Utilization  = 0.265546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 169d8b114

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19691 ; free virtual = 22873

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169d8b114

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19690 ; free virtual = 22872

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f935caff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19689 ; free virtual = 22871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.333  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f935caff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19691 ; free virtual = 22873
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19750 ; free virtual = 22933

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2662.590 ; gain = 36.426 ; free physical = 19750 ; free virtual = 22933
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2662.590 ; gain = 0.000 ; free physical = 19737 ; free virtual = 22929
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
Command: write_bitstream -force TOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O, cell spi4adc/spi/delay_cnt_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0 is a gated clock net sourced by a combinational pin spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O, cell spi4adc/spi/delay_cnt_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net spi4adc/spi/sclk_r_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin spi4adc/spi/sclk_r_reg_LDC_i_1/O, cell spi4adc/spi/sclk_r_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, nolabel_line304/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], nolabel_line304/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], nolabel_line304/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], nolabel_line304/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TOP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3051.371 ; gain = 300.738 ; free physical = 19664 ; free virtual = 22873
INFO: [Common 17-206] Exiting Vivado at Sun Feb 14 14:43:58 2021...
