###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 21:19:34 2023
#  Design:            miniMIPS_chip
#  Command:           eval_legacy {clockDesign -specfile Clock.ctstch -outDir clk_report}
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clock
#
# Mode: postCTS
#
# Delay Corner information
# Analysis View       : default_emulate_view
# Delay Corner Name   : default_emulate_delay_corner
# RC Corner Name      : default_emulate_rc_corner
###############################################################


Nr. of Subtrees                : 43
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): minimips_core_instance/U5_mem_MEM_exc_cause_reg[1]/C 721.8(ps)
Min trig. edge delay at sink(R): minimips_core_instance/U8_syscop_scp_reg_reg[14][0]/C 531.1(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 531.1~721.8(ps)        0~10(ps)            
Fall Phase Delay               : 399.7~613.6(ps)        0~10(ps)            
Trig. Edge Skew                : 190.7(ps)              400(ps)             
Rise Skew                      : 190.7(ps)              
Fall Skew                      : 213.9(ps)              
Max. Rise Buffer Tran          : 74.7(ps)               200(ps)             
Max. Fall Buffer Tran          : 71.8(ps)               200(ps)             
Max. Rise Sink Tran            : 84.2(ps)               200(ps)             
Max. Fall Sink Tran            : 76.2(ps)               200(ps)             
Min. Rise Buffer Tran          : 4(ps)                  0(ps)               
Min. Fall Buffer Tran          : 4(ps)                  0(ps)               
Min. Rise Sink Tran            : 38.2(ps)               0(ps)               
Min. Fall Sink Tran            : 36.4(ps)               0(ps)               

view default_emulate_view : skew = 190.7ps (required = 400ps)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clock [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 1723
     Rise Delay	   : [531.1(ps)  721.8(ps)]
     Rise Skew	   : 190.7(ps)
     Fall Delay	   : [399.7(ps)  613.6(ps)]
     Fall Skew	   : 213.9(ps)


  Child Tree 1 from IOPADS_INST/PAD_clock_I/PAD: 
     nrSink : 1723
     Rise Delay [531.1(ps)  721.8(ps)] Skew [190.7(ps)]
     Fall Delay[399.7(ps)  613.6(ps)] Skew=[213.9(ps)]


  Main Tree from clock w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: IOPADS_INST/PAD_clock_I/PAD [2.4(ps) 2.4(ps)]
OUTPUT_TERM: IOPADS_INST/PAD_clock_I/Y [467.7(ps) 327.1(ps)]

Main Tree: 
     nrSink         : 1723
     Rise Delay	   : [531.1(ps)  721.8(ps)]
     Rise Skew	   : 190.7(ps)
     Fall Delay	   : [399.7(ps)  613.6(ps)]
     Fall Skew	   : 213.9(ps)


  Child Tree 1 from minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A: 
     nrSink : 32
     Rise Delay [612.4(ps)  612.4(ps)] Skew [0(ps)]
     Fall Delay[488(ps)  488(ps)] Skew=[0(ps)]


  Child Tree 2 from minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A: 
     nrSink : 32
     Rise Delay [618.9(ps)  618.9(ps)] Skew [0(ps)]
     Fall Delay[496.9(ps)  496.9(ps)] Skew=[0(ps)]


  Child Tree 3 from minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A: 
     nrSink : 32
     Rise Delay [612.4(ps)  612.4(ps)] Skew [0(ps)]
     Fall Delay[488(ps)  488(ps)] Skew=[0(ps)]


  Child Tree 4 from minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A: 
     nrSink : 174
     Rise Delay [705.6(ps)  713.6(ps)] Skew [8(ps)]
     Fall Delay[593.5(ps)  602(ps)] Skew=[8.5(ps)]


  Child Tree 5 from minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A: 
     nrSink : 191
     Rise Delay [715.6(ps)  721.8(ps)] Skew [6.2(ps)]
     Fall Delay[607(ps)  613.6(ps)] Skew=[6.6(ps)]


  Child Tree 6 from minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A: 
     nrSink : 33
     Rise Delay [701(ps)  701(ps)] Skew [0(ps)]
     Fall Delay[591(ps)  591(ps)] Skew=[0(ps)]


  Child Tree 7 from minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A: 
     nrSink : 32
     Rise Delay [693.6(ps)  693.6(ps)] Skew [0(ps)]
     Fall Delay[581.2(ps)  581.2(ps)] Skew=[0(ps)]


  Child Tree 8 from minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 9 from minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 10 from minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 11 from minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 12 from minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 13 from minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 14 from minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 15 from minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 16 from minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 17 from minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 18 from minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 19 from minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A: 
     nrSink : 32
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay[590.1(ps)  590.1(ps)] Skew=[0(ps)]


  Child Tree 20 from minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A: 
     nrSink : 32
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay[573.4(ps)  573.4(ps)] Skew=[0(ps)]


  Child Tree 21 from minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A: 
     nrSink : 32
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay[573.4(ps)  573.4(ps)] Skew=[0(ps)]


  Child Tree 22 from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A: 
     nrSink : 32
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay[573.4(ps)  573.4(ps)] Skew=[0(ps)]


  Child Tree 23 from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A: 
     nrSink : 32
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay[573.4(ps)  573.4(ps)] Skew=[0(ps)]


  Child Tree 24 from minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A: 
     nrSink : 31
     Rise Delay [684.3(ps)  684.3(ps)] Skew [0(ps)]
     Fall Delay[572.4(ps)  572.4(ps)] Skew=[0(ps)]


  Child Tree 25 from minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 26 from minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 27 from minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 28 from minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 29 from minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 30 from minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 31 from minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 32 from minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 33 from minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 34 from minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 35 from minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 36 from minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 37 from minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 38 from minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 39 from minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 40 from minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Child Tree 41 from minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A: 
     nrSink : 32
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay[599.3(ps)  599.3(ps)] Skew=[0(ps)]


  Main Tree from IOPADS_INST/PAD_clock_I/Y w/o tracing through gates: 
     nrSink : 110
     nrGate : 41
     Rise Delay [531.1(ps)  653.9(ps)] Skew [122.8(ps)]
     Fall Delay [399.7(ps)  523.6(ps)] Skew=[123.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A [470.1(ps) 329.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q [536.8(ps) 403.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [612.4(ps)  612.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [488(ps)  488(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [612.4(ps)  612.4(ps)] Skew [0(ps)]
     Fall Delay [488(ps)  488(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A [470.1(ps) 329.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q [536.8(ps) 403.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [618.9(ps)  618.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [496.9(ps)  496.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [618.9(ps)  618.9(ps)] Skew [0(ps)]
     Fall Delay [496.9(ps)  496.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A [470.1(ps) 329.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q [536.8(ps) 403.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [612.4(ps)  612.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [488(ps)  488(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [612.4(ps)  612.4(ps)] Skew [0(ps)]
     Fall Delay [488(ps)  488(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A [470.1(ps) 329.5(ps)]
OUTPUT_TERM: minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q [536.8(ps) 403.1(ps)]

Main Tree: 
     nrSink         : 174
     Rise Delay	   : [705.6(ps)  713.6(ps)]
     Rise Skew	   : 8(ps)
     Fall Delay	   : [593.5(ps)  602(ps)]
     Fall Skew	   : 8.5(ps)


  Main Tree from minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q w/o tracing through gates: 
     nrSink : 174
     nrGate : 0
     Rise Delay [705.6(ps)  713.6(ps)] Skew [8(ps)]
     Fall Delay [593.5(ps)  602(ps)] Skew=[8.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A [470.1(ps) 329.5(ps)]
OUTPUT_TERM: minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q [536.8(ps) 403.1(ps)]

Main Tree: 
     nrSink         : 191
     Rise Delay	   : [715.6(ps)  721.8(ps)]
     Rise Skew	   : 6.2(ps)
     Fall Delay	   : [607(ps)  613.6(ps)]
     Fall Skew	   : 6.6(ps)


  Main Tree from minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q w/o tracing through gates: 
     nrSink : 191
     nrGate : 0
     Rise Delay [715.6(ps)  721.8(ps)] Skew [6.2(ps)]
     Fall Delay [607(ps)  613.6(ps)] Skew=[6.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 33
     Rise Delay	   : [701(ps)  701(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [591(ps)  591(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q w/o tracing through gates: 
     nrSink : 33
     nrGate : 0
     Rise Delay [701(ps)  701(ps)] Skew [0(ps)]
     Fall Delay [591(ps)  591(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [693.6(ps)  693.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [581.2(ps)  581.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [693.6(ps)  693.6(ps)] Skew [0(ps)]
     Fall Delay [581.2(ps)  581.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A [543.5(ps) 413(ps)]
OUTPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q [618(ps) 496.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [700.1(ps)  700.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [590.1(ps)  590.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [700.1(ps)  700.1(ps)] Skew [0(ps)]
     Fall Delay [590.1(ps)  590.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A [532(ps) 400.7(ps)]
OUTPUT_TERM: minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q [603.1(ps) 479.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [685.2(ps)  685.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [573.4(ps)  573.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay [573.4(ps)  573.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A [532(ps) 400.7(ps)]
OUTPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q [603.1(ps) 479.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [685.2(ps)  685.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [573.4(ps)  573.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay [573.4(ps)  573.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A [532(ps) 400.7(ps)]
OUTPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q [603.1(ps) 479.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [685.2(ps)  685.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [573.4(ps)  573.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay [573.4(ps)  573.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A [532(ps) 400.7(ps)]
OUTPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q [603.1(ps) 479.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [685.2(ps)  685.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [573.4(ps)  573.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [685.2(ps)  685.2(ps)] Skew [0(ps)]
     Fall Delay [573.4(ps)  573.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A [532(ps) 400.7(ps)]
OUTPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q [603.1(ps) 479.6(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [684.3(ps)  684.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [572.4(ps)  572.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [684.3(ps)  684.3(ps)] Skew [0(ps)]
     Fall Delay [572.4(ps)  572.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A [550.6(ps) 419.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q [627.2(ps) 505.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [709.3(ps)  709.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [599.3(ps)  599.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [709.3(ps)  709.3(ps)] Skew [0(ps)]
     Fall Delay [599.3(ps)  599.3(ps)] Skew=[0(ps)]


**** Detail Clock Tree Report ****

clock (0 0) load=2.7285(pf) 

IOPADS_INST/PAD_clock_I/PAD (0.0024 0.0024) slew=(0.003 0.003)
IOPADS_INST/PAD_clock_I/Y (0.4677 0.3271) load=0.405694(pf) 

clock_I__L1_I7/A (0.4701 0.3295) slew=(0.004 0.004)
clock_I__L1_I7/Q (0.5311 0.3997) load=0.137522(pf) 

clock_I__L1_I6/A (0.4701 0.3295) slew=(0.004 0.004)
clock_I__L1_I6/Q (0.5435 0.413) load=0.252508(pf) 

clock_I__L1_I5/A (0.4701 0.3295) slew=(0.004 0.004)
clock_I__L1_I5/Q (0.532 0.4007) load=0.17588(pf) 

clock_I__L1_I4/A (0.4701 0.3295) slew=(0.004 0.004)
clock_I__L1_I4/Q (0.5506 0.4197) load=0.264024(pf) 

clock_I__L1_I3/A (0.4701 0.3295) slew=(0.004 0.004)
clock_I__L1_I3/Q (0.5414 0.4108) load=0.297894(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A (0.4701 0.3295) slew=(0.004 0.004)
minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q (0.5368 0.4031) load=0.0803465(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A (0.4701 0.3295) slew=(0.004 0.004)
minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q (0.5368 0.4031) load=0.0686156(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A (0.4701 0.3295) slew=(0.004 0.004)
minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q (0.5368 0.4031) load=0.0801399(pf) 

minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A (0.4701 0.3295) slew=(0.004 0.004)
minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q (0.5368 0.4031) load=0.052196(pf) 

minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A (0.4701 0.3295) slew=(0.004 0.004)
minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q (0.5368 0.4031) load=0.0433726(pf) 

minimips_core_instance/U8_syscop_scp_reg_reg[14][0]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][8]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][4]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][15]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][11]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][7]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][1]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][9]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][10]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][13]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][14]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][17]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][2]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][3]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][5]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[14][6]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[13][17]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

minimips_core_instance/U8_syscop_scp_reg_reg[13][18]/C (0.5311 0.3997) RiseTrig slew=(0.0382 0.0364)

clock_I__I2/A (0.5435 0.413) slew=(0.0576 0.0545)
clock_I__I2/Q (0.4547 0.5826) load=0.0111069(pf) 

clock_I__I0/A (0.5435 0.413) slew=(0.0576 0.0545)
clock_I__I0/Q (0.4629 0.5905) load=0.00792076(pf) 

minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q (0.618 0.4963) load=0.054656(pf) 

minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q (0.618 0.4963) load=0.0630775(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q (0.618 0.4963) load=0.0636001(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q (0.618 0.4963) load=0.068228(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q (0.618 0.4963) load=0.0671466(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q (0.618 0.4963) load=0.0642571(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q (0.618 0.4963) load=0.0671977(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q (0.618 0.4963) load=0.0689214(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q (0.618 0.4963) load=0.0665418(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q (0.618 0.4963) load=0.0677155(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q (0.618 0.4963) load=0.0668615(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q (0.618 0.4963) load=0.0648175(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q (0.618 0.4963) load=0.0681652(pf) 

minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A (0.5435 0.413) slew=(0.0576 0.0545)
minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q (0.618 0.4963) load=0.0603199(pf) 

minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_scp_reg_reg[14][19]/C (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_scp_reg_reg[14][22]/C (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_scp_reg_reg[14][23]/C (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_scp_reg_reg[14][21]/C (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U8_syscop_scp_reg_reg[14][20]/C (0.5435 0.413) RiseTrig slew=(0.0576 0.0545)

minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A (0.532 0.4007) slew=(0.0396 0.0378)
minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q (0.6031 0.4796) load=0.0531869(pf) 

minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A (0.532 0.4007) slew=(0.0396 0.0378)
minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q (0.6031 0.4796) load=0.0538162(pf) 

minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A (0.532 0.4007) slew=(0.0396 0.0378)
minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q (0.6031 0.4796) load=0.0476109(pf) 

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A (0.532 0.4007) slew=(0.0396 0.0378)
minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q (0.6031 0.4796) load=0.0516654(pf) 

minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A (0.532 0.4007) slew=(0.0396 0.0378)
minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q (0.6031 0.4796) load=0.0540502(pf) 

minimips_core_instance/U9_bus_ctrl_cs_reg/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[14][26]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[14][24]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[14][25]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[14][27]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[14][18]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[13][19]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[13][24]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U8_syscop_scp_reg_reg[13][25]/C (0.532 0.4007) RiseTrig slew=(0.0396 0.0378)

minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q (0.6272 0.5055) load=0.061176(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q (0.6272 0.5055) load=0.0601201(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q (0.6272 0.5055) load=0.0637695(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q (0.6272 0.5055) load=0.0568036(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q (0.6272 0.5055) load=0.0581056(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q (0.6272 0.5055) load=0.0553359(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q (0.6272 0.5055) load=0.0537248(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q (0.6272 0.5055) load=0.0565122(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q (0.6272 0.5055) load=0.0567613(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q (0.6272 0.5055) load=0.0598346(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q (0.6272 0.5055) load=0.063598(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q (0.6272 0.5055) load=0.0659105(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q (0.6272 0.5055) load=0.0689888(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q (0.6272 0.5055) load=0.0717375(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q (0.6272 0.5055) load=0.0613729(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q (0.6272 0.5055) load=0.0708027(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A (0.5506 0.4197) slew=(0.0692 0.0641)
minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q (0.6272 0.5055) load=0.0607611(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/it_mat_clk_reg/C (0.5506 0.4197) RiseTrig slew=(0.0692 0.0641)

minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U9_bus_ctrl_req_allowed_reg/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[12][0]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][12]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][16]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][29]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][28]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][30]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[14][31]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][20]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][21]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][22]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][26]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][28]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][30]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][4]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][6]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][8]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][0]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][10]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][11]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][12]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][13]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][14]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][15]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][16]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][1]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][23]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][27]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][29]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][2]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][31]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][3]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][5]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][7]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_scp_reg_reg[13][9]/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U8_syscop_save_msk_reg/C (0.5414 0.4108) RiseTrig slew=(0.0544 0.0515)

minimips_core_instance/U7_banc_rc_gclk_13972__L1_I1/A (0.5392 0.4055) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13972__L1_I1/Q (0.6124 0.488) load=0.287007(pf) 

minimips_core_instance/U7_banc_rc_gclk_14038__L1_I1/A (0.5392 0.4055) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14038__L1_I1/Q (0.6189 0.4969) load=0.277711(pf) 

minimips_core_instance/U7_banc_rc_gclk__L1_I1/A (0.5392 0.4055) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk__L1_I1/Q (0.6124 0.488) load=0.288786(pf) 

minimips_core_instance/U3_di_rc_gclk__L1_I1/A (0.5392 0.4055) slew=(0.004 0.004)
minimips_core_instance/U3_di_rc_gclk__L1_I1/Q (0.623 0.499) load=0.239287(pf) 

minimips_core_instance/rc_gclk__L1_I1/A (0.5392 0.4055) slew=(0.004 0.004)
minimips_core_instance/rc_gclk__L1_I1/Q (0.6224 0.5006) load=0.175649(pf) 

clock_I__I3/A (0.4547 0.5826) slew=(0.0515 0.0438)
clock_I__I3/Q (0.6184 0.4896) load=0.01051(pf) 

clock_I__I1/A (0.4629 0.5905) slew=(0.0617 0.0565)
clock_I__I1/Q (0.6539 0.5236) load=0.0102276(pf) 

minimips_core_instance/U2_ei_rc_gclk__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U2_ei_rc_gclk__L1_I1/Q (0.701 0.591) load=0.263942(pf) 

minimips_core_instance/U9_bus_ctrl_rc_gclk__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U9_bus_ctrl_rc_gclk__L1_I1/Q (0.6936 0.5812) load=0.270356(pf) 

minimips_core_instance/U7_banc_rc_gclk_13981__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13981__L1_I1/Q (0.7001 0.5901) load=0.22956(pf) 

minimips_core_instance/U7_banc_rc_gclk_13990__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13990__L1_I1/Q (0.7001 0.5901) load=0.228226(pf) 

minimips_core_instance/U7_banc_rc_gclk_14002__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14002__L1_I1/Q (0.7001 0.5901) load=0.252055(pf) 

minimips_core_instance/U7_banc_rc_gclk_14011__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14011__L1_I1/Q (0.7001 0.5901) load=0.266585(pf) 

minimips_core_instance/U7_banc_rc_gclk_14014__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14014__L1_I1/Q (0.7001 0.5901) load=0.270361(pf) 

minimips_core_instance/U7_banc_rc_gclk_14026__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14026__L1_I1/Q (0.7001 0.5901) load=0.257512(pf) 

minimips_core_instance/U7_banc_rc_gclk_14029__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14029__L1_I1/Q (0.7001 0.5901) load=0.249686(pf) 

minimips_core_instance/U7_banc_rc_gclk_14035__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14035__L1_I1/Q (0.7001 0.5901) load=0.242041(pf) 

minimips_core_instance/U7_banc_rc_gclk_14047__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14047__L1_I1/Q (0.7001 0.5901) load=0.233049(pf) 

minimips_core_instance/U7_banc_rc_gclk_14053__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14053__L1_I1/Q (0.7001 0.5901) load=0.257235(pf) 

minimips_core_instance/U7_banc_rc_gclk_14059__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14059__L1_I1/Q (0.7001 0.5901) load=0.264468(pf) 

minimips_core_instance/U8_syscop_rc_gclk__L1_I1/A (0.6204 0.4987) slew=(0.004 0.004)
minimips_core_instance/U8_syscop_rc_gclk__L1_I1/Q (0.7001 0.5901) load=0.222955(pf) 

minimips_core_instance/U1_pf_rc_gclk__L1_I1/A (0.6055 0.482) slew=(0.004 0.004)
minimips_core_instance/U1_pf_rc_gclk__L1_I1/Q (0.6852 0.5734) load=0.245609(pf) 

minimips_core_instance/U2_ei_rc_gclk_1264__L1_I1/A (0.6055 0.482) slew=(0.004 0.004)
minimips_core_instance/U2_ei_rc_gclk_1264__L1_I1/Q (0.6852 0.5734) load=0.232364(pf) 

minimips_core_instance/U4_ex_U1_alu_rc_gclk__L1_I1/A (0.6055 0.482) slew=(0.004 0.004)
minimips_core_instance/U4_ex_U1_alu_rc_gclk__L1_I1/Q (0.6852 0.5734) load=0.201325(pf) 

minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887__L1_I1/A (0.6055 0.482) slew=(0.004 0.004)
minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887__L1_I1/Q (0.6852 0.5734) load=0.199629(pf) 

minimips_core_instance/U8_syscop_rc_gclk_5742__L1_I1/A (0.6055 0.482) slew=(0.004 0.004)
minimips_core_instance/U8_syscop_rc_gclk_5742__L1_I1/Q (0.6843 0.5724) load=0.218463(pf) 

minimips_core_instance/U7_banc_rc_gclk_13975__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13975__L1_I1/Q (0.7093 0.5993) load=0.272224(pf) 

minimips_core_instance/U7_banc_rc_gclk_13978__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13978__L1_I1/Q (0.7093 0.5993) load=0.242469(pf) 

minimips_core_instance/U7_banc_rc_gclk_13984__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13984__L1_I1/Q (0.7093 0.5993) load=0.244971(pf) 

minimips_core_instance/U7_banc_rc_gclk_13987__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13987__L1_I1/Q (0.7093 0.5993) load=0.255798(pf) 

minimips_core_instance/U7_banc_rc_gclk_13993__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13993__L1_I1/Q (0.7093 0.5993) load=0.246884(pf) 

minimips_core_instance/U7_banc_rc_gclk_13996__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13996__L1_I1/Q (0.7093 0.5993) load=0.259925(pf) 

minimips_core_instance/U7_banc_rc_gclk_13999__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_13999__L1_I1/Q (0.7093 0.5993) load=0.243742(pf) 

minimips_core_instance/U7_banc_rc_gclk_14005__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14005__L1_I1/Q (0.7093 0.5993) load=0.261067(pf) 

minimips_core_instance/U7_banc_rc_gclk_14008__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14008__L1_I1/Q (0.7093 0.5993) load=0.236565(pf) 

minimips_core_instance/U7_banc_rc_gclk_14017__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14017__L1_I1/Q (0.7093 0.5993) load=0.240859(pf) 

minimips_core_instance/U7_banc_rc_gclk_14020__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14020__L1_I1/Q (0.7093 0.5993) load=0.272862(pf) 

minimips_core_instance/U7_banc_rc_gclk_14023__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14023__L1_I1/Q (0.7093 0.5993) load=0.267472(pf) 

minimips_core_instance/U7_banc_rc_gclk_14032__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14032__L1_I1/Q (0.7093 0.5993) load=0.280346(pf) 

minimips_core_instance/U7_banc_rc_gclk_14041__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14041__L1_I1/Q (0.7093 0.5993) load=0.261653(pf) 

minimips_core_instance/U7_banc_rc_gclk_14044__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14044__L1_I1/Q (0.7093 0.5993) load=0.257868(pf) 

minimips_core_instance/U7_banc_rc_gclk_14050__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14050__L1_I1/Q (0.7093 0.5993) load=0.264155(pf) 

minimips_core_instance/U7_banc_rc_gclk_14056__L1_I1/A (0.6296 0.5079) slew=(0.004 0.004)
minimips_core_instance/U7_banc_rc_gclk_14056__L1_I1/Q (0.7093 0.5993) load=0.243512(pf) 

minimips_core_instance/U7_banc_registres_reg[9][0]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][10]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][11]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][12]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][13]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][14]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][15]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][16]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][17]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][18]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][19]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][1]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][20]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][21]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][22]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][23]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][24]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][25]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][26]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][27]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][28]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][29]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][2]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][30]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][31]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][3]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][4]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][5]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][6]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][7]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][8]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[9][9]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[4][0]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][10]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][11]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][12]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][13]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][14]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][15]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][16]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][17]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][18]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][19]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][1]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][20]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][21]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][22]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][23]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][24]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][25]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][26]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][27]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][28]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][29]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][2]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][30]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][31]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][3]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][4]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][6]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][7]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][8]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][9]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[4][5]/C (0.6189 0.4969) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[10][0]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][10]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][11]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][12]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][13]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][14]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][15]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][16]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][17]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][18]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][19]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][1]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][20]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][21]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][22]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][23]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][24]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][25]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][26]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][27]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][28]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][29]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][2]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][30]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][31]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][3]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][4]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][5]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][6]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][7]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][8]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[10][9]/C (0.6124 0.488) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U3_di_rc_gclk__L2_I19/A (0.623 0.499) slew=(0.0746 0.069)
minimips_core_instance/U3_di_rc_gclk__L2_I19/Q (0.7056 0.5935) load=0.225641(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I18/A (0.623 0.499) slew=(0.0746 0.069)
minimips_core_instance/U3_di_rc_gclk__L2_I18/Q (0.7135 0.6019) load=0.336(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I17/A (0.623 0.499) slew=(0.0746 0.069)
minimips_core_instance/U3_di_rc_gclk__L2_I17/Q (0.7056 0.5935) load=0.242015(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I16/A (0.623 0.499) slew=(0.0746 0.069)
minimips_core_instance/U3_di_rc_gclk__L2_I16/Q (0.7136 0.602) load=0.309113(pf) 

minimips_core_instance/rc_gclk__L2_I6/A (0.6224 0.5006) slew=(0.0747 0.0718)
minimips_core_instance/rc_gclk__L2_I6/Q (0.7218 0.6136) load=0.430256(pf) 

minimips_core_instance/rc_gclk__L2_I5/A (0.6224 0.5006) slew=(0.0747 0.0718)
minimips_core_instance/rc_gclk__L2_I5/Q (0.7156 0.607) load=0.418543(pf) 

minimips_core_instance/rc_gclk__L2_I4/A (0.6224 0.5006) slew=(0.0747 0.0718)
minimips_core_instance/rc_gclk__L2_I4/Q (0.721 0.6127) load=0.423824(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN (0.6184 0.4896) RiseTrig slew=(0.0446 0.0384)

minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN (0.6539 0.5236) RiseTrig slew=(0.0842 0.0762)

minimips_core_instance/U2_ei_EI_instr_reg[4]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[0]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[1]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[2]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[3]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[13]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[11]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[10]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[14]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[18]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[16]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[22]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[26]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[27]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[25]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[21]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[23]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[5]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[6]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[7]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[12]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[17]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[20]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[24]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[28]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[31]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[29]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[9]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[8]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[19]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_it_ok_reg/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[15]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U2_ei_EI_instr_reg[30]/C (0.701 0.591) RiseTrig slew=(0.0704 0.0677)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[22]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[6]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[8]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[7]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[9]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[10]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[12]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[14]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[16]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[21]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[13]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[24]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[25]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[26]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[28]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[27]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[31]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[30]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[5]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[11]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[29]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[15]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[23]/C (0.6936 0.5812) RiseTrig slew=(0.0572 0.0533)

minimips_core_instance/U7_banc_registres_reg[17][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[17][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[18][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[19][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[1][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][0]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][10]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][12]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][13]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][14]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][16]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][17]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][18]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][19]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][1]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][20]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][21]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][22]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][23]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][24]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][25]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][26]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][27]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][28]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][29]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][2]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][30]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][31]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][3]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][4]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][6]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][7]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][8]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][9]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][11]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][15]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[2][5]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[20][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[31][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[21][0]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][10]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][11]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][12]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][13]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][14]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][15]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][16]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][17]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][18]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][19]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][1]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][20]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][21]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][22]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][23]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][24]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][25]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][26]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][27]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][28]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][29]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][2]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][30]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][31]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][3]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][4]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][5]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][6]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][7]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][8]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[21][9]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][0]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][10]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][11]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][12]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][13]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][14]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][15]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][16]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][17]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][18]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][19]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][1]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][20]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][21]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][22]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][23]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][24]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][25]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][26]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][27]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][28]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][29]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][2]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][30]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][31]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][3]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][4]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][5]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][6]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][7]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][8]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[22][9]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][0]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][10]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][11]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][12]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][13]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][14]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][15]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][16]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][17]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][18]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][19]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][1]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][20]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][21]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][22]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][23]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][24]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][25]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][26]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][27]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][28]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][29]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][2]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][30]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][31]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][3]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][4]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][5]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][6]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][7]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][8]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[7][9]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][0]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][10]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][12]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][13]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][14]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][15]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][16]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][17]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][18]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][19]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][1]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][20]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][21]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][22]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][23]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][24]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][25]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][26]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][27]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][28]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][29]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][2]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][30]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][31]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][3]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][4]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][5]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][6]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][7]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][8]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][9]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[8][11]/C (0.7001 0.5901) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U8_syscop_scp_reg_reg[15][0]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][10]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][11]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][12]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][13]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][14]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][15]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][16]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][17]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][18]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][19]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][1]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][20]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][21]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][22]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][23]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][24]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][25]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][26]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][27]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][28]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][29]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][2]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][30]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][31]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][3]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][4]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][5]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][6]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][7]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][8]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[15][9]/C (0.7001 0.5901) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[0]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[8]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[4]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[26]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[15]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[19]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[11]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[7]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[1]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[9]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[10]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[12]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[13]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[14]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[16]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[17]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[2]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[29]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[22]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[23]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[24]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[25]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[27]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[28]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[21]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[30]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[31]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[3]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[5]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[6]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[18]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U1_pf_pc_interne_reg[20]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[27]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[19]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[25]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[3]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[1]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[18]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[10]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[7]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[23]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[20]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[14]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[5]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[17]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[31]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[29]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[28]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[0]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[30]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[26]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[16]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[4]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[12]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[21]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[6]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[2]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[24]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[9]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[15]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[22]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[11]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[8]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U2_ei_EI_adr_reg[13]/C (0.6852 0.5734) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[0]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[10]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[11]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[12]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[13]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[14]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[15]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[16]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[17]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[18]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[19]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[1]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[20]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[21]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[22]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[23]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[24]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[25]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[26]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[27]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[28]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[29]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[2]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[30]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[31]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[3]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[4]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[5]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[6]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[7]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[8]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[9]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[32]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[33]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[34]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[35]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[36]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[37]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[38]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[39]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[40]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[41]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[43]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[44]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[45]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[46]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C (0.6852 0.5734) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U8_syscop_scp_reg_reg[12][10]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][11]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][12]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][13]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][14]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][15]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][16]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][17]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][18]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][19]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][1]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][20]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][21]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][22]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][23]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][24]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][25]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][26]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][27]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][28]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][29]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][2]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][30]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][31]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][3]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][4]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][5]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][6]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][7]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][8]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U8_syscop_scp_reg_reg[12][9]/C (0.6843 0.5724) RiseTrig slew=(0.0675 0.0649)

minimips_core_instance/U7_banc_registres_reg[11][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[11][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[13][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[24][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[24][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[25][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[26][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[27][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[14][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[14][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[28][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[28][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[29][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[29][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[30][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[12][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[15][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[3][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[5][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[16][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][0]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][10]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][11]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][12]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][13]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][14]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][15]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][16]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][17]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][18]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][19]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][1]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][20]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][21]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][22]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][23]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][24]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][25]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][26]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][27]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][28]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][29]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][2]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][30]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][31]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][3]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][4]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][5]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][6]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][7]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][8]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[6][9]/C (0.7093 0.5993) RiseTrig slew=(0.0689 0.0663)

minimips_core_instance/U7_banc_registres_reg[23][0]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][11]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][13]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][14]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][17]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][18]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][1]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][20]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][21]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][22]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][23]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][24]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][25]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][26]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][27]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][28]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][29]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][2]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][30]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][31]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][3]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][4]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][5]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][6]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][7]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][8]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][10]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][12]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][15]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][16]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][19]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U7_banc_registres_reg[23][9]/C (0.7093 0.5993) RiseTrig slew=(0.069 0.0664)

minimips_core_instance/U3_di_DI_offset_reg[10]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[11]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[13]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[15]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[16]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[8]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[9]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[10]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[11]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[7]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[8]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[9]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[8]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[10]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[11]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[12]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[13]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[14]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[15]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[16]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[8]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[9]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[12]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[14]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[11]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[12]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[13]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[5]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[7]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[9]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[16]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[15]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[13]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[12]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[10]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[5]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[24]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_exc_cause_reg[2]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_it_ok_reg/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[18]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[20]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[21]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[23]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[25]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[26]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[27]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[28]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[29]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[30]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_offset_reg[31]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op_mem_reg/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[19]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[20]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[21]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[22]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[23]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[25]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[26]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[27]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[28]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[29]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[30]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[31]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[0]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[1]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[2]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[3]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[4]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[5]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_ecr_reg_reg/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_level_reg[0]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[0]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[17]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[19]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[23]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[25]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[27]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[29]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[31]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[21]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[20]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[22]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[26]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[24]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[28]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op1_reg[30]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_op2_reg[30]/C (0.7135 0.6019) RiseTrig slew=(0.0666 0.0626)

minimips_core_instance/U3_di_DI_adr_reg[2]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[6]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[7]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[0]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[1]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[2]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[3]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[4]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[5]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[6]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_offset_reg[7]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[4]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[6]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[0]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[17]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[18]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[1]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[3]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[4]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_adr_reg[5]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[0]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[2]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[16]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[18]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[1]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[2]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[3]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[18]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[17]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[15]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op2_reg[14]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[14]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[6]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[4]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[3]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_op1_reg[1]/C (0.7056 0.5935) RiseTrig slew=(0.0539 0.0508)

minimips_core_instance/U3_di_DI_r_w_reg/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_bra_reg/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[0]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[14]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[15]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[1]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[21]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[23]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_exc_cause_reg[3]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_exc_cause_reg[4]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_link_reg/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_mode_reg/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_offset_reg[17]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_offset_reg[19]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_offset_reg[22]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_offset_reg[24]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_level_reg[1]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[8]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[11]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[7]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[3]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[19]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[16]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[17]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[21]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[20]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[19]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[22]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[23]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[26]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[25]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[27]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[24]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[29]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[28]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_op1_reg[31]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[9]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[10]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[5]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[6]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[4]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[2]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[25]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[26]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[24]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[27]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[20]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[22]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[12]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[13]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U3_di_DI_code_ual_reg[18]/C (0.7136 0.602) RiseTrig slew=(0.0667 0.0627)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[1]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[6]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[3]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[9]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[5]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[1]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[8]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[14]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[12]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[11]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[10]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[13]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[16]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[15]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[7]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[15]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[16]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[14]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[13]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[12]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[11]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[10]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[9]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[8]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[7]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[6]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[5]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[3]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adresse_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[3]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[7]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[6]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[7]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[8]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[5]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[16]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[13]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[14]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[3]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[9]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[15]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_adr_reg[1]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[16]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[15]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[5]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[13]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[8]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[14]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[10]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[12]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[9]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[3]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[1]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_adr_reg[11]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C (0.7218 0.6136) RiseTrig slew=(0.0813 0.0761)

minimips_core_instance/U5_mem_MEM_it_ok_reg/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[6]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_it_ok_reg/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[4]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[1]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_ecr_reg_reg/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[3]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[5]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[5]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[3]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[1]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[4]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[2]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[0]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[27]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[29]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[21]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[26]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[10]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[0]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[31]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[11]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[30]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[19]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[20]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[23]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg[12]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[2]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C (0.7156 0.607) RiseTrig slew=(0.0709 0.0666)

minimips_core_instance/U4_ex_EX_ecr_reg_reg/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[23]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[22]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[21]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[20]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[19]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[18]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_data_ual_reg[17]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_bra_confirm_reg/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[0]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[24]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[28]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[26]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[27]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[25]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[29]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[23]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[22]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[21]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[20]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[19]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[17]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[1]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[31]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[18]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[24]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_exc_cause_reg[4]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_exc_cause_reg[2]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_exc_cause_reg[3]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[24]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_r_w_reg/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_level_reg[0]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_level_reg[0]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_level_reg[1]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_level_reg[1]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[28]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[18]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[17]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[22]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_adr_reg[25]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[17]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[0]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[31]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[26]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[23]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[21]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[29]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[19]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[28]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[27]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[22]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[20]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[25]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[18]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adr_reg[30]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_adresse_reg[30]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U4_ex_EX_op_mem_reg/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/C (0.721 0.6127) RiseTrig slew=(0.08 0.0749)

