# do tl_cntr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Users/jjaa7/Desktop/Quartus2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Users/jjaa7/Desktop/Quartus2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/gates.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:25 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# -- Compiling module _nor2
# 
# Top level modules:
# 	_nand2
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# 	_nor2
# End time: 09:26:25 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/tl_cntr.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:25 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/tl_cntr.v 
# -- Compiling module tl_cntr
# 
# Top level modules:
# 	tl_cntr
# End time: 09:26:25 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/ns_logic.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:25 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/ns_logic.v 
# -- Compiling module ns_logic
# 
# Top level modules:
# 	ns_logic
# End time: 09:26:25 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:25 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v 
# -- Compiling module _register2_r
# 
# Top level modules:
# 	_register2_r
# End time: 09:26:25 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/_dff_rs_async.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:26 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/_dff_rs_async.v 
# -- Compiling module _dff_rs_async
# 
# Top level modules:
# 	_dff_rs_async
# End time: 09:26:26 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/o_logic.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:26 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/o_logic.v 
# -- Compiling module o_logic
# 
# Top level modules:
# 	o_logic
# End time: 09:26:26 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/tl_cntr {C:/Users/jjaa7/Desktop/tl_cntr/tb_tl_cntr.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:26:26 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/tl_cntr" C:/Users/jjaa7/Desktop/tl_cntr/tb_tl_cntr.v 
# -- Compiling module tb_tl_cntr
# 
# Top level modules:
# 	tb_tl_cntr
# End time: 09:26:26 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_tl_cntr
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_tl_cntr 
# Start time: 09:26:26 on Oct 19,2020
# Loading work.tb_tl_cntr
# Loading work.tl_cntr
# Loading work.ns_logic
# Loading work._and3
# Loading work._or2
# Loading work._xor2
# Loading work._inv
# Loading work._and2
# Loading work._register2_r
# Loading work._dff_rs_async
# Loading work.o_logic
# ** Warning: (vsim-3017) C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v(7): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_tl_cntr/U0_tl_cntr/U1_register2_r/U0_dff_rs_async File: C:/Users/jjaa7/Desktop/tl_cntr/_dff_rs_async.v
# ** Warning: (vsim-3722) C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v(7): [TFMPC] - Missing connection for port 'set_n'.
# ** Warning: (vsim-3017) C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v(8): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_tl_cntr/U0_tl_cntr/U1_register2_r/U1_dff_rs_async File: C:/Users/jjaa7/Desktop/tl_cntr/_dff_rs_async.v
# ** Warning: (vsim-3722) C:/Users/jjaa7/Desktop/tl_cntr/_register2_r.v(8): [TFMPC] - Missing connection for port 'set_n'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/jjaa7/Desktop/tl_cntr/tb_tl_cntr.v(25)
#    Time: 110 ns  Iteration: 0  Instance: /tb_tl_cntr
# Break in Module tb_tl_cntr at C:/Users/jjaa7/Desktop/tl_cntr/tb_tl_cntr.v line 25
# End time: 09:30:28 on Oct 19,2020, Elapsed time: 0:04:02
# Errors: 0, Warnings: 4
