#BEGIN Configuration used. Extracted from "power.32nm.conf":
fetchPolicy='outorder'
procsPerNode=4
cpucore[0:3]='issueX'
mshrType  ='full'
NoMigration=true
issueWrongPath=true
tech      =1.000000e-01
issue     =4
wattchDataCacheEnergy=2.439935e+00
cacheLineSize=32
pageSize  =4096
technology='techParam'
thermal   ='SescTherm'

[issueX]
instrSource="IMemory IL1"
robSize   =176
wakeupDelay=6
stForwardDelay=2
renameDelay=3
intraClusterLat=1
dataSource="DMemory DL1"
issueWidth=4
maxStores =56
maxBranches=64
retireWidth=5
inorder   =false
OSType    ='dummy'
dtlb      ='FXDTLB'
cluster[1:1]='FPClusterIssueX'
cluster   ='FXClusterIssueX'
interClusterLat=2
signatureEnergy=7.313440e-01
rdRegEnergy=7.61032e-03
wrRegEnergy=7.61032e-03
ldqRdWrEnergy=0.00449284
stqRdWrEnergy=0.00252042
robEnergy =0.00157964
rasEnergy =0.00157964
renameEnergy=1.337080e-03
bpredEnergy=1.786675e-03
btbEnergy =4.2405264e-03

windowRdWrEnergy=5.990468e-01
stqCheckEnergy=2.874168e-01
windowCheckEnergy=1.321719e-01
totEnergy =1.825684e+01
ldqCheckEnergy=3.635240e-01
fpALUEnergy=1.047439e+00
forwardBusEnergy=7.619968e-02
resultBusEnergy=7.619968e-02
windowSelEnergy=1.558390e-02
clockEnergy=4.547742e+00
iALUEnergy=3.417957e-01

maxLoads  =72
intRegs   =176
regFileDelay=3
fetchWidth=4
bpred     ='BPredIssueX'
maxIRequests=4
decodeDelay=6
bb4Cycle  =1
enableICache=true
frequency =3.210000e+09
instQueueSize=8
areaFactor=8.300000e-01
itlb      ='FXITLB'
fpRegs    =176

[FXDTLB]
WrHitEnergy=2.115040e-03
WrMissEnergy=4.230080e-03
RdMissEnergy=4.230080e-03
RdHitEnergy=2.115040e-03
size      =512
replPolicy='LRU'
bsize     =8
numPorts  =2
assoc     =4
deviceType='cache'

[DMemory]
MSHR      ='DataL1MSHR'
missDelay =2
displNotify=false
bsize     =32
hitDelay  =2
numPorts  =2
deviceType='smpcache'
assoc     =4
lowerLevel="L1L2DBus L1L2D shared"
subBanks  =4
size      =32768
WrHitEnergy=1.072410e-02
RdHitEnergy=1.072410e-02
WrMissEnergy=2.144820e-02
RdMissEnergy=2.144820e-02
protocol  ='MESI'
writePolicy='WB'
replPolicy='LRU'
portOccp  =2

[Memory]
size      =1024
numPorts  =1
portOccp  =1
RdHitEnergy=0.000000e+00
RdMissEnergy=0.000000e+00
WrHitEnergy=0.000000e+00
WrMissEnergy=0.000000e+00
subBanks  =256
bsize     =64
assoc     =1
missDelay =209
replPolicy='LRU'
deviceType='niceCache'
MSHR      ='NoMSHR'
hitDelay  =209
lowerLevel='voidDevice'
writePolicy='WB'

[IMemory]
RdHitEnergy=8.618090e-03
WrHitEnergy=8.618090e-03
RdMissEnergy=1.723618e-02
WrMissEnergy=1.723618e-02
assoc     =2
subBanks  =2
missDelay =1
replPolicy='LRU'
MSHR      ='InstL1MSHR'
bsize     =32
size      =32768
writePolicy='WT'
lowerLevel="L1L2Bus L1L2 shared"
hitDelay  =1
deviceType='icache'
numPorts  =2
portOccp  =1

[L1L2Bus]
deviceType='bus'
numPorts  =1
delay     =1
portOccp  =1
lowerLevel="L2Cache L2"

[netEnergy]
routerEnergy=1.022639e+00
bufferEnergy=1.377450e-02

[FXITLB]
WrHitEnergy=2.115040e-03
WrMissEnergy=4.230080e-03
RdMissEnergy=4.230080e-03
RdHitEnergy=2.115040e-03
size      =512
deviceType='cache'
replPolicy='LRU'
numPorts  =2
bsize     =8
assoc     =4

[L1L2DBus]
portOccp  =1
BusEnergy =2.200000e-02
lowerLevel="L2Cache L2"
numPorts  =1
delay     =1
deviceType='systembus'

[L2Cache]
numPorts  =2
replPolicy='LRU'
missDelay =20
size      =4194304
subBanks  =8
portOccp  =2
hitDelay  =13
assoc     =8
lowerLevel="SystemBus SysBus"
inclusive =false
MSHR      ='L2MSHR'
displNotify=false
deviceType='cache'
bsize     =32
writePolicy='WB'
RdMissEnergy=3.672760e-01
RdHitEnergy=1.836380e-01
WrHitEnergy=1.836380e-01
WrMissEnergy=3.672760e-01

[FPClusterIssueX]
wakeUpPortOccp=1
wakeUpNumPorts=4
fpMultUnit='FPIssueX'
schedDelay=1
schedPortOccp=1
fpDivUnit ='FPIssueX'
winSize   =32
schedNumPorts=4
wakeupDelay=3
windowRdWrEnergy=2.910211e-03
fpALULat  =3
fpALUUnit ='FPIssueX'
fpDivLat  =24
fpMultLat =6
recycleAt ='Execute'

[TransactionalMemory]
secondaryVarStallCycles=0
transReportFlush=1
applyRandomization=0
nackStallCycles=1
traceToFile=1
recordTransMemRefs=0
printTransactionalReportSummary=1
abortExpBackoff=4
calculateFullReadWriteSet=0
primaryBaseStallCycles=50
traceFile =''
conflictDetect=1
printRealBCTimes=0
enableBeginTMStats=0
printTransactionalReport=1
cacheLineSize=32
maxAborts =1
memDebugTrace=0
versioning=1
tmDebugMode=0
secondaryBaseStallCycles=12
primaryVarStallCycles=12
printSummaryReport=1
printAllNacks=0
printDetailedTrace=1
abortLinBackoff=0
limitAborts=0
useAbortGating=0
applySmartBackoff=0
useDVFS   =0
useTMSerialize=0

[BPredIssueX]
type      ='hybrid'
l2size    =16384
Metasize  =16384
l1size    =1
btbBsize  =1
historySize=11
MetaBits  =2
btbReplPolicy='LRU'
l2Bits    =1
btbSize   =2048
localSize =16384
rasSize   =32
btbHistory=0
BTACDelay =0
localBits =2
btbAssoc  =2
[sample_config]
sampleEndTime=0
sampleStartTime=0
sampleDuration=1.000000e-01
enable_periodic_sampling=false

[FXClusterIssueX]
schedDelay=1
iALUUnit  ='ALUIssueX'
iStoreUnit='LDSTIssueX'
wakeupDelay=3
recycleAt ='Execute'
iBJUnit   ='ALUIssueX'
iDivUnit  ='ALUIssueX'
iMultUnit ='ALUIssueX'
iMultLat  =4
iDivLat   =10
winSize   =80
wakeUpNumPorts=4
iLoadLat  =1
iLoadUnit ='LDSTIssueX'
windowRdWrEnergy=1.774750e-03
iStoreLat =1
schedNumPorts=4
wakeUpPortOccp=1
iBJLat    =1
schedPortOccp=1
iALULat   =1
[MemoryBus]
delay     =15
lowerLevel="Memory Memory"
deviceType='bus'
numPorts  =1
portOccp  =8

[NoMSHR]
bsize     =64
type      ='none'
size      =128

[L2MSHR]
size      =64
bsize     =32
type      ='single'

[DataL1MSHR]
type      ='full'
bsize     =32
size      =64

[ALUIssueX]
Occ       =1
Num       =2

[techParam]
areaOfChip=200
frequency =3.210000e+09
loadInClockNode=20
tech      =32
clockTreeStyle=1
skewBudget=20
optimalNumberOfBuffer=3

[FPIssueX]
Num       =3
Occ       =1

[SystemBus]
lowerLevel="MemoryBus MemoryBus"
portOccp  =1
delay     =1
numPorts  =1
deviceType='bus'
[model_config]
num_threads=1
num_iterations_nonlinear_regression=1000
matrix_library='SUPER_LU'
PowerSamplesPerThermSample=2000
CyclesPerSample=2000

[LDSTIssueX]
Num       =2
Occ       =1

[voidDevice]
deviceType='void'

[InstL1MSHR]
size      =32
type      ='full'
bsize     =32

[SescTherm]
model     ='model_config'
samples   ='sample_config'
#END Configuration used. Extracted from "power.32nm.conf":
