Information: Updating design information... (UID-85)
Warning: Design 'fft8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft8
Version: M-2016.12-SP5
Date   : Wed Dec  6 16:48:41 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: stage15/codeBlockIsnt16764/tm253_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage15/codeBlockIsnt16764/m15539/q_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft8               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage15/codeBlockIsnt16764/tm253_reg[1]/CK (DFF_X2)     0.00 #     0.00 r
  stage15/codeBlockIsnt16764/tm253_reg[1]/Q (DFF_X2)      0.13       0.13 r
  U11038/ZN (XNOR2_X2)                                    0.11       0.25 r
  U10328/ZN (NAND2_X1)                                    0.08       0.33 f
  U10322/ZN (OAI22_X1)                                    0.08       0.40 r
  U11063/S (FA_X1)                                        0.13       0.53 f
  U9613/ZN (XNOR2_X1)                                     0.06       0.59 f
  U11062/ZN (NAND2_X1)                                    0.04       0.63 r
  U9300/ZN (INV_X1)                                       0.02       0.65 f
  U9299/ZN (AOI21_X1)                                     0.06       0.72 r
  U11068/ZN (OAI21_X1)                                    0.04       0.76 f
  U8835/ZN (AOI21_X1)                                     0.06       0.82 r
  U10063/ZN (INV_X1)                                      0.03       0.85 f
  U10034/ZN (AOI21_X1)                                    0.04       0.90 r
  U11476/ZN (XNOR2_X1)                                    0.06       0.96 r
  stage15/codeBlockIsnt16764/m15539/q_reg[0][12]/D (DFF_X1)
                                                          0.01       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  stage15/codeBlockIsnt16764/m15539/q_reg[0][12]/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
