// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "09/30/2017 12:30:22"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module film_scanner (
	clk_100M,
	led_pwm,
	adc_cs,
	adc_sclk,
	adc_sdo,
	dac_sclk,
	dac_sdin,
	dac_sync,
	ccd_p1,
	ccd_p2,
	ccd_sh,
	ccd_rs,
	ccd_cp,
	mtr_nen,
	mtr_step,
	mtr_nrst,
	mtr_slp,
	mtr_decay,
	mtr_dir,
	mtr_m,
	mtr_nhome,
	mtr_nflt,
	ft_bus,
	ft_clk,
	ft_txe,
	ft_rxf,
	ft_ac8,
	ft_ac9,
	ft_wr,
	ft_rd,
	ft_oe,
	ft_siwu,
	ft_pwrsav,
	ft_nrst,
	led);
input 	logic clk_100M ;
output 	reg led_pwm ;
output 	reg adc_cs ;
output 	reg adc_sclk ;
input 	logic adc_sdo ;
output 	reg dac_sclk ;
output 	reg dac_sdin ;
output 	reg dac_sync ;
output 	reg ccd_p1 ;
output 	reg ccd_p2 ;
output 	reg ccd_sh ;
output 	reg ccd_rs ;
output 	reg ccd_cp ;
output 	reg mtr_nen ;
output 	reg mtr_step ;
output 	reg mtr_nrst ;
output 	reg mtr_slp ;
output 	reg mtr_decay ;
output 	reg mtr_dir ;
output 	reg [2:0] mtr_m ;
input 	logic mtr_nhome ;
input 	logic mtr_nflt ;
inout 	reg [7:0] ft_bus ;
input 	logic ft_clk ;
input 	logic ft_txe ;
input 	logic ft_rxf ;
input 	logic ft_ac8 ;
input 	logic ft_ac9 ;
output 	reg ft_wr ;
output 	reg ft_rd ;
output 	reg ft_oe ;
output 	reg ft_siwu ;
output 	reg ft_pwrsav ;
output 	reg ft_nrst ;
output 	reg [3:0] led ;

// Design Ports Information
// led_pwm	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_cs	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_sclk	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_sdo	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// dac_sclk	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dac_sdin	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dac_sync	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_p1	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_p2	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_sh	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_rs	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_cp	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nen	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_step	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nrst	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_slp	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_decay	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_dir	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[0]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[1]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[2]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nhome	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// mtr_nflt	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_ac8	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_ac9	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_wr	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_rd	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_oe	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_siwu	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_pwrsav	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_nrst	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[0]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[1]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[2]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[1]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[2]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[3]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[4]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[5]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[6]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[7]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_txe	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk_100M	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_clk	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_rxf	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("film_scanner_v.sdo");
// synopsys translate_on

wire \adc_sdo~input_o ;
wire \mtr_nhome~input_o ;
wire \mtr_nflt~input_o ;
wire \ft_ac8~input_o ;
wire \ft_ac9~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \ft_clk~input_o ;
wire \ft_clk~inputclkctrl_outclk ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \ft_txe~input_o ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q ;
wire \ft_rxf~input_o ;
wire \ft0|usb_ft232h_fifo_int|always0~1_combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0_combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid~combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ;
wire \clk_100M~input_o ;
wire \clk_100M~inputclkctrl_outclk ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \cont0|byte_cntr[0]~6_combout ;
wire \cont0|state.00000010~q ;
wire \cont0|state.00000100~feeder_combout ;
wire \cont0|state.00000100~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~13 ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ;
wire \cont0|Selector1~3_combout ;
wire \cont0|state.00000000~0_combout ;
wire \cont0|state.00000000~1_combout ;
wire \cont0|state.00000000~q ;
wire \cont0|byte_cntr[2]~11 ;
wire \cont0|byte_cntr[3]~12_combout ;
wire \cont0|byte_cntr[3]~13 ;
wire \cont0|byte_cntr[4]~14_combout ;
wire \cont0|byte_cntr[4]~15 ;
wire \cont0|byte_cntr[5]~16_combout ;
wire \cont0|Selector1~0_combout ;
wire \cont0|Selector1~1_combout ;
wire \cont0|Selector1~2_combout ;
wire \cont0|state.00000001~q ;
wire \cont0|byte_cntr[0]~7 ;
wire \cont0|byte_cntr[1]~8_combout ;
wire \cont0|byte_cntr[1]~9 ;
wire \cont0|byte_cntr[2]~10_combout ;
wire \cont0|Equal0~0_combout ;
wire \cont0|Selector2~0_combout ;
wire \cont0|usb_rd_valid~0_combout ;
wire \cont0|usb_rd_valid~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder_combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg~q ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout ;
wire \ft0|usb_ft232h_fifo_int|send~0_combout ;
wire \ft0|usb_ft232h_fifo_int|receive~0_combout ;
wire \ft0|usb_ft232h_fifo_int|receive~q ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|always1~4_combout ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \ft0|usb_ft232h_fifo_int|always0~0_combout ;
wire \ft0|usb_ft232h_fifo_int|always0~2_combout ;
wire \ft0|usb_ft232h_fifo_int|send~1_combout ;
wire \ft0|usb_ft232h_fifo_int|send~q ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|always1~0_combout ;
wire \ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder_combout ;
wire \~GND~combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6_combout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7~portbdataout ;
wire \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7_combout ;
wire \pll_80_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \ccd0|clk_timings~0_combout ;
wire \ccd0|clk_timings~q ;
wire \ccd0|clk_timings~clkctrl_outclk ;
wire \ccd0|Add2~5 ;
wire \ccd0|Add2~6_combout ;
wire \ccd0|state~0_combout ;
wire \ft_bus[0]~input_o ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder_combout ;
wire \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ;
wire \ft_bus[1]~input_o ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder_combout ;
wire \ft_bus[2]~input_o ;
wire \ft_bus[3]~input_o ;
wire \ft_bus[4]~input_o ;
wire \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder_combout ;
wire \ft_bus[5]~input_o ;
wire \ft_bus[6]~input_o ;
wire \ft_bus[7]~input_o ;
wire \cont0|Decoder0~0_combout ;
wire \cont0|Decoder0~1_combout ;
wire \cont0|c_temp[0][0]~0_combout ;
wire \cont0|c_temp[0][0]~q ;
wire \cont0|control_reg[0]~feeder_combout ;
wire \ccd0|state~q ;
wire \ccd0|pixel_cntr[13]~0_combout ;
wire \ccd0|Add1~0_combout ;
wire \ccd0|pixel_cntr[0]~4_combout ;
wire \ccd0|Add1~1 ;
wire \ccd0|Add1~2_combout ;
wire \ccd0|Equal3~3_combout ;
wire \ccd0|Add1~3 ;
wire \ccd0|Add1~4_combout ;
wire \ccd0|Add1~5 ;
wire \ccd0|Add1~6_combout ;
wire \ccd0|pixel_cntr[3]~3_combout ;
wire \ccd0|Add1~7 ;
wire \ccd0|Add1~8_combout ;
wire \ccd0|Add1~9 ;
wire \ccd0|Add1~10_combout ;
wire \ccd0|pixel_cntr[5]~2_combout ;
wire \ccd0|Add1~11 ;
wire \ccd0|Add1~12_combout ;
wire \ccd0|Add1~13 ;
wire \ccd0|Add1~14_combout ;
wire \ccd0|Add1~15 ;
wire \ccd0|Add1~16_combout ;
wire \ccd0|Add1~17 ;
wire \ccd0|Add1~18_combout ;
wire \ccd0|Equal3~1_combout ;
wire \ccd0|Add1~19 ;
wire \ccd0|Add1~20_combout ;
wire \ccd0|Add1~21 ;
wire \ccd0|Add1~22_combout ;
wire \ccd0|pixel_cntr[11]~1_combout ;
wire \ccd0|Add1~23 ;
wire \ccd0|Add1~24_combout ;
wire \ccd0|Add1~25 ;
wire \ccd0|Add1~26_combout ;
wire \ccd0|Equal3~0_combout ;
wire \ccd0|Equal3~2_combout ;
wire \ccd0|Equal3~4_combout ;
wire \ccd0|timings_cntr~5_combout ;
wire \ccd0|Add2~7 ;
wire \ccd0|Add2~8_combout ;
wire \ccd0|timings_cntr~7_combout ;
wire \ccd0|Add2~9 ;
wire \ccd0|Add2~10_combout ;
wire \ccd0|timings_cntr~4_combout ;
wire \ccd0|Add2~11 ;
wire \ccd0|Add2~12_combout ;
wire \ccd0|timings_cntr~6_combout ;
wire \ccd0|Add2~13 ;
wire \ccd0|Add2~14_combout ;
wire \ccd0|timings_cntr~8_combout ;
wire \ccd0|Equal1~0_combout ;
wire \ccd0|Selector0~6_combout ;
wire \ccd0|Add2~0_combout ;
wire \ccd0|timings_cntr~3_combout ;
wire \ccd0|Selector0~7_combout ;
wire \ccd0|timings_cntr[5]~1_combout ;
wire \ccd0|Add2~1 ;
wire \ccd0|Add2~2_combout ;
wire \ccd0|timings_cntr~2_combout ;
wire \ccd0|Add2~3 ;
wire \ccd0|Add2~4_combout ;
wire \ccd0|timings_cntr~0_combout ;
wire \ccd0|Selector5~0_combout ;
wire \ccd0|Selector5~1_combout ;
wire \ccd0|Selector5~2_combout ;
wire \ccd0|adc_cs~0_combout ;
wire \ccd0|adc_cs~q ;
wire \ccd0|adc_sclk~0_combout ;
wire \ccd0|adc_sclk~q ;
wire \dac0|Add0~0_combout ;
wire \dac0|Add0~1 ;
wire \dac0|Add0~2_combout ;
wire \dac0|Add0~3 ;
wire \dac0|Add0~4_combout ;
wire \dac0|Add0~5 ;
wire \dac0|Add0~6_combout ;
wire \dac0|clk_2MHz_cntr~1_combout ;
wire \dac0|Add0~7 ;
wire \dac0|Add0~8_combout ;
wire \dac0|clk_2MHz_cntr~0_combout ;
wire \dac0|clk_2MHz_cntr~2_combout ;
wire \dac0|Equal0~0_combout ;
wire \dac0|clk_2MHz~0_combout ;
wire \dac0|clk_2MHz~q ;
wire \dac0|clk_2MHz~clkctrl_outclk ;
wire \dac0|bit_cntr[0]~5_combout ;
wire \dac0|Selector4~0_combout ;
wire \dac0|Selector5~0_combout ;
wire \cont0|c_temp[1][6]~feeder_combout ;
wire \cont0|Decoder0~4_combout ;
wire \cont0|c_temp[1][6]~q ;
wire \dac0|Selector29~0_combout ;
wire \dac0|sync~8_combout ;
wire \dac0|dac_offset[18]~0_combout ;
wire \dac0|this_prev_gain[6]~feeder_combout ;
wire \dac0|Selector0~0_combout ;
wire \cont0|c_temp[1][7]~feeder_combout ;
wire \cont0|c_temp[1][7]~q ;
wire \cont0|control_reg[15]~feeder_combout ;
wire \dac0|this_gain[7]~feeder_combout ;
wire \dac0|Selector28~0_combout ;
wire \dac0|always1~13_combout ;
wire \cont0|c_temp[1][2]~feeder_combout ;
wire \cont0|c_temp[1][2]~q ;
wire \dac0|Selector33~0_combout ;
wire \dac0|this_prev_gain[2]~feeder_combout ;
wire \cont0|c_temp[1][3]~feeder_combout ;
wire \cont0|c_temp[1][3]~q ;
wire \cont0|control_reg[11]~feeder_combout ;
wire \dac0|this_gain[3]~feeder_combout ;
wire \dac0|Selector32~0_combout ;
wire \dac0|always1~11_combout ;
wire \cont0|c_temp[1][0]~feeder_combout ;
wire \cont0|c_temp[1][0]~q ;
wire \dac0|this_gain[0]~feeder_combout ;
wire \dac0|Selector35~0_combout ;
wire \dac0|this_prev_gain[0]~feeder_combout ;
wire \cont0|c_temp[1][1]~feeder_combout ;
wire \cont0|c_temp[1][1]~q ;
wire \dac0|Selector34~0_combout ;
wire \dac0|always1~10_combout ;
wire \cont0|c_temp[1][5]~feeder_combout ;
wire \cont0|c_temp[1][5]~q ;
wire \cont0|control_reg[13]~feeder_combout ;
wire \dac0|this_gain[5]~feeder_combout ;
wire \cont0|c_temp[1][4]~feeder_combout ;
wire \cont0|c_temp[1][4]~q ;
wire \cont0|control_reg[12]~feeder_combout ;
wire \dac0|this_gain[4]~feeder_combout ;
wire \dac0|Selector30~0_combout ;
wire \dac0|Selector31~0_combout ;
wire \dac0|this_prev_gain[4]~feeder_combout ;
wire \dac0|always1~12_combout ;
wire \dac0|always1~14_combout ;
wire \cont0|c_temp[4][2]~feeder_combout ;
wire \cont0|Decoder0~3_combout ;
wire \cont0|c_temp[4][2]~q ;
wire \cont0|control_reg[34]~feeder_combout ;
wire \dac0|this_offset[10]~feeder_combout ;
wire \dac0|Selector49~0_combout ;
wire \cont0|c_temp[4][3]~feeder_combout ;
wire \cont0|c_temp[4][3]~q ;
wire \cont0|control_reg[35]~feeder_combout ;
wire \dac0|this_offset[11]~feeder_combout ;
wire \dac0|Selector48~0_combout ;
wire \dac0|always1~6_combout ;
wire \cont0|c_temp[4][6]~feeder_combout ;
wire \cont0|c_temp[4][6]~q ;
wire \cont0|control_reg[38]~feeder_combout ;
wire \dac0|Selector45~0_combout ;
wire \cont0|c_temp[4][7]~feeder_combout ;
wire \cont0|c_temp[4][7]~q ;
wire \dac0|this_offset[15]~feeder_combout ;
wire \dac0|Selector44~0_combout ;
wire \dac0|always1~8_combout ;
wire \cont0|c_temp[4][5]~feeder_combout ;
wire \cont0|c_temp[4][5]~q ;
wire \cont0|control_reg[37]~feeder_combout ;
wire \dac0|this_offset[13]~feeder_combout ;
wire \cont0|c_temp[4][4]~feeder_combout ;
wire \cont0|c_temp[4][4]~q ;
wire \cont0|control_reg[36]~feeder_combout ;
wire \dac0|this_offset[12]~feeder_combout ;
wire \dac0|Selector47~0_combout ;
wire \dac0|Selector46~0_combout ;
wire \dac0|always1~7_combout ;
wire \cont0|c_temp[4][0]~feeder_combout ;
wire \cont0|c_temp[4][0]~q ;
wire \cont0|control_reg[32]~feeder_combout ;
wire \dac0|this_offset[8]~feeder_combout ;
wire \dac0|Selector51~0_combout ;
wire \dac0|this_prev_offset[8]~feeder_combout ;
wire \cont0|c_temp[4][1]~feeder_combout ;
wire \cont0|c_temp[4][1]~q ;
wire \cont0|control_reg[33]~feeder_combout ;
wire \dac0|this_offset[9]~feeder_combout ;
wire \dac0|Selector50~0_combout ;
wire \dac0|always1~5_combout ;
wire \dac0|always1~9_combout ;
wire \cont0|c_temp[3][4]~feeder_combout ;
wire \cont0|Decoder0~2_combout ;
wire \cont0|c_temp[3][4]~q ;
wire \cont0|control_reg[28]~feeder_combout ;
wire \dac0|this_offset[4]~feeder_combout ;
wire \cont0|c_temp[3][5]~feeder_combout ;
wire \cont0|c_temp[3][5]~q ;
wire \cont0|control_reg[29]~feeder_combout ;
wire \dac0|Selector54~0_combout ;
wire \dac0|Selector55~0_combout ;
wire \dac0|always1~2_combout ;
wire \cont0|c_temp[3][2]~feeder_combout ;
wire \cont0|c_temp[3][2]~q ;
wire \cont0|control_reg[26]~feeder_combout ;
wire \dac0|Selector57~0_combout ;
wire \dac0|this_prev_offset[2]~feeder_combout ;
wire \cont0|c_temp[3][3]~feeder_combout ;
wire \cont0|c_temp[3][3]~q ;
wire \cont0|control_reg[27]~feeder_combout ;
wire \dac0|this_offset[3]~feeder_combout ;
wire \dac0|Selector56~0_combout ;
wire \dac0|always1~1_combout ;
wire \cont0|c_temp[3][1]~feeder_combout ;
wire \cont0|c_temp[3][1]~q ;
wire \cont0|control_reg[25]~feeder_combout ;
wire \dac0|this_offset[1]~feeder_combout ;
wire \cont0|c_temp[3][0]~feeder_combout ;
wire \cont0|c_temp[3][0]~q ;
wire \cont0|control_reg[24]~feeder_combout ;
wire \dac0|this_offset[0]~feeder_combout ;
wire \dac0|Selector59~0_combout ;
wire \dac0|Selector58~0_combout ;
wire \dac0|always1~0_combout ;
wire \cont0|c_temp[3][6]~feeder_combout ;
wire \cont0|c_temp[3][6]~q ;
wire \cont0|control_reg[30]~feeder_combout ;
wire \cont0|c_temp[3][7]~feeder_combout ;
wire \cont0|c_temp[3][7]~q ;
wire \dac0|this_offset[7]~feeder_combout ;
wire \dac0|Selector52~0_combout ;
wire \dac0|Selector53~0_combout ;
wire \dac0|this_prev_offset[6]~feeder_combout ;
wire \dac0|always1~3_combout ;
wire \dac0|always1~4_combout ;
wire \cont0|c_temp[2][3]~feeder_combout ;
wire \cont0|Decoder0~5_combout ;
wire \cont0|c_temp[2][3]~q ;
wire \cont0|control_reg[19]~feeder_combout ;
wire \dac0|this_gain[11]~feeder_combout ;
wire \cont0|c_temp[2][2]~feeder_combout ;
wire \cont0|c_temp[2][2]~q ;
wire \cont0|control_reg[18]~feeder_combout ;
wire \dac0|this_gain[10]~feeder_combout ;
wire \dac0|Selector24~0_combout ;
wire \dac0|Selector25~0_combout ;
wire \dac0|this_prev_gain[10]~feeder_combout ;
wire \dac0|always1~16_combout ;
wire \cont0|c_temp[2][6]~feeder_combout ;
wire \cont0|c_temp[2][6]~q ;
wire \dac0|this_gain[14]~feeder_combout ;
wire \dac0|Selector21~0_combout ;
wire \dac0|this_prev_gain[14]~feeder_combout ;
wire \cont0|c_temp[2][7]~feeder_combout ;
wire \cont0|c_temp[2][7]~q ;
wire \cont0|control_reg[23]~feeder_combout ;
wire \dac0|Selector20~0_combout ;
wire \dac0|always1~18_combout ;
wire \cont0|c_temp[2][4]~feeder_combout ;
wire \cont0|c_temp[2][4]~q ;
wire \cont0|control_reg[20]~feeder_combout ;
wire \dac0|this_gain[12]~feeder_combout ;
wire \dac0|Selector23~0_combout ;
wire \dac0|this_prev_gain[12]~feeder_combout ;
wire \cont0|c_temp[2][5]~feeder_combout ;
wire \cont0|c_temp[2][5]~q ;
wire \cont0|control_reg[21]~feeder_combout ;
wire \dac0|this_gain[13]~feeder_combout ;
wire \dac0|Selector22~0_combout ;
wire \dac0|always1~17_combout ;
wire \cont0|c_temp[2][0]~feeder_combout ;
wire \cont0|c_temp[2][0]~q ;
wire \cont0|control_reg[16]~feeder_combout ;
wire \dac0|this_gain[8]~feeder_combout ;
wire \dac0|Selector27~0_combout ;
wire \dac0|this_prev_gain[8]~feeder_combout ;
wire \cont0|c_temp[2][1]~feeder_combout ;
wire \cont0|c_temp[2][1]~q ;
wire \cont0|control_reg[17]~feeder_combout ;
wire \dac0|this_gain[9]~feeder_combout ;
wire \dac0|Selector26~0_combout ;
wire \dac0|always1~15_combout ;
wire \dac0|always1~19_combout ;
wire \dac0|always1~20_combout ;
wire \dac0|Selector5~2_combout ;
wire \dac0|Selector5~3_combout ;
wire \dac0|Selector5~1_combout ;
wire \dac0|Selector4~1_combout ;
wire \dac0|bit_cntr[4]~7_combout ;
wire \dac0|bit_cntr[4]~8_combout ;
wire \dac0|bit_cntr[0]~6 ;
wire \dac0|bit_cntr[1]~9_combout ;
wire \dac0|bit_cntr[1]~10 ;
wire \dac0|bit_cntr[2]~11_combout ;
wire \dac0|bit_cntr[2]~12 ;
wire \dac0|bit_cntr[3]~13_combout ;
wire \dac0|bit_cntr[3]~14 ;
wire \dac0|bit_cntr[4]~15_combout ;
wire \dac0|Mux0~13_combout ;
wire \dac0|Equal3~0_combout ;
wire \dac0|Selector3~3_combout ;
wire \dac0|Selector3~2_combout ;
wire \dac0|Selector2~0_combout ;
wire \dac0|Selector1~0_combout ;
wire \dac0|Selector1~1_combout ;
wire \dac0|sclk~0_combout ;
wire \dac0|sclk~q ;
wire \dac0|Selector6~0_combout ;
wire \dac0|Mux1~6_combout ;
wire \dac0|dac_offset[18]~1_combout ;
wire \dac0|Mux1~0_combout ;
wire \dac0|Mux0~20_combout ;
wire \dac0|Mux0~21_combout ;
wire \dac0|Mux1~3_combout ;
wire \dac0|Mux0~22_combout ;
wire \dac0|Mux0~19_combout ;
wire \dac0|Mux1~4_combout ;
wire \dac0|Mux0~18_combout ;
wire \dac0|Mux0~16_combout ;
wire \dac0|Mux0~17_combout ;
wire \dac0|Mux1~1_combout ;
wire \dac0|Mux0~15_combout ;
wire \dac0|Mux1~2_combout ;
wire \dac0|Mux1~5_combout ;
wire \dac0|Mux1~7_combout ;
wire \dac0|Mux0~0_combout ;
wire \dac0|Mux0~4_combout ;
wire \dac0|Mux0~2_combout ;
wire \dac0|Mux0~1_combout ;
wire \dac0|Mux0~3_combout ;
wire \dac0|Mux0~5_combout ;
wire \dac0|Mux0~10_combout ;
wire \dac0|Mux0~8_combout ;
wire \dac0|Mux0~7_combout ;
wire \dac0|Mux0~9_combout ;
wire \dac0|Mux0~6_combout ;
wire \dac0|Mux0~11_combout ;
wire \dac0|Mux0~12_combout ;
wire \dac0|Mux0~14_combout ;
wire \dac0|Selector6~1_combout ;
wire \dac0|sdata~0_combout ;
wire \dac0|sdata~1_combout ;
wire \dac0|sdata~q ;
wire \dac0|sync~9_combout ;
wire \dac0|sync~13_combout ;
wire \dac0|sync~10_combout ;
wire \dac0|sync~11_combout ;
wire \dac0|sync~12_combout ;
wire \dac0|sync~q ;
wire \ccd0|Selector1~0_combout ;
wire \ccd0|ccd_p1~1_combout ;
wire \ccd0|Selector5~3_combout ;
wire \ccd0|ccd_p1~0_combout ;
wire \ccd0|ccd_p1~2_combout ;
wire \ccd0|ccd_p1~q ;
wire \ccd0|Selector3~0_combout ;
wire \ccd0|Selector3~1_combout ;
wire \ccd0|ccd_sh~0_combout ;
wire \ccd0|ccd_sh~q ;
wire \ccd0|ccd_rs~0_combout ;
wire \ccd0|Selector0~2_combout ;
wire \ccd0|ccd_rs~1_combout ;
wire \ccd0|ccd_rs~2_combout ;
wire \ccd0|ccd_rs~3_combout ;
wire \ccd0|ccd_rs~q ;
wire \ccd0|Selector0~3_combout ;
wire \ccd0|Selector0~8_combout ;
wire \ccd0|Selector0~9_combout ;
wire \ccd0|Selector0~4_combout ;
wire \ccd0|Selector0~5_combout ;
wire \ccd0|Selector0~12_combout ;
wire \ccd0|Selector0~10_combout ;
wire \ccd0|Selector0~11_combout ;
wire \ccd0|ccd_cp~q ;
wire \step0|Add0~0_combout ;
wire \step0|mtr_cntr~3_combout ;
wire \step0|Add0~1 ;
wire \step0|Add0~2_combout ;
wire \step0|Add0~3 ;
wire \step0|Add0~4_combout ;
wire \step0|Add0~5 ;
wire \step0|Add0~6_combout ;
wire \step0|Add0~7 ;
wire \step0|Add0~8_combout ;
wire \step0|mtr_cntr~6_combout ;
wire \step0|Add0~9 ;
wire \step0|Add0~10_combout ;
wire \step0|Add0~11 ;
wire \step0|Add0~12_combout ;
wire \step0|mtr_cntr~5_combout ;
wire \step0|Add0~13 ;
wire \step0|Add0~14_combout ;
wire \step0|mtr_cntr~4_combout ;
wire \step0|Equal0~3_combout ;
wire \step0|Equal0~4_combout ;
wire \step0|Add0~15 ;
wire \step0|Add0~16_combout ;
wire \step0|mtr_cntr~2_combout ;
wire \step0|Add0~17 ;
wire \step0|Add0~18_combout ;
wire \step0|mtr_cntr~1_combout ;
wire \step0|Add0~19 ;
wire \step0|Add0~20_combout ;
wire \step0|mtr_cntr~0_combout ;
wire \step0|Add0~21 ;
wire \step0|Add0~22_combout ;
wire \step0|Equal0~0_combout ;
wire \step0|Add0~23 ;
wire \step0|Add0~24_combout ;
wire \step0|Add0~25 ;
wire \step0|Add0~26_combout ;
wire \step0|Add0~27 ;
wire \step0|Add0~28_combout ;
wire \step0|Add0~29 ;
wire \step0|Add0~30_combout ;
wire \step0|Add0~31 ;
wire \step0|Add0~32_combout ;
wire \step0|Add0~33 ;
wire \step0|Add0~34_combout ;
wire \step0|Add0~35 ;
wire \step0|Add0~36_combout ;
wire \step0|Equal0~1_combout ;
wire \step0|Equal0~2_combout ;
wire \step0|Equal0~5_combout ;
wire \step0|mtr_step~0_combout ;
wire \step0|mtr_step~q ;
wire [4:0] \dac0|bit_cntr ;
wire [4:0] \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [255:0] \cont0|control_reg ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [5:0] \cont0|byte_cntr ;
wire [23:0] \dac0|dac_gain ;
wire [7:0] \ccd0|timings_cntr ;
wire [7:0] \dac0|dac_state ;
wire [23:0] \dac0|dac_offset ;
wire [15:0] \dac0|this_prev_offset ;
wire [15:0] \dac0|this_offset ;
wire [15:0] \dac0|this_prev_gain ;
wire [15:0] \dac0|this_gain ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g ;
wire [13:0] \ccd0|pixel_cntr ;
wire [18:0] \step0|mtr_cntr ;
wire [4:0] \dac0|clk_2MHz_cntr ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b ;
wire [14:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [7:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b ;
wire [7:0] \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o ;
wire [7:0] \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o ;
wire [3:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a ;
wire [7:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a ;
wire [2:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b ;
wire [8:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b ;
wire [2:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a ;

wire [4:0] \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15_PORTBDATAOUT_bus ;
wire [0:0] \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7_PORTBDATAOUT_bus ;

assign \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15_PORTBDATAOUT_bus [0];

assign \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7~portbdataout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \led_pwm~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_pwm),
	.obar());
// synopsys translate_off
defparam \led_pwm~output .bus_hold = "false";
defparam \led_pwm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \adc_cs~output (
	.i(\ccd0|adc_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_cs),
	.obar());
// synopsys translate_off
defparam \adc_cs~output .bus_hold = "false";
defparam \adc_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \adc_sclk~output (
	.i(\ccd0|adc_sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_sclk),
	.obar());
// synopsys translate_off
defparam \adc_sclk~output .bus_hold = "false";
defparam \adc_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \dac_sclk~output (
	.i(\dac0|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_sclk),
	.obar());
// synopsys translate_off
defparam \dac_sclk~output .bus_hold = "false";
defparam \dac_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \dac_sdin~output (
	.i(\dac0|sdata~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_sdin),
	.obar());
// synopsys translate_off
defparam \dac_sdin~output .bus_hold = "false";
defparam \dac_sdin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \dac_sync~output (
	.i(\dac0|sync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_sync),
	.obar());
// synopsys translate_off
defparam \dac_sync~output .bus_hold = "false";
defparam \dac_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ccd_p1~output (
	.i(\ccd0|ccd_p1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ccd_p1),
	.obar());
// synopsys translate_off
defparam \ccd_p1~output .bus_hold = "false";
defparam \ccd_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ccd_p2~output (
	.i(!\ccd0|ccd_p1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ccd_p2),
	.obar());
// synopsys translate_off
defparam \ccd_p2~output .bus_hold = "false";
defparam \ccd_p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \ccd_sh~output (
	.i(\ccd0|ccd_sh~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ccd_sh),
	.obar());
// synopsys translate_off
defparam \ccd_sh~output .bus_hold = "false";
defparam \ccd_sh~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ccd_rs~output (
	.i(\ccd0|ccd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ccd_rs),
	.obar());
// synopsys translate_off
defparam \ccd_rs~output .bus_hold = "false";
defparam \ccd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ccd_cp~output (
	.i(\ccd0|ccd_cp~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ccd_cp),
	.obar());
// synopsys translate_off
defparam \ccd_cp~output .bus_hold = "false";
defparam \ccd_cp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \mtr_nen~output (
	.i(!\cont0|control_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_nen),
	.obar());
// synopsys translate_off
defparam \mtr_nen~output .bus_hold = "false";
defparam \mtr_nen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \mtr_step~output (
	.i(\step0|mtr_step~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_step),
	.obar());
// synopsys translate_off
defparam \mtr_step~output .bus_hold = "false";
defparam \mtr_step~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \mtr_nrst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_nrst),
	.obar());
// synopsys translate_off
defparam \mtr_nrst~output .bus_hold = "false";
defparam \mtr_nrst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \mtr_slp~output (
	.i(\cont0|control_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_slp),
	.obar());
// synopsys translate_off
defparam \mtr_slp~output .bus_hold = "false";
defparam \mtr_slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \mtr_decay~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_decay),
	.obar());
// synopsys translate_off
defparam \mtr_decay~output .bus_hold = "false";
defparam \mtr_decay~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \mtr_dir~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_dir),
	.obar());
// synopsys translate_off
defparam \mtr_dir~output .bus_hold = "false";
defparam \mtr_dir~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \mtr_m[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_m[0]),
	.obar());
// synopsys translate_off
defparam \mtr_m[0]~output .bus_hold = "false";
defparam \mtr_m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \mtr_m[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_m[1]),
	.obar());
// synopsys translate_off
defparam \mtr_m[1]~output .bus_hold = "false";
defparam \mtr_m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \mtr_m[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mtr_m[2]),
	.obar());
// synopsys translate_off
defparam \mtr_m[2]~output .bus_hold = "false";
defparam \mtr_m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \ft_wr~output (
	.i(!\ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_wr),
	.obar());
// synopsys translate_off
defparam \ft_wr~output .bus_hold = "false";
defparam \ft_wr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ft_rd~output (
	.i(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_rd),
	.obar());
// synopsys translate_off
defparam \ft_rd~output .bus_hold = "false";
defparam \ft_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \ft_oe~output (
	.i(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_oe),
	.obar());
// synopsys translate_off
defparam \ft_oe~output .bus_hold = "false";
defparam \ft_oe~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \ft_siwu~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_siwu),
	.obar());
// synopsys translate_off
defparam \ft_siwu~output .bus_hold = "false";
defparam \ft_siwu~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \ft_pwrsav~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_pwrsav),
	.obar());
// synopsys translate_off
defparam \ft_pwrsav~output .bus_hold = "false";
defparam \ft_pwrsav~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \ft_nrst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_nrst),
	.obar());
// synopsys translate_off
defparam \ft_nrst~output .bus_hold = "false";
defparam \ft_nrst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \led[0]~output (
	.i(\cont0|control_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \led[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \ft_bus[0]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [0]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[0]),
	.obar());
// synopsys translate_off
defparam \ft_bus[0]~output .bus_hold = "false";
defparam \ft_bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \ft_bus[1]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [1]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[1]),
	.obar());
// synopsys translate_off
defparam \ft_bus[1]~output .bus_hold = "false";
defparam \ft_bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \ft_bus[2]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [2]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[2]),
	.obar());
// synopsys translate_off
defparam \ft_bus[2]~output .bus_hold = "false";
defparam \ft_bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \ft_bus[3]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [3]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[3]),
	.obar());
// synopsys translate_off
defparam \ft_bus[3]~output .bus_hold = "false";
defparam \ft_bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \ft_bus[4]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [4]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[4]),
	.obar());
// synopsys translate_off
defparam \ft_bus[4]~output .bus_hold = "false";
defparam \ft_bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \ft_bus[5]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [5]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[5]),
	.obar());
// synopsys translate_off
defparam \ft_bus[5]~output .bus_hold = "false";
defparam \ft_bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \ft_bus[6]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [6]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[6]),
	.obar());
// synopsys translate_off
defparam \ft_bus[6]~output .bus_hold = "false";
defparam \ft_bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \ft_bus[7]~output (
	.i(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [7]),
	.oe(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ft_bus[7]),
	.obar());
// synopsys translate_off
defparam \ft_bus[7]~output .bus_hold = "false";
defparam \ft_bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \ft_clk~input (
	.i(ft_clk),
	.ibar(gnd),
	.o(\ft_clk~input_o ));
// synopsys translate_off
defparam \ft_clk~input .bus_hold = "false";
defparam \ft_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \ft_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ft_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ft_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ft_clk~inputclkctrl .clock_type = "global clock";
defparam \ft_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0003;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .lut_mask = 16'h5AF0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (((!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .lut_mask = 16'hB4F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0100;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h0800;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [4])))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h0001;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h0004;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h5455;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \ft_txe~input (
	.i(ft_txe),
	.ibar(gnd),
	.o(\ft_txe~input_o ));
// synopsys translate_off
defparam \ft_txe~input .bus_hold = "false";
defparam \ft_txe~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_txe~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \ft_rxf~input (
	.i(ft_rxf),
	.ibar(gnd),
	.o(\ft_rxf~input_o ));
// synopsys translate_off
defparam \ft_rxf~input .bus_hold = "false";
defparam \ft_rxf~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|always0~1 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|always0~1_combout  = (\ft0|usb_ft232h_fifo_int|receive~q  & (!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q  & !\ft_rxf~input_o ))

	.dataa(\ft0|usb_ft232h_fifo_int|receive~q ),
	.datab(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.datac(\ft_rxf~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|always0~1 .lut_mask = 16'h0202;
defparam \ft0|usb_ft232h_fifo_int|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0_combout  = ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ) # ((\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q  & \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ))) # 
// (!\ft0|usb_ft232h_fifo_int|always0~1_combout )

	.dataa(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.datab(\ft0|usb_ft232h_fifo_int|always0~1_combout ),
	.datac(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0 .lut_mask = 16'hFFB3;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid~combout  = (!\ft_rxf~input_o  & !\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q )

	.dataa(\ft_rxf~input_o ),
	.datab(gnd),
	.datac(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid .lut_mask = 16'h0505;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|usb_datavalid~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_100M~input (
	.i(clk_100M),
	.ibar(gnd),
	.o(\clk_100M~input_o ));
// synopsys translate_off
defparam \clk_100M~input .bus_hold = "false";
defparam \clk_100M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_100M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_100M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_100M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_100M~inputclkctrl .clock_type = "global clock";
defparam \clk_100M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout  = (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .lut_mask = 16'h0FFF;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout  & !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1 .lut_mask = 16'hF0D2;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q )

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h3C3C;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0] 
// & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h4182;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .lut_mask = 16'hF0B4;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g 
// [1]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8008;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1])))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hA00A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h335F;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \cont0|byte_cntr[0]~6 (
// Equation(s):
// \cont0|byte_cntr[0]~6_combout  = \cont0|byte_cntr [0] $ (VCC)
// \cont0|byte_cntr[0]~7  = CARRY(\cont0|byte_cntr [0])

	.dataa(gnd),
	.datab(\cont0|byte_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cont0|byte_cntr[0]~6_combout ),
	.cout(\cont0|byte_cntr[0]~7 ));
// synopsys translate_off
defparam \cont0|byte_cntr[0]~6 .lut_mask = 16'h33CC;
defparam \cont0|byte_cntr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \cont0|state.00000010 (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|state.00000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|state.00000010 .is_wysiwyg = "true";
defparam \cont0|state.00000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cont0|state.00000100~feeder (
// Equation(s):
// \cont0|state.00000100~feeder_combout  = \cont0|state.00000010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|state.00000010~q ),
	.cin(gnd),
	.combout(\cont0|state.00000100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|state.00000100~feeder .lut_mask = 16'hFF00;
defparam \cont0|state.00000100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \cont0|state.00000100 (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|state.00000100~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|state.00000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|state.00000100 .is_wysiwyg = "true";
defparam \cont0|state.00000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q )

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1 .lut_mask = 16'hF3F3;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ) # (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ) # 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .lut_mask = 16'hFFFB;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1_combout  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~1_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2 .lut_mask = 16'hE1F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ) # ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ) # 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .lut_mask = 16'hFFFC;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1 .lut_mask = 16'hB4F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ) # ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ) # 
// ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ) # (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .lut_mask = 16'hFFFE;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1 .lut_mask = 16'hE1F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ) # ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ) # 
// ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .lut_mask = 16'hFEFF;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1 .lut_mask = 16'hE1F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7])

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h55AA;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0002;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .lut_mask = 16'hB4F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  $ (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .lut_mask = 16'hE1F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8])

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h55AA;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[7] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h9966;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'hA55A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8])))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[5] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h33CC;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[4] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'hA55A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'hC33C;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'hA55A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'hC33C;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [0]) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [0]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [0]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [1] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [1] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [1] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [1]) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [1]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h004D;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [2] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [2] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [2] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [2]) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [2]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [3] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [3] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [3] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [3]) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [3]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [4] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [4] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [4] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [4]) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [4]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ) # (GND))))) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5] & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout  & VCC)) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5] & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ))))
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5] & ((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5]))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5] & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [5]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h692B;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout  = ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [6] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [6] $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 )))) # (GND)
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~13  = CARRY((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [6] & ((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 ) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [6]))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [6] & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [6] & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [6]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~11 ),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.cout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12 .lut_mask = 16'h962B;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~13  $ 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [7]))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe11a [7]),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe11a [7]),
	.cin(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~13 ),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14 .lut_mask = 16'h3CC3;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \cont0|Selector1~3 (
// Equation(s):
// \cont0|Selector1~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ) # ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ) # (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\cont0|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Selector1~3 .lut_mask = 16'hFFFA;
defparam \cont0|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \cont0|state.00000000~0 (
// Equation(s):
// \cont0|state.00000000~0_combout  = (\cont0|state.00000000~q ) # ((!\cont0|state.00000001~q  & \cont0|Selector1~3_combout ))

	.dataa(\cont0|state.00000001~q ),
	.datab(\cont0|state.00000000~q ),
	.datac(gnd),
	.datad(\cont0|Selector1~3_combout ),
	.cin(gnd),
	.combout(\cont0|state.00000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|state.00000000~0 .lut_mask = 16'hDDCC;
defparam \cont0|state.00000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \cont0|state.00000000~1 (
// Equation(s):
// \cont0|state.00000000~1_combout  = (!\cont0|state.00000100~q  & ((\cont0|Selector2~0_combout ) # ((\cont0|state.00000010~q ) # (\cont0|state.00000000~0_combout ))))

	.dataa(\cont0|Selector2~0_combout ),
	.datab(\cont0|state.00000010~q ),
	.datac(\cont0|state.00000100~q ),
	.datad(\cont0|state.00000000~0_combout ),
	.cin(gnd),
	.combout(\cont0|state.00000000~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|state.00000000~1 .lut_mask = 16'h0F0E;
defparam \cont0|state.00000000~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \cont0|state.00000000 (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|state.00000000~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|state.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|state.00000000 .is_wysiwyg = "true";
defparam \cont0|state.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \cont0|byte_cntr[2]~10 (
// Equation(s):
// \cont0|byte_cntr[2]~10_combout  = (\cont0|byte_cntr [2] & (\cont0|byte_cntr[1]~9  $ (GND))) # (!\cont0|byte_cntr [2] & (!\cont0|byte_cntr[1]~9  & VCC))
// \cont0|byte_cntr[2]~11  = CARRY((\cont0|byte_cntr [2] & !\cont0|byte_cntr[1]~9 ))

	.dataa(\cont0|byte_cntr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cont0|byte_cntr[1]~9 ),
	.combout(\cont0|byte_cntr[2]~10_combout ),
	.cout(\cont0|byte_cntr[2]~11 ));
// synopsys translate_off
defparam \cont0|byte_cntr[2]~10 .lut_mask = 16'hA50A;
defparam \cont0|byte_cntr[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \cont0|byte_cntr[3]~12 (
// Equation(s):
// \cont0|byte_cntr[3]~12_combout  = (\cont0|byte_cntr [3] & (!\cont0|byte_cntr[2]~11 )) # (!\cont0|byte_cntr [3] & ((\cont0|byte_cntr[2]~11 ) # (GND)))
// \cont0|byte_cntr[3]~13  = CARRY((!\cont0|byte_cntr[2]~11 ) # (!\cont0|byte_cntr [3]))

	.dataa(gnd),
	.datab(\cont0|byte_cntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cont0|byte_cntr[2]~11 ),
	.combout(\cont0|byte_cntr[3]~12_combout ),
	.cout(\cont0|byte_cntr[3]~13 ));
// synopsys translate_off
defparam \cont0|byte_cntr[3]~12 .lut_mask = 16'h3C3F;
defparam \cont0|byte_cntr[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \cont0|byte_cntr[3] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[3] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \cont0|byte_cntr[4]~14 (
// Equation(s):
// \cont0|byte_cntr[4]~14_combout  = (\cont0|byte_cntr [4] & (\cont0|byte_cntr[3]~13  $ (GND))) # (!\cont0|byte_cntr [4] & (!\cont0|byte_cntr[3]~13  & VCC))
// \cont0|byte_cntr[4]~15  = CARRY((\cont0|byte_cntr [4] & !\cont0|byte_cntr[3]~13 ))

	.dataa(\cont0|byte_cntr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cont0|byte_cntr[3]~13 ),
	.combout(\cont0|byte_cntr[4]~14_combout ),
	.cout(\cont0|byte_cntr[4]~15 ));
// synopsys translate_off
defparam \cont0|byte_cntr[4]~14 .lut_mask = 16'hA50A;
defparam \cont0|byte_cntr[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \cont0|byte_cntr[4] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[4] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \cont0|byte_cntr[5]~16 (
// Equation(s):
// \cont0|byte_cntr[5]~16_combout  = \cont0|byte_cntr[4]~15  $ (\cont0|byte_cntr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|byte_cntr [5]),
	.cin(\cont0|byte_cntr[4]~15 ),
	.combout(\cont0|byte_cntr[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|byte_cntr[5]~16 .lut_mask = 16'h0FF0;
defparam \cont0|byte_cntr[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \cont0|byte_cntr[5] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[5] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \cont0|Selector1~0 (
// Equation(s):
// \cont0|Selector1~0_combout  = (\cont0|state.00000001~q  & (((\cont0|byte_cntr [5]) # (!\cont0|byte_cntr [4])) # (!\cont0|Equal0~0_combout )))

	.dataa(\cont0|Equal0~0_combout ),
	.datab(\cont0|byte_cntr [5]),
	.datac(\cont0|byte_cntr [4]),
	.datad(\cont0|state.00000001~q ),
	.cin(gnd),
	.combout(\cont0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Selector1~0 .lut_mask = 16'hDF00;
defparam \cont0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \cont0|Selector1~1 (
// Equation(s):
// \cont0|Selector1~1_combout  = (\cont0|Selector1~0_combout ) # ((!\cont0|state.00000000~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\cont0|state.00000000~q ),
	.datac(\cont0|Selector1~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\cont0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Selector1~1 .lut_mask = 16'hF3F0;
defparam \cont0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \cont0|Selector1~2 (
// Equation(s):
// \cont0|Selector1~2_combout  = (\cont0|Selector1~1_combout ) # ((!\cont0|state.00000000~q  & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ) # (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ))))

	.dataa(\cont0|Selector1~1_combout ),
	.datab(\cont0|state.00000000~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\cont0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Selector1~2 .lut_mask = 16'hBBBA;
defparam \cont0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \cont0|state.00000001 (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|state.00000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|state.00000001 .is_wysiwyg = "true";
defparam \cont0|state.00000001 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \cont0|byte_cntr[0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[0] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \cont0|byte_cntr[1]~8 (
// Equation(s):
// \cont0|byte_cntr[1]~8_combout  = (\cont0|byte_cntr [1] & (!\cont0|byte_cntr[0]~7 )) # (!\cont0|byte_cntr [1] & ((\cont0|byte_cntr[0]~7 ) # (GND)))
// \cont0|byte_cntr[1]~9  = CARRY((!\cont0|byte_cntr[0]~7 ) # (!\cont0|byte_cntr [1]))

	.dataa(gnd),
	.datab(\cont0|byte_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cont0|byte_cntr[0]~7 ),
	.combout(\cont0|byte_cntr[1]~8_combout ),
	.cout(\cont0|byte_cntr[1]~9 ));
// synopsys translate_off
defparam \cont0|byte_cntr[1]~8 .lut_mask = 16'h3C3F;
defparam \cont0|byte_cntr[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \cont0|byte_cntr[1] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[1] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \cont0|byte_cntr[2] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|byte_cntr[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cont0|state.00000001~q ),
	.sload(gnd),
	.ena(\cont0|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|byte_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|byte_cntr[2] .is_wysiwyg = "true";
defparam \cont0|byte_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \cont0|Equal0~0 (
// Equation(s):
// \cont0|Equal0~0_combout  = (\cont0|byte_cntr [2] & (\cont0|byte_cntr [1] & (\cont0|byte_cntr [0] & \cont0|byte_cntr [3])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|byte_cntr [1]),
	.datac(\cont0|byte_cntr [0]),
	.datad(\cont0|byte_cntr [3]),
	.cin(gnd),
	.combout(\cont0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Equal0~0 .lut_mask = 16'h8000;
defparam \cont0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \cont0|Selector2~0 (
// Equation(s):
// \cont0|Selector2~0_combout  = (\cont0|Equal0~0_combout  & (!\cont0|byte_cntr [5] & (\cont0|byte_cntr [4] & \cont0|state.00000001~q )))

	.dataa(\cont0|Equal0~0_combout ),
	.datab(\cont0|byte_cntr [5]),
	.datac(\cont0|byte_cntr [4]),
	.datad(\cont0|state.00000001~q ),
	.cin(gnd),
	.combout(\cont0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Selector2~0 .lut_mask = 16'h2000;
defparam \cont0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \cont0|usb_rd_valid~0 (
// Equation(s):
// \cont0|usb_rd_valid~0_combout  = (\cont0|state.00000000~q  & (!\cont0|Selector2~0_combout  & (\cont0|usb_rd_valid~q ))) # (!\cont0|state.00000000~q  & (((\cont0|usb_rd_valid~q ) # (\cont0|Selector1~3_combout ))))

	.dataa(\cont0|Selector2~0_combout ),
	.datab(\cont0|state.00000000~q ),
	.datac(\cont0|usb_rd_valid~q ),
	.datad(\cont0|Selector1~3_combout ),
	.cin(gnd),
	.combout(\cont0|usb_rd_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|usb_rd_valid~0 .lut_mask = 16'h7370;
defparam \cont0|usb_rd_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \cont0|usb_rd_valid (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|usb_rd_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|usb_rd_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|usb_rd_valid .is_wysiwyg = "true";
defparam \cont0|usb_rd_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  & 
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout )

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'hCC00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h535F;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\cont0|usb_rd_valid~q  & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\cont0|usb_rd_valid~q ),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC88;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .lut_mask = 16'hF0D2;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2] $ 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h5AA5;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0200;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .lut_mask = 16'h7878;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h2184;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))) # 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hB830;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h9009;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'hACA0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  $ 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8920;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q  & (!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q  & 
// ((!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ))))

	.dataa(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datac(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h020A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h4000;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q )

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .lut_mask = 16'h5A5A;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & 
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .lut_mask = 16'h5AF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0] $ 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6699;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0040;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  $ (((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & 
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .lut_mask = 16'h5AF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7])))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0660;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h0660;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q )))) # (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ))))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8241;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  & 
// (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hC000;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ) # 
// ((\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & 
// !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'hFF08;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout  = (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )

	.dataa(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull .lut_mask = 16'hAA00;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder .lut_mask = 16'hFF00;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout  = (!\ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q  & (!\ft_txe~input_o  & (\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q  & \ft0|usb_ft232h_fifo_int|send~q )))

	.dataa(\ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q ),
	.datab(\ft_txe~input_o ),
	.datac(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|valid_reg~q ),
	.datad(\ft0|usb_ft232h_fifo_int|send~q ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0 .lut_mask = 16'h1000;
defparam \ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|send~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|send~0_combout  = (\ft_rxf~input_o ) # ((\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ) # ((\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ) # (\ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout )))

	.dataa(\ft_rxf~input_o ),
	.datab(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.datac(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ),
	.datad(\ft0|usb_ft232h_fifo_int|tx_inst|usb_wr_n_o~0_combout ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|send~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|send~0 .lut_mask = 16'hFFFE;
defparam \ft0|usb_ft232h_fifo_int|send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|receive~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|receive~0_combout  = (\ft0|usb_ft232h_fifo_int|always0~2_combout  & ((\ft0|usb_ft232h_fifo_int|receive~q ) # (!\ft0|usb_ft232h_fifo_int|send~0_combout )))

	.dataa(\ft0|usb_ft232h_fifo_int|always0~2_combout ),
	.datab(\ft0|usb_ft232h_fifo_int|send~0_combout ),
	.datac(\ft0|usb_ft232h_fifo_int|receive~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|receive~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|receive~0 .lut_mask = 16'hA2A2;
defparam \ft0|usb_ft232h_fifo_int|receive~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \ft0|usb_ft232h_fifo_int|receive (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|receive~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|receive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|receive .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|receive .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|always1~4 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|always1~4_combout  = ((\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ) # ((\ft_rxf~input_o ) # (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ))) # (!\ft0|usb_ft232h_fifo_int|receive~q )

	.dataa(\ft0|usb_ft232h_fifo_int|receive~q ),
	.datab(\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.datac(\ft_rxf~input_o ),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|always1~4 .lut_mask = 16'hFFFD;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|always1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0002;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0200;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q )

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .lut_mask = 16'h5A5A;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .lut_mask = 16'h3CF0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  & 
// !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0022;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[13] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[13] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [11] & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [13])))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [13]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h0001;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h3300;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q  $ 
// (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[14] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[14] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [14] & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [8])))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [14]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0002;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h0100;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ) # ((!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout )))) # 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'hA3F3;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|always0~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|always0~0_combout  = (\ft_txe~input_o ) # ((!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg~q  & 
// !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\ft_txe~input_o ),
	.datac(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_datavalid_reg~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|always0~0 .lut_mask = 16'hCCCD;
defparam \ft0|usb_ft232h_fifo_int|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|always0~2 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|always0~2_combout  = ((\ft0|usb_ft232h_fifo_int|always0~1_combout ) # ((\ft0|usb_ft232h_fifo_int|always0~0_combout ) # (!\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ))) # (!\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q )

	.dataa(\ft0|usb_ft232h_fifo_int|rx_inst|usb_oe_n_o~q ),
	.datab(\ft0|usb_ft232h_fifo_int|always0~1_combout ),
	.datac(\ft0|usb_ft232h_fifo_int|rx_inst|usb_rd_n_o~q ),
	.datad(\ft0|usb_ft232h_fifo_int|always0~0_combout ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|always0~2 .lut_mask = 16'hFFDF;
defparam \ft0|usb_ft232h_fifo_int|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|send~1 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|send~1_combout  = ((\ft0|usb_ft232h_fifo_int|send~0_combout  & \ft0|usb_ft232h_fifo_int|send~q )) # (!\ft0|usb_ft232h_fifo_int|always0~2_combout )

	.dataa(\ft0|usb_ft232h_fifo_int|always0~2_combout ),
	.datab(\ft0|usb_ft232h_fifo_int|send~0_combout ),
	.datac(\ft0|usb_ft232h_fifo_int|send~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|send~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|send~1 .lut_mask = 16'hD5D5;
defparam \ft0|usb_ft232h_fifo_int|send~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \ft0|usb_ft232h_fifo_int|send (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|send~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|send .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|send .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout  = (!\ft_txe~input_o  & (!\ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q  & \ft0|usb_ft232h_fifo_int|send~q ))

	.dataa(gnd),
	.datab(\ft_txe~input_o ),
	.datac(\ft0|usb_ft232h_fifo_int|tx_inst|usb_txe_n_reg~q ),
	.datad(\ft0|usb_ft232h_fifo_int|send~q ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0 .lut_mask = 16'h0300;
defparam \ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|tx_inst|always1~0 (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|tx_inst|always1~0_combout  = (\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout  & ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|tx_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|always1~0 .lut_mask = 16'hA8A8;
defparam \ft0|usb_ft232h_fifo_int|tx_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o (
	.clk(!\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|tx_inst|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q  & ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\ft0|usb_ft232h_fifo_int|tx_inst|fifo_rdreq_o~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0C0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ (((!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .lut_mask = 16'hE1F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF000;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12 .lut_mask = 16'h9669;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q  $ 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'hC33C;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[3] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[3] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0] $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1] $ 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2] $ (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [3])))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [3]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h3C3C;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0200;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q )

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .lut_mask = 16'h5A5A;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .lut_mask = 16'h3CF0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .lut_mask = 16'hD2F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 .lut_mask = 16'hF078;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q  $ (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0 .lut_mask = 16'h3CF0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q  & 
// (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  & !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h0011;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q  $ 
// (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q  & 
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0 .lut_mask = 16'h78F0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13 (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13 .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q  $ (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13 .lut_mask = 16'h0FF0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q  $ 
// (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ))))) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]))))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a13~q ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a14~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0 .lut_mask = 16'h74B8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder_combout  = \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout  = !\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .lut_mask = 16'h00FF;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_first_bit_number = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_first_bit_number = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8~portbdataout ))) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0~portbdataout ))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0~portbdataout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a8~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0 .lut_mask = 16'hE4E4;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_first_bit_number = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_first_bit_number = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_first_bit_number = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_first_bit_number = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9~portbdataout )) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1~portbdataout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a9~portbdataout ),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a1~portbdataout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1 .lut_mask = 16'hAFA0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_first_bit_number = 2;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_first_bit_number = 2;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_first_bit_number = 2;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_first_bit_number = 2;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10~portbdataout ))) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2~portbdataout ))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a2~portbdataout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a10~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2 .lut_mask = 16'hE2E2;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_first_bit_number = 3;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_first_bit_number = 3;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_first_bit_number = 3;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_first_bit_number = 3;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11~portbdataout )) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3~portbdataout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a11~portbdataout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a3~portbdataout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3 .lut_mask = 16'hACAC;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_first_bit_number = 4;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_first_bit_number = 4;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_first_bit_number = 4;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_first_bit_number = 4;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12~portbdataout )) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4~portbdataout )))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a12~portbdataout ),
	.datab(gnd),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a4~portbdataout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4 .lut_mask = 16'hAFA0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_first_bit_number = 5;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_first_bit_number = 5;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_first_bit_number = 5;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_first_bit_number = 5;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13~portbdataout ))) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5~portbdataout ))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a5~portbdataout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a13~portbdataout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5 .lut_mask = 16'hFC0C;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N15
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_first_bit_number = 6;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_first_bit_number = 6;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_first_bit_number = 6;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_first_bit_number = 6;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14~portbdataout ))) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6~portbdataout ))

	.dataa(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a6~portbdataout ),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a14~portbdataout ),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6 .lut_mask = 16'hCACA;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_first_bit_number = 7;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_first_bit_number = 7;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(gnd),
	.clk1(\ft_clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a12~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a11~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .logical_ram_name = "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .operation_mode = "dual_port";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_address_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_data_out_clear = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_data_out_clock = "none";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_first_bit_number = 7;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_address_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_address_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_address_width = 13;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_data_width = 1;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_first_address = 0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_first_bit_number = 7;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_last_address = 8191;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_logical_ram_depth = 16384;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_logical_ram_width = 8;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7 (
// Equation(s):
// \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7_combout  = (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15~portbdataout )) # (!\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7~portbdataout )))

	.dataa(gnd),
	.datab(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a15~portbdataout ),
	.datad(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a7~portbdataout ),
	.cin(gnd),
	.combout(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7 .lut_mask = 16'hF3C0;
defparam \ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N3
dffeas \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|ft_txfifo_inst|dcfifo_component|auto_generated|fifo_ram|mux11|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft0|usb_ft232h_fifo_int|tx_inst|dest_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|tx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_80_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_80_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_100M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_80_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_80_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 8;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .m = 32;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 195;
defparam \pll_80_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_80_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \ccd0|clk_timings~0 (
// Equation(s):
// \ccd0|clk_timings~0_combout  = !\ccd0|clk_timings~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|clk_timings~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ccd0|clk_timings~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|clk_timings~0 .lut_mask = 16'h0F0F;
defparam \ccd0|clk_timings~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \ccd0|clk_timings (
	.clk(\pll_80_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ccd0|clk_timings~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|clk_timings~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|clk_timings .is_wysiwyg = "true";
defparam \ccd0|clk_timings .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \ccd0|clk_timings~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ccd0|clk_timings~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ccd0|clk_timings~clkctrl_outclk ));
// synopsys translate_off
defparam \ccd0|clk_timings~clkctrl .clock_type = "global clock";
defparam \ccd0|clk_timings~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \ccd0|Add2~4 (
// Equation(s):
// \ccd0|Add2~4_combout  = (\ccd0|timings_cntr [2] & (!\ccd0|Add2~3  & VCC)) # (!\ccd0|timings_cntr [2] & (\ccd0|Add2~3  $ (GND)))
// \ccd0|Add2~5  = CARRY((!\ccd0|timings_cntr [2] & !\ccd0|Add2~3 ))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~3 ),
	.combout(\ccd0|Add2~4_combout ),
	.cout(\ccd0|Add2~5 ));
// synopsys translate_off
defparam \ccd0|Add2~4 .lut_mask = 16'h3C03;
defparam \ccd0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \ccd0|Add2~6 (
// Equation(s):
// \ccd0|Add2~6_combout  = (\ccd0|timings_cntr [3] & (!\ccd0|Add2~5 )) # (!\ccd0|timings_cntr [3] & ((\ccd0|Add2~5 ) # (GND)))
// \ccd0|Add2~7  = CARRY((!\ccd0|Add2~5 ) # (!\ccd0|timings_cntr [3]))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~5 ),
	.combout(\ccd0|Add2~6_combout ),
	.cout(\ccd0|Add2~7 ));
// synopsys translate_off
defparam \ccd0|Add2~6 .lut_mask = 16'h3C3F;
defparam \ccd0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N8
cycloneive_lcell_comb \ccd0|state~0 (
// Equation(s):
// \ccd0|state~0_combout  = (\ccd0|state~q  & \ccd0|Equal3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|state~q ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|state~0 .lut_mask = 16'hF000;
defparam \ccd0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \ft_bus[0]~input (
	.i(ft_bus[0]),
	.ibar(gnd),
	.o(\ft_bus[0]~input_o ));
// synopsys translate_off
defparam \ft_bus[0]~input .bus_hold = "false";
defparam \ft_bus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder_combout  = \ft_bus[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft_bus[0]~input_o ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder .lut_mask = 16'hFF00;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a [7] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a [7]),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 16'h0FF0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout  = !\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .lut_mask = 16'h00FF;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b[7] (
// Equation(s):
// \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b [7] = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q )

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b [7]),
	.cout());
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b[7] .lut_mask = 16'h33CC;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \ft_bus[1]~input (
	.i(ft_bus[1]),
	.ibar(gnd),
	.o(\ft_bus[1]~input_o ));
// synopsys translate_off
defparam \ft_bus[1]~input .bus_hold = "false";
defparam \ft_bus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder_combout  = \ft_bus[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft_bus[1]~input_o ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder .lut_mask = 16'hFF00;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \ft_bus[2]~input (
	.i(ft_bus[2]),
	.ibar(gnd),
	.o(\ft_bus[2]~input_o ));
// synopsys translate_off
defparam \ft_bus[2]~input .bus_hold = "false";
defparam \ft_bus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_bus[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \ft_bus[3]~input (
	.i(ft_bus[3]),
	.ibar(gnd),
	.o(\ft_bus[3]~input_o ));
// synopsys translate_off
defparam \ft_bus[3]~input .bus_hold = "false";
defparam \ft_bus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_bus[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \ft_bus[4]~input (
	.i(ft_bus[4]),
	.ibar(gnd),
	.o(\ft_bus[4]~input_o ));
// synopsys translate_off
defparam \ft_bus[4]~input .bus_hold = "false";
defparam \ft_bus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder (
// Equation(s):
// \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder_combout  = \ft_bus[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft_bus[4]~input_o ),
	.cin(gnd),
	.combout(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder .lut_mask = 16'hFF00;
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \ft_bus[5]~input (
	.i(ft_bus[5]),
	.ibar(gnd),
	.o(\ft_bus[5]~input_o ));
// synopsys translate_off
defparam \ft_bus[5]~input .bus_hold = "false";
defparam \ft_bus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_bus[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \ft_bus[6]~input (
	.i(ft_bus[6]),
	.ibar(gnd),
	.o(\ft_bus[6]~input_o ));
// synopsys translate_off
defparam \ft_bus[6]~input .bus_hold = "false";
defparam \ft_bus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_bus[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \ft_bus[7]~input (
	.i(ft_bus[7]),
	.ibar(gnd),
	.o(\ft_bus[7]~input_o ));
// synopsys translate_off
defparam \ft_bus[7]~input .bus_hold = "false";
defparam \ft_bus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] (
	.clk(\ft_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ft_bus[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ft0|usb_ft232h_fifo_int|rx_inst|fifo_wrfull_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] .is_wysiwyg = "true";
defparam \ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\ft_clk~inputclkctrl_outclk ),
	.clk1(\clk_100M~inputclkctrl_outclk ),
	.ena0(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [7],\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [6],
\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [5],\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [4],\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [3],
\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [2],\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [1],\ft0|usb_ft232h_fifo_int|rx_inst|pipe_inst|pipeline_generate[1].pl_step|data_o [0]}),
	.portaaddr({\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_a [7],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],
\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|ram_address_b [7],\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,
\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,
\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk0_core_clock_enable = "ena0";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|altsyncram_os61:fifo_ram|ALTSYNCRAM";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 8;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 36;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 255;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 256;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 8;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 8;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 36;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 255;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 256;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 8;
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \cont0|Decoder0~0 (
// Equation(s):
// \cont0|Decoder0~0_combout  = (\cont0|state.00000001~q  & (!\cont0|byte_cntr [5] & (!\cont0|byte_cntr [4] & !\cont0|byte_cntr [3])))

	.dataa(\cont0|state.00000001~q ),
	.datab(\cont0|byte_cntr [5]),
	.datac(\cont0|byte_cntr [4]),
	.datad(\cont0|byte_cntr [3]),
	.cin(gnd),
	.combout(\cont0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~0 .lut_mask = 16'h0002;
defparam \cont0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \cont0|Decoder0~1 (
// Equation(s):
// \cont0|Decoder0~1_combout  = (!\cont0|byte_cntr [2] & (\cont0|Decoder0~0_combout  & (!\cont0|byte_cntr [1] & !\cont0|byte_cntr [0])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|Decoder0~0_combout ),
	.datac(\cont0|byte_cntr [1]),
	.datad(\cont0|byte_cntr [0]),
	.cin(gnd),
	.combout(\cont0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~1 .lut_mask = 16'h0004;
defparam \cont0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cont0|c_temp[0][0]~0 (
// Equation(s):
// \cont0|c_temp[0][0]~0_combout  = (\cont0|Decoder0~1_combout  & (\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\cont0|Decoder0~1_combout  & ((\cont0|c_temp[0][0]~q )))

	.dataa(gnd),
	.datab(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\cont0|c_temp[0][0]~q ),
	.datad(\cont0|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\cont0|c_temp[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[0][0]~0 .lut_mask = 16'hCCF0;
defparam \cont0|c_temp[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \cont0|c_temp[0][0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[0][0] .is_wysiwyg = "true";
defparam \cont0|c_temp[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cont0|control_reg[0]~feeder (
// Equation(s):
// \cont0|control_reg[0]~feeder_combout  = \cont0|c_temp[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[0][0]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \cont0|control_reg[0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[0] .is_wysiwyg = "true";
defparam \cont0|control_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N9
dffeas \ccd0|state (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|state~0_combout ),
	.asdata(\cont0|control_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ccd0|state~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|state .is_wysiwyg = "true";
defparam \ccd0|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N14
cycloneive_lcell_comb \ccd0|pixel_cntr[13]~0 (
// Equation(s):
// \ccd0|pixel_cntr[13]~0_combout  = (\ccd0|state~q  & !\ccd0|timings_cntr[5]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|state~q ),
	.datad(\ccd0|timings_cntr[5]~1_combout ),
	.cin(gnd),
	.combout(\ccd0|pixel_cntr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|pixel_cntr[13]~0 .lut_mask = 16'h00F0;
defparam \ccd0|pixel_cntr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \ccd0|Add1~0 (
// Equation(s):
// \ccd0|Add1~0_combout  = \ccd0|pixel_cntr [0] $ (VCC)
// \ccd0|Add1~1  = CARRY(\ccd0|pixel_cntr [0])

	.dataa(\ccd0|pixel_cntr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ccd0|Add1~0_combout ),
	.cout(\ccd0|Add1~1 ));
// synopsys translate_off
defparam \ccd0|Add1~0 .lut_mask = 16'h55AA;
defparam \ccd0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \ccd0|pixel_cntr[0]~4 (
// Equation(s):
// \ccd0|pixel_cntr[0]~4_combout  = (\ccd0|pixel_cntr[13]~0_combout  & (\ccd0|Equal3~4_combout  & ((\ccd0|Add1~0_combout )))) # (!\ccd0|pixel_cntr[13]~0_combout  & (((\ccd0|pixel_cntr [0]))))

	.dataa(\ccd0|pixel_cntr[13]~0_combout ),
	.datab(\ccd0|Equal3~4_combout ),
	.datac(\ccd0|pixel_cntr [0]),
	.datad(\ccd0|Add1~0_combout ),
	.cin(gnd),
	.combout(\ccd0|pixel_cntr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|pixel_cntr[0]~4 .lut_mask = 16'hD850;
defparam \ccd0|pixel_cntr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \ccd0|pixel_cntr[0] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|pixel_cntr[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[0] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \ccd0|Add1~2 (
// Equation(s):
// \ccd0|Add1~2_combout  = (\ccd0|pixel_cntr [1] & (!\ccd0|Add1~1 )) # (!\ccd0|pixel_cntr [1] & ((\ccd0|Add1~1 ) # (GND)))
// \ccd0|Add1~3  = CARRY((!\ccd0|Add1~1 ) # (!\ccd0|pixel_cntr [1]))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~1 ),
	.combout(\ccd0|Add1~2_combout ),
	.cout(\ccd0|Add1~3 ));
// synopsys translate_off
defparam \ccd0|Add1~2 .lut_mask = 16'h3C3F;
defparam \ccd0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \ccd0|pixel_cntr[1] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[1] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \ccd0|Equal3~3 (
// Equation(s):
// \ccd0|Equal3~3_combout  = (\ccd0|pixel_cntr [0]) # (\ccd0|pixel_cntr [1])

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [0]),
	.datac(\ccd0|pixel_cntr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ccd0|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal3~3 .lut_mask = 16'hFCFC;
defparam \ccd0|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \ccd0|Add1~4 (
// Equation(s):
// \ccd0|Add1~4_combout  = (\ccd0|pixel_cntr [2] & (\ccd0|Add1~3  $ (GND))) # (!\ccd0|pixel_cntr [2] & (!\ccd0|Add1~3  & VCC))
// \ccd0|Add1~5  = CARRY((\ccd0|pixel_cntr [2] & !\ccd0|Add1~3 ))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~3 ),
	.combout(\ccd0|Add1~4_combout ),
	.cout(\ccd0|Add1~5 ));
// synopsys translate_off
defparam \ccd0|Add1~4 .lut_mask = 16'hC30C;
defparam \ccd0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \ccd0|pixel_cntr[2] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[2] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \ccd0|Add1~6 (
// Equation(s):
// \ccd0|Add1~6_combout  = (\ccd0|pixel_cntr [3] & (!\ccd0|Add1~5 )) # (!\ccd0|pixel_cntr [3] & ((\ccd0|Add1~5 ) # (GND)))
// \ccd0|Add1~7  = CARRY((!\ccd0|Add1~5 ) # (!\ccd0|pixel_cntr [3]))

	.dataa(\ccd0|pixel_cntr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~5 ),
	.combout(\ccd0|Add1~6_combout ),
	.cout(\ccd0|Add1~7 ));
// synopsys translate_off
defparam \ccd0|Add1~6 .lut_mask = 16'h5A5F;
defparam \ccd0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \ccd0|pixel_cntr[3]~3 (
// Equation(s):
// \ccd0|pixel_cntr[3]~3_combout  = (\ccd0|pixel_cntr[13]~0_combout  & (\ccd0|Equal3~4_combout  & ((\ccd0|Add1~6_combout )))) # (!\ccd0|pixel_cntr[13]~0_combout  & (((\ccd0|pixel_cntr [3]))))

	.dataa(\ccd0|pixel_cntr[13]~0_combout ),
	.datab(\ccd0|Equal3~4_combout ),
	.datac(\ccd0|pixel_cntr [3]),
	.datad(\ccd0|Add1~6_combout ),
	.cin(gnd),
	.combout(\ccd0|pixel_cntr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|pixel_cntr[3]~3 .lut_mask = 16'hD850;
defparam \ccd0|pixel_cntr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \ccd0|pixel_cntr[3] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|pixel_cntr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[3] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \ccd0|Add1~8 (
// Equation(s):
// \ccd0|Add1~8_combout  = (\ccd0|pixel_cntr [4] & (\ccd0|Add1~7  $ (GND))) # (!\ccd0|pixel_cntr [4] & (!\ccd0|Add1~7  & VCC))
// \ccd0|Add1~9  = CARRY((\ccd0|pixel_cntr [4] & !\ccd0|Add1~7 ))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~7 ),
	.combout(\ccd0|Add1~8_combout ),
	.cout(\ccd0|Add1~9 ));
// synopsys translate_off
defparam \ccd0|Add1~8 .lut_mask = 16'hC30C;
defparam \ccd0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \ccd0|pixel_cntr[4] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[4] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \ccd0|Add1~10 (
// Equation(s):
// \ccd0|Add1~10_combout  = (\ccd0|pixel_cntr [5] & (!\ccd0|Add1~9 )) # (!\ccd0|pixel_cntr [5] & ((\ccd0|Add1~9 ) # (GND)))
// \ccd0|Add1~11  = CARRY((!\ccd0|Add1~9 ) # (!\ccd0|pixel_cntr [5]))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~9 ),
	.combout(\ccd0|Add1~10_combout ),
	.cout(\ccd0|Add1~11 ));
// synopsys translate_off
defparam \ccd0|Add1~10 .lut_mask = 16'h3C3F;
defparam \ccd0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \ccd0|pixel_cntr[5]~2 (
// Equation(s):
// \ccd0|pixel_cntr[5]~2_combout  = (\ccd0|pixel_cntr[13]~0_combout  & (\ccd0|Equal3~4_combout  & ((\ccd0|Add1~10_combout )))) # (!\ccd0|pixel_cntr[13]~0_combout  & (((\ccd0|pixel_cntr [5]))))

	.dataa(\ccd0|pixel_cntr[13]~0_combout ),
	.datab(\ccd0|Equal3~4_combout ),
	.datac(\ccd0|pixel_cntr [5]),
	.datad(\ccd0|Add1~10_combout ),
	.cin(gnd),
	.combout(\ccd0|pixel_cntr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|pixel_cntr[5]~2 .lut_mask = 16'hD850;
defparam \ccd0|pixel_cntr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N3
dffeas \ccd0|pixel_cntr[5] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|pixel_cntr[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[5] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \ccd0|Add1~12 (
// Equation(s):
// \ccd0|Add1~12_combout  = (\ccd0|pixel_cntr [6] & (\ccd0|Add1~11  $ (GND))) # (!\ccd0|pixel_cntr [6] & (!\ccd0|Add1~11  & VCC))
// \ccd0|Add1~13  = CARRY((\ccd0|pixel_cntr [6] & !\ccd0|Add1~11 ))

	.dataa(\ccd0|pixel_cntr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~11 ),
	.combout(\ccd0|Add1~12_combout ),
	.cout(\ccd0|Add1~13 ));
// synopsys translate_off
defparam \ccd0|Add1~12 .lut_mask = 16'hA50A;
defparam \ccd0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \ccd0|pixel_cntr[6] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[6] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \ccd0|Add1~14 (
// Equation(s):
// \ccd0|Add1~14_combout  = (\ccd0|pixel_cntr [7] & (!\ccd0|Add1~13 )) # (!\ccd0|pixel_cntr [7] & ((\ccd0|Add1~13 ) # (GND)))
// \ccd0|Add1~15  = CARRY((!\ccd0|Add1~13 ) # (!\ccd0|pixel_cntr [7]))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~13 ),
	.combout(\ccd0|Add1~14_combout ),
	.cout(\ccd0|Add1~15 ));
// synopsys translate_off
defparam \ccd0|Add1~14 .lut_mask = 16'h3C3F;
defparam \ccd0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \ccd0|pixel_cntr[7] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[7] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \ccd0|Add1~16 (
// Equation(s):
// \ccd0|Add1~16_combout  = (\ccd0|pixel_cntr [8] & (\ccd0|Add1~15  $ (GND))) # (!\ccd0|pixel_cntr [8] & (!\ccd0|Add1~15  & VCC))
// \ccd0|Add1~17  = CARRY((\ccd0|pixel_cntr [8] & !\ccd0|Add1~15 ))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~15 ),
	.combout(\ccd0|Add1~16_combout ),
	.cout(\ccd0|Add1~17 ));
// synopsys translate_off
defparam \ccd0|Add1~16 .lut_mask = 16'hC30C;
defparam \ccd0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \ccd0|pixel_cntr[8] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[8] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \ccd0|Add1~18 (
// Equation(s):
// \ccd0|Add1~18_combout  = (\ccd0|pixel_cntr [9] & (!\ccd0|Add1~17 )) # (!\ccd0|pixel_cntr [9] & ((\ccd0|Add1~17 ) # (GND)))
// \ccd0|Add1~19  = CARRY((!\ccd0|Add1~17 ) # (!\ccd0|pixel_cntr [9]))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~17 ),
	.combout(\ccd0|Add1~18_combout ),
	.cout(\ccd0|Add1~19 ));
// synopsys translate_off
defparam \ccd0|Add1~18 .lut_mask = 16'h3C3F;
defparam \ccd0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \ccd0|pixel_cntr[9] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[9] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \ccd0|Equal3~1 (
// Equation(s):
// \ccd0|Equal3~1_combout  = (\ccd0|pixel_cntr [6]) # ((\ccd0|pixel_cntr [9]) # ((\ccd0|pixel_cntr [7]) # (\ccd0|pixel_cntr [8])))

	.dataa(\ccd0|pixel_cntr [6]),
	.datab(\ccd0|pixel_cntr [9]),
	.datac(\ccd0|pixel_cntr [7]),
	.datad(\ccd0|pixel_cntr [8]),
	.cin(gnd),
	.combout(\ccd0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal3~1 .lut_mask = 16'hFFFE;
defparam \ccd0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \ccd0|Add1~20 (
// Equation(s):
// \ccd0|Add1~20_combout  = (\ccd0|pixel_cntr [10] & (\ccd0|Add1~19  $ (GND))) # (!\ccd0|pixel_cntr [10] & (!\ccd0|Add1~19  & VCC))
// \ccd0|Add1~21  = CARRY((\ccd0|pixel_cntr [10] & !\ccd0|Add1~19 ))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~19 ),
	.combout(\ccd0|Add1~20_combout ),
	.cout(\ccd0|Add1~21 ));
// synopsys translate_off
defparam \ccd0|Add1~20 .lut_mask = 16'hC30C;
defparam \ccd0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \ccd0|pixel_cntr[10] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[10] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \ccd0|Add1~22 (
// Equation(s):
// \ccd0|Add1~22_combout  = (\ccd0|pixel_cntr [11] & (!\ccd0|Add1~21 )) # (!\ccd0|pixel_cntr [11] & ((\ccd0|Add1~21 ) # (GND)))
// \ccd0|Add1~23  = CARRY((!\ccd0|Add1~21 ) # (!\ccd0|pixel_cntr [11]))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~21 ),
	.combout(\ccd0|Add1~22_combout ),
	.cout(\ccd0|Add1~23 ));
// synopsys translate_off
defparam \ccd0|Add1~22 .lut_mask = 16'h3C3F;
defparam \ccd0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \ccd0|pixel_cntr[11]~1 (
// Equation(s):
// \ccd0|pixel_cntr[11]~1_combout  = (\ccd0|pixel_cntr[13]~0_combout  & (\ccd0|Equal3~4_combout  & ((\ccd0|Add1~22_combout )))) # (!\ccd0|pixel_cntr[13]~0_combout  & (((\ccd0|pixel_cntr [11]))))

	.dataa(\ccd0|pixel_cntr[13]~0_combout ),
	.datab(\ccd0|Equal3~4_combout ),
	.datac(\ccd0|pixel_cntr [11]),
	.datad(\ccd0|Add1~22_combout ),
	.cin(gnd),
	.combout(\ccd0|pixel_cntr[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|pixel_cntr[11]~1 .lut_mask = 16'hD850;
defparam \ccd0|pixel_cntr[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \ccd0|pixel_cntr[11] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|pixel_cntr[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[11] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \ccd0|Add1~24 (
// Equation(s):
// \ccd0|Add1~24_combout  = (\ccd0|pixel_cntr [12] & (\ccd0|Add1~23  $ (GND))) # (!\ccd0|pixel_cntr [12] & (!\ccd0|Add1~23  & VCC))
// \ccd0|Add1~25  = CARRY((\ccd0|pixel_cntr [12] & !\ccd0|Add1~23 ))

	.dataa(gnd),
	.datab(\ccd0|pixel_cntr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add1~23 ),
	.combout(\ccd0|Add1~24_combout ),
	.cout(\ccd0|Add1~25 ));
// synopsys translate_off
defparam \ccd0|Add1~24 .lut_mask = 16'hC30C;
defparam \ccd0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \ccd0|pixel_cntr[12] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[12] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \ccd0|Add1~26 (
// Equation(s):
// \ccd0|Add1~26_combout  = \ccd0|pixel_cntr [13] $ (\ccd0|Add1~25 )

	.dataa(\ccd0|pixel_cntr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ccd0|Add1~25 ),
	.combout(\ccd0|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Add1~26 .lut_mask = 16'h5A5A;
defparam \ccd0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \ccd0|pixel_cntr[13] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|pixel_cntr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|pixel_cntr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|pixel_cntr[13] .is_wysiwyg = "true";
defparam \ccd0|pixel_cntr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \ccd0|Equal3~0 (
// Equation(s):
// \ccd0|Equal3~0_combout  = (\ccd0|pixel_cntr [10]) # ((\ccd0|pixel_cntr [12]) # ((\ccd0|pixel_cntr [13]) # (!\ccd0|pixel_cntr [11])))

	.dataa(\ccd0|pixel_cntr [10]),
	.datab(\ccd0|pixel_cntr [12]),
	.datac(\ccd0|pixel_cntr [13]),
	.datad(\ccd0|pixel_cntr [11]),
	.cin(gnd),
	.combout(\ccd0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal3~0 .lut_mask = 16'hFEFF;
defparam \ccd0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \ccd0|Equal3~2 (
// Equation(s):
// \ccd0|Equal3~2_combout  = (((\ccd0|pixel_cntr [2]) # (\ccd0|pixel_cntr [4])) # (!\ccd0|pixel_cntr [5])) # (!\ccd0|pixel_cntr [3])

	.dataa(\ccd0|pixel_cntr [3]),
	.datab(\ccd0|pixel_cntr [5]),
	.datac(\ccd0|pixel_cntr [2]),
	.datad(\ccd0|pixel_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal3~2 .lut_mask = 16'hFFF7;
defparam \ccd0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \ccd0|Equal3~4 (
// Equation(s):
// \ccd0|Equal3~4_combout  = (\ccd0|Equal3~3_combout ) # ((\ccd0|Equal3~1_combout ) # ((\ccd0|Equal3~0_combout ) # (\ccd0|Equal3~2_combout )))

	.dataa(\ccd0|Equal3~3_combout ),
	.datab(\ccd0|Equal3~1_combout ),
	.datac(\ccd0|Equal3~0_combout ),
	.datad(\ccd0|Equal3~2_combout ),
	.cin(gnd),
	.combout(\ccd0|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal3~4 .lut_mask = 16'hFFFE;
defparam \ccd0|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \ccd0|timings_cntr~5 (
// Equation(s):
// \ccd0|timings_cntr~5_combout  = (\ccd0|timings_cntr[5]~1_combout  & (\ccd0|Add2~6_combout )) # (!\ccd0|timings_cntr[5]~1_combout  & ((\ccd0|Equal3~4_combout )))

	.dataa(\ccd0|Add2~6_combout ),
	.datab(gnd),
	.datac(\ccd0|timings_cntr[5]~1_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~5 .lut_mask = 16'hAFA0;
defparam \ccd0|timings_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \ccd0|timings_cntr[3] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[3] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \ccd0|Add2~8 (
// Equation(s):
// \ccd0|Add2~8_combout  = (\ccd0|timings_cntr [4] & (\ccd0|Add2~7  $ (GND))) # (!\ccd0|timings_cntr [4] & (!\ccd0|Add2~7  & VCC))
// \ccd0|Add2~9  = CARRY((\ccd0|timings_cntr [4] & !\ccd0|Add2~7 ))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~7 ),
	.combout(\ccd0|Add2~8_combout ),
	.cout(\ccd0|Add2~9 ));
// synopsys translate_off
defparam \ccd0|Add2~8 .lut_mask = 16'hC30C;
defparam \ccd0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \ccd0|timings_cntr~7 (
// Equation(s):
// \ccd0|timings_cntr~7_combout  = (\ccd0|timings_cntr[5]~1_combout  & (\ccd0|Add2~8_combout )) # (!\ccd0|timings_cntr[5]~1_combout  & ((\ccd0|Equal3~4_combout )))

	.dataa(gnd),
	.datab(\ccd0|Add2~8_combout ),
	.datac(\ccd0|timings_cntr[5]~1_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~7_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~7 .lut_mask = 16'hCFC0;
defparam \ccd0|timings_cntr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \ccd0|timings_cntr[4] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[4] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \ccd0|Add2~10 (
// Equation(s):
// \ccd0|Add2~10_combout  = (\ccd0|timings_cntr [5] & (!\ccd0|Add2~9 )) # (!\ccd0|timings_cntr [5] & ((\ccd0|Add2~9 ) # (GND)))
// \ccd0|Add2~11  = CARRY((!\ccd0|Add2~9 ) # (!\ccd0|timings_cntr [5]))

	.dataa(\ccd0|timings_cntr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~9 ),
	.combout(\ccd0|Add2~10_combout ),
	.cout(\ccd0|Add2~11 ));
// synopsys translate_off
defparam \ccd0|Add2~10 .lut_mask = 16'h5A5F;
defparam \ccd0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \ccd0|timings_cntr~4 (
// Equation(s):
// \ccd0|timings_cntr~4_combout  = (\ccd0|timings_cntr[5]~1_combout  & (\ccd0|Add2~10_combout )) # (!\ccd0|timings_cntr[5]~1_combout  & ((\ccd0|Equal3~4_combout )))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr[5]~1_combout ),
	.datac(\ccd0|Add2~10_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~4 .lut_mask = 16'hF3C0;
defparam \ccd0|timings_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \ccd0|timings_cntr[5] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[5] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \ccd0|Add2~12 (
// Equation(s):
// \ccd0|Add2~12_combout  = (\ccd0|timings_cntr [6] & (\ccd0|Add2~11  $ (GND))) # (!\ccd0|timings_cntr [6] & (!\ccd0|Add2~11  & VCC))
// \ccd0|Add2~13  = CARRY((\ccd0|timings_cntr [6] & !\ccd0|Add2~11 ))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~11 ),
	.combout(\ccd0|Add2~12_combout ),
	.cout(\ccd0|Add2~13 ));
// synopsys translate_off
defparam \ccd0|Add2~12 .lut_mask = 16'hC30C;
defparam \ccd0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \ccd0|timings_cntr~6 (
// Equation(s):
// \ccd0|timings_cntr~6_combout  = (\ccd0|timings_cntr[5]~1_combout  & (\ccd0|Add2~12_combout )) # (!\ccd0|timings_cntr[5]~1_combout  & ((\ccd0|Equal3~4_combout )))

	.dataa(gnd),
	.datab(\ccd0|Add2~12_combout ),
	.datac(\ccd0|timings_cntr[5]~1_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~6_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~6 .lut_mask = 16'hCFC0;
defparam \ccd0|timings_cntr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \ccd0|timings_cntr[6] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[6] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \ccd0|Add2~14 (
// Equation(s):
// \ccd0|Add2~14_combout  = \ccd0|timings_cntr [7] $ (\ccd0|Add2~13 )

	.dataa(\ccd0|timings_cntr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ccd0|Add2~13 ),
	.combout(\ccd0|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Add2~14 .lut_mask = 16'h5A5A;
defparam \ccd0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \ccd0|timings_cntr~8 (
// Equation(s):
// \ccd0|timings_cntr~8_combout  = (\ccd0|timings_cntr[5]~1_combout  & \ccd0|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|timings_cntr[5]~1_combout ),
	.datad(\ccd0|Add2~14_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~8_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~8 .lut_mask = 16'hF000;
defparam \ccd0|timings_cntr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \ccd0|timings_cntr[7] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[7] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N6
cycloneive_lcell_comb \ccd0|Equal1~0 (
// Equation(s):
// \ccd0|Equal1~0_combout  = (\ccd0|timings_cntr [7] & !\ccd0|timings_cntr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|timings_cntr [7]),
	.datad(\ccd0|timings_cntr [5]),
	.cin(gnd),
	.combout(\ccd0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Equal1~0 .lut_mask = 16'h00F0;
defparam \ccd0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N0
cycloneive_lcell_comb \ccd0|Selector0~6 (
// Equation(s):
// \ccd0|Selector0~6_combout  = (\ccd0|timings_cntr [1] & (\ccd0|timings_cntr [3] & (!\ccd0|timings_cntr [6] & \ccd0|timings_cntr [4])))

	.dataa(\ccd0|timings_cntr [1]),
	.datab(\ccd0|timings_cntr [3]),
	.datac(\ccd0|timings_cntr [6]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~6 .lut_mask = 16'h0800;
defparam \ccd0|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \ccd0|Add2~0 (
// Equation(s):
// \ccd0|Add2~0_combout  = \ccd0|timings_cntr [0] $ (VCC)
// \ccd0|Add2~1  = CARRY(\ccd0|timings_cntr [0])

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ccd0|Add2~0_combout ),
	.cout(\ccd0|Add2~1 ));
// synopsys translate_off
defparam \ccd0|Add2~0 .lut_mask = 16'h33CC;
defparam \ccd0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \ccd0|timings_cntr~3 (
// Equation(s):
// \ccd0|timings_cntr~3_combout  = (\ccd0|timings_cntr[5]~1_combout  & \ccd0|Add2~0_combout )

	.dataa(gnd),
	.datab(\ccd0|timings_cntr[5]~1_combout ),
	.datac(\ccd0|Add2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~3 .lut_mask = 16'hC0C0;
defparam \ccd0|timings_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \ccd0|timings_cntr[0] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[0] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \ccd0|Selector0~7 (
// Equation(s):
// \ccd0|Selector0~7_combout  = (\ccd0|Selector0~6_combout  & \ccd0|timings_cntr [0])

	.dataa(gnd),
	.datab(\ccd0|Selector0~6_combout ),
	.datac(gnd),
	.datad(\ccd0|timings_cntr [0]),
	.cin(gnd),
	.combout(\ccd0|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~7 .lut_mask = 16'hCC00;
defparam \ccd0|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N20
cycloneive_lcell_comb \ccd0|timings_cntr[5]~1 (
// Equation(s):
// \ccd0|timings_cntr[5]~1_combout  = (\ccd0|Equal3~4_combout  & (((\ccd0|timings_cntr [2]) # (!\ccd0|Selector0~7_combout )) # (!\ccd0|Equal1~0_combout )))

	.dataa(\ccd0|Equal1~0_combout ),
	.datab(\ccd0|timings_cntr [2]),
	.datac(\ccd0|Selector0~7_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr[5]~1 .lut_mask = 16'hDF00;
defparam \ccd0|timings_cntr[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \ccd0|Add2~2 (
// Equation(s):
// \ccd0|Add2~2_combout  = (\ccd0|timings_cntr [1] & (!\ccd0|Add2~1 )) # (!\ccd0|timings_cntr [1] & ((\ccd0|Add2~1 ) # (GND)))
// \ccd0|Add2~3  = CARRY((!\ccd0|Add2~1 ) # (!\ccd0|timings_cntr [1]))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ccd0|Add2~1 ),
	.combout(\ccd0|Add2~2_combout ),
	.cout(\ccd0|Add2~3 ));
// synopsys translate_off
defparam \ccd0|Add2~2 .lut_mask = 16'h3C3F;
defparam \ccd0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \ccd0|timings_cntr~2 (
// Equation(s):
// \ccd0|timings_cntr~2_combout  = (\ccd0|timings_cntr[5]~1_combout  & \ccd0|Add2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|timings_cntr[5]~1_combout ),
	.datad(\ccd0|Add2~2_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~2 .lut_mask = 16'hF000;
defparam \ccd0|timings_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \ccd0|timings_cntr[1] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[1] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \ccd0|timings_cntr~0 (
// Equation(s):
// \ccd0|timings_cntr~0_combout  = (!\ccd0|Equal3~4_combout ) # (!\ccd0|Add2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ccd0|Add2~4_combout ),
	.datad(\ccd0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\ccd0|timings_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|timings_cntr~0 .lut_mask = 16'h0FFF;
defparam \ccd0|timings_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \ccd0|timings_cntr[2] (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|timings_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ccd0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|timings_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|timings_cntr[2] .is_wysiwyg = "true";
defparam \ccd0|timings_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N16
cycloneive_lcell_comb \ccd0|Selector5~0 (
// Equation(s):
// \ccd0|Selector5~0_combout  = (\ccd0|timings_cntr [0] & (!\ccd0|timings_cntr [2] & \ccd0|timings_cntr [1])) # (!\ccd0|timings_cntr [0] & (\ccd0|timings_cntr [2] & !\ccd0|timings_cntr [1]))

	.dataa(\ccd0|timings_cntr [0]),
	.datab(\ccd0|timings_cntr [2]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ccd0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector5~0 .lut_mask = 16'h2424;
defparam \ccd0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N10
cycloneive_lcell_comb \ccd0|Selector5~1 (
// Equation(s):
// \ccd0|Selector5~1_combout  = (!\ccd0|timings_cntr [7] & (\ccd0|timings_cntr [6] & \ccd0|timings_cntr [4]))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [7]),
	.datac(\ccd0|timings_cntr [6]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector5~1 .lut_mask = 16'h3000;
defparam \ccd0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \ccd0|Selector5~2 (
// Equation(s):
// \ccd0|Selector5~2_combout  = (\ccd0|timings_cntr [5] & (\ccd0|Selector5~0_combout  & (\ccd0|Selector5~1_combout  & \ccd0|timings_cntr [3])))

	.dataa(\ccd0|timings_cntr [5]),
	.datab(\ccd0|Selector5~0_combout ),
	.datac(\ccd0|Selector5~1_combout ),
	.datad(\ccd0|timings_cntr [3]),
	.cin(gnd),
	.combout(\ccd0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector5~2 .lut_mask = 16'h8000;
defparam \ccd0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N2
cycloneive_lcell_comb \ccd0|adc_cs~0 (
// Equation(s):
// \ccd0|adc_cs~0_combout  = (\ccd0|Selector5~2_combout  & (\ccd0|timings_cntr [2])) # (!\ccd0|Selector5~2_combout  & ((\ccd0|adc_cs~q )))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [2]),
	.datac(\ccd0|adc_cs~q ),
	.datad(\ccd0|Selector5~2_combout ),
	.cin(gnd),
	.combout(\ccd0|adc_cs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|adc_cs~0 .lut_mask = 16'hCCF0;
defparam \ccd0|adc_cs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N3
dffeas \ccd0|adc_cs (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|adc_cs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|adc_cs .is_wysiwyg = "true";
defparam \ccd0|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N12
cycloneive_lcell_comb \ccd0|adc_sclk~0 (
// Equation(s):
// \ccd0|adc_sclk~0_combout  = (\ccd0|Equal1~0_combout  & ((\ccd0|timings_cntr [6] & (\ccd0|adc_sclk~q )) # (!\ccd0|timings_cntr [6] & ((!\ccd0|timings_cntr [0]))))) # (!\ccd0|Equal1~0_combout  & (((\ccd0|adc_sclk~q ))))

	.dataa(\ccd0|Equal1~0_combout ),
	.datab(\ccd0|timings_cntr [6]),
	.datac(\ccd0|adc_sclk~q ),
	.datad(\ccd0|timings_cntr [0]),
	.cin(gnd),
	.combout(\ccd0|adc_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|adc_sclk~0 .lut_mask = 16'hD0F2;
defparam \ccd0|adc_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \ccd0|adc_sclk (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|adc_sclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|adc_sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|adc_sclk .is_wysiwyg = "true";
defparam \ccd0|adc_sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \dac0|Add0~0 (
// Equation(s):
// \dac0|Add0~0_combout  = \dac0|clk_2MHz_cntr [0] $ (VCC)
// \dac0|Add0~1  = CARRY(\dac0|clk_2MHz_cntr [0])

	.dataa(\dac0|clk_2MHz_cntr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac0|Add0~0_combout ),
	.cout(\dac0|Add0~1 ));
// synopsys translate_off
defparam \dac0|Add0~0 .lut_mask = 16'h55AA;
defparam \dac0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \dac0|Add0~2 (
// Equation(s):
// \dac0|Add0~2_combout  = (\dac0|clk_2MHz_cntr [1] & (!\dac0|Add0~1 )) # (!\dac0|clk_2MHz_cntr [1] & ((\dac0|Add0~1 ) # (GND)))
// \dac0|Add0~3  = CARRY((!\dac0|Add0~1 ) # (!\dac0|clk_2MHz_cntr [1]))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~1 ),
	.combout(\dac0|Add0~2_combout ),
	.cout(\dac0|Add0~3 ));
// synopsys translate_off
defparam \dac0|Add0~2 .lut_mask = 16'h3C3F;
defparam \dac0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N3
dffeas \dac0|clk_2MHz_cntr[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[1] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \dac0|Add0~4 (
// Equation(s):
// \dac0|Add0~4_combout  = (\dac0|clk_2MHz_cntr [2] & (\dac0|Add0~3  $ (GND))) # (!\dac0|clk_2MHz_cntr [2] & (!\dac0|Add0~3  & VCC))
// \dac0|Add0~5  = CARRY((\dac0|clk_2MHz_cntr [2] & !\dac0|Add0~3 ))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~3 ),
	.combout(\dac0|Add0~4_combout ),
	.cout(\dac0|Add0~5 ));
// synopsys translate_off
defparam \dac0|Add0~4 .lut_mask = 16'hC30C;
defparam \dac0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N5
dffeas \dac0|clk_2MHz_cntr[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[2] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \dac0|Add0~6 (
// Equation(s):
// \dac0|Add0~6_combout  = (\dac0|clk_2MHz_cntr [3] & (!\dac0|Add0~5 )) # (!\dac0|clk_2MHz_cntr [3] & ((\dac0|Add0~5 ) # (GND)))
// \dac0|Add0~7  = CARRY((!\dac0|Add0~5 ) # (!\dac0|clk_2MHz_cntr [3]))

	.dataa(\dac0|clk_2MHz_cntr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~5 ),
	.combout(\dac0|Add0~6_combout ),
	.cout(\dac0|Add0~7 ));
// synopsys translate_off
defparam \dac0|Add0~6 .lut_mask = 16'h5A5F;
defparam \dac0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~1 (
// Equation(s):
// \dac0|clk_2MHz_cntr~1_combout  = (\dac0|Add0~6_combout  & ((!\dac0|clk_2MHz_cntr [4]) # (!\dac0|Equal0~0_combout )))

	.dataa(\dac0|Add0~6_combout ),
	.datab(\dac0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\dac0|clk_2MHz_cntr [4]),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~1 .lut_mask = 16'h22AA;
defparam \dac0|clk_2MHz_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \dac0|clk_2MHz_cntr[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[3] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \dac0|Add0~8 (
// Equation(s):
// \dac0|Add0~8_combout  = \dac0|Add0~7  $ (!\dac0|clk_2MHz_cntr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|clk_2MHz_cntr [4]),
	.cin(\dac0|Add0~7 ),
	.combout(\dac0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Add0~8 .lut_mask = 16'hF00F;
defparam \dac0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~0 (
// Equation(s):
// \dac0|clk_2MHz_cntr~0_combout  = (\dac0|Add0~8_combout  & ((!\dac0|Equal0~0_combout ) # (!\dac0|clk_2MHz_cntr [4])))

	.dataa(gnd),
	.datab(\dac0|Add0~8_combout ),
	.datac(\dac0|clk_2MHz_cntr [4]),
	.datad(\dac0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~0 .lut_mask = 16'h0CCC;
defparam \dac0|clk_2MHz_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N21
dffeas \dac0|clk_2MHz_cntr[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[4] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~2 (
// Equation(s):
// \dac0|clk_2MHz_cntr~2_combout  = (\dac0|Add0~0_combout  & ((!\dac0|clk_2MHz_cntr [4]) # (!\dac0|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\dac0|Equal0~0_combout ),
	.datac(\dac0|Add0~0_combout ),
	.datad(\dac0|clk_2MHz_cntr [4]),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~2 .lut_mask = 16'h30F0;
defparam \dac0|clk_2MHz_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \dac0|clk_2MHz_cntr[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[0] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \dac0|Equal0~0 (
// Equation(s):
// \dac0|Equal0~0_combout  = (!\dac0|clk_2MHz_cntr [0] & (!\dac0|clk_2MHz_cntr [1] & (!\dac0|clk_2MHz_cntr [2] & \dac0|clk_2MHz_cntr [3])))

	.dataa(\dac0|clk_2MHz_cntr [0]),
	.datab(\dac0|clk_2MHz_cntr [1]),
	.datac(\dac0|clk_2MHz_cntr [2]),
	.datad(\dac0|clk_2MHz_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal0~0 .lut_mask = 16'h0100;
defparam \dac0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \dac0|clk_2MHz~0 (
// Equation(s):
// \dac0|clk_2MHz~0_combout  = \dac0|clk_2MHz~q  $ (((\dac0|Equal0~0_combout  & \dac0|clk_2MHz_cntr [4])))

	.dataa(gnd),
	.datab(\dac0|Equal0~0_combout ),
	.datac(\dac0|clk_2MHz~q ),
	.datad(\dac0|clk_2MHz_cntr [4]),
	.cin(gnd),
	.combout(\dac0|clk_2MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz~0 .lut_mask = 16'h3CF0;
defparam \dac0|clk_2MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \dac0|clk_2MHz (
	.clk(\clk_100M~input_o ),
	.d(\dac0|clk_2MHz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz .is_wysiwyg = "true";
defparam \dac0|clk_2MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \dac0|clk_2MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\dac0|clk_2MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dac0|clk_2MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \dac0|clk_2MHz~clkctrl .clock_type = "global clock";
defparam \dac0|clk_2MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \dac0|bit_cntr[0]~5 (
// Equation(s):
// \dac0|bit_cntr[0]~5_combout  = \dac0|bit_cntr [0] $ (VCC)
// \dac0|bit_cntr[0]~6  = CARRY(\dac0|bit_cntr [0])

	.dataa(gnd),
	.datab(\dac0|bit_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac0|bit_cntr[0]~5_combout ),
	.cout(\dac0|bit_cntr[0]~6 ));
// synopsys translate_off
defparam \dac0|bit_cntr[0]~5 .lut_mask = 16'h33CC;
defparam \dac0|bit_cntr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \dac0|Selector4~0 (
// Equation(s):
// \dac0|Selector4~0_combout  = (\dac0|dac_state [2] & (\dac0|dac_state [3] $ (((!\dac0|dac_state [1]))))) # (!\dac0|dac_state [2] & ((\dac0|dac_state [3] & ((!\dac0|dac_state [1]))) # (!\dac0|dac_state [3] & (\dac0|Equal3~0_combout  & \dac0|dac_state 
// [1]))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector4~0 .lut_mask = 16'h9866;
defparam \dac0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \dac0|Selector5~0 (
// Equation(s):
// \dac0|Selector5~0_combout  = (\dac0|Equal3~0_combout ) # (!\dac0|dac_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~0 .lut_mask = 16'hF0FF;
defparam \dac0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cont0|c_temp[1][6]~feeder (
// Equation(s):
// \cont0|c_temp[1][6]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\cont0|c_temp[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][6]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cont0|Decoder0~4 (
// Equation(s):
// \cont0|Decoder0~4_combout  = (!\cont0|byte_cntr [2] & (\cont0|Decoder0~0_combout  & (!\cont0|byte_cntr [1] & \cont0|byte_cntr [0])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|Decoder0~0_combout ),
	.datac(\cont0|byte_cntr [1]),
	.datad(\cont0|byte_cntr [0]),
	.cin(gnd),
	.combout(\cont0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~4 .lut_mask = 16'h0400;
defparam \cont0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \cont0|c_temp[1][6] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][6] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \cont0|control_reg[14] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[14] .is_wysiwyg = "true";
defparam \cont0|control_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \dac0|this_gain[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[6] .is_wysiwyg = "true";
defparam \dac0|this_gain[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \dac0|Selector29~0 (
// Equation(s):
// \dac0|Selector29~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [6])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [6]),
	.cin(gnd),
	.combout(\dac0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector29~0 .lut_mask = 16'h3300;
defparam \dac0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \dac0|sync~8 (
// Equation(s):
// \dac0|sync~8_combout  = (!\dac0|dac_state [3] & !\dac0|dac_state [1])

	.dataa(\dac0|dac_state [3]),
	.datab(gnd),
	.datac(\dac0|dac_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|sync~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~8 .lut_mask = 16'h0505;
defparam \dac0|sync~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \dac0|dac_offset[18]~0 (
// Equation(s):
// \dac0|dac_offset[18]~0_combout  = (!\dac0|dac_state [2] & (\dac0|sync~8_combout  & ((!\dac0|always1~20_combout ) # (!\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|always1~20_combout ),
	.datad(\dac0|sync~8_combout ),
	.cin(gnd),
	.combout(\dac0|dac_offset[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[18]~0 .lut_mask = 16'h1300;
defparam \dac0|dac_offset[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \dac0|dac_gain[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[6] .is_wysiwyg = "true";
defparam \dac0|dac_gain[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \dac0|this_prev_gain[6]~feeder (
// Equation(s):
// \dac0|this_prev_gain[6]~feeder_combout  = \dac0|dac_gain [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [6]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[6]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \dac0|Selector0~0 (
// Equation(s):
// \dac0|Selector0~0_combout  = (\dac0|dac_state [3] & (!\dac0|dac_state [2] & (\dac0|dac_state [1] & \dac0|dac_state [0])))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector0~0 .lut_mask = 16'h2000;
defparam \dac0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \dac0|this_prev_gain[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[6] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cont0|c_temp[1][7]~feeder (
// Equation(s):
// \cont0|c_temp[1][7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\cont0|c_temp[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][7]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \cont0|c_temp[1][7] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][7] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \cont0|control_reg[15]~feeder (
// Equation(s):
// \cont0|control_reg[15]~feeder_combout  = \cont0|c_temp[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[1][7]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \cont0|control_reg[15] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[15] .is_wysiwyg = "true";
defparam \cont0|control_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \dac0|this_gain[7]~feeder (
// Equation(s):
// \dac0|this_gain[7]~feeder_combout  = \cont0|control_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [15]),
	.cin(gnd),
	.combout(\dac0|this_gain[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[7]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \dac0|this_gain[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[7] .is_wysiwyg = "true";
defparam \dac0|this_gain[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \dac0|Selector28~0 (
// Equation(s):
// \dac0|Selector28~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [7])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [7]),
	.cin(gnd),
	.combout(\dac0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector28~0 .lut_mask = 16'h3300;
defparam \dac0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \dac0|dac_gain[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[7] .is_wysiwyg = "true";
defparam \dac0|dac_gain[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \dac0|this_prev_gain[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[7] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \dac0|always1~13 (
// Equation(s):
// \dac0|always1~13_combout  = (\dac0|this_prev_gain [6] & (\dac0|this_gain [6] & (\dac0|this_gain [7] $ (!\dac0|this_prev_gain [7])))) # (!\dac0|this_prev_gain [6] & (!\dac0|this_gain [6] & (\dac0|this_gain [7] $ (!\dac0|this_prev_gain [7]))))

	.dataa(\dac0|this_prev_gain [6]),
	.datab(\dac0|this_gain [7]),
	.datac(\dac0|this_prev_gain [7]),
	.datad(\dac0|this_gain [6]),
	.cin(gnd),
	.combout(\dac0|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~13 .lut_mask = 16'h8241;
defparam \dac0|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \cont0|c_temp[1][2]~feeder (
// Equation(s):
// \cont0|c_temp[1][2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \cont0|c_temp[1][2] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][2] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \cont0|control_reg[10] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[10] .is_wysiwyg = "true";
defparam \cont0|control_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \dac0|this_gain[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[2] .is_wysiwyg = "true";
defparam \dac0|this_gain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \dac0|Selector33~0 (
// Equation(s):
// \dac0|Selector33~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [2])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [2]),
	.cin(gnd),
	.combout(\dac0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector33~0 .lut_mask = 16'h3300;
defparam \dac0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \dac0|dac_gain[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[2] .is_wysiwyg = "true";
defparam \dac0|dac_gain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \dac0|this_prev_gain[2]~feeder (
// Equation(s):
// \dac0|this_prev_gain[2]~feeder_combout  = \dac0|dac_gain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [2]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[2]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \dac0|this_prev_gain[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[2] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cont0|c_temp[1][3]~feeder (
// Equation(s):
// \cont0|c_temp[1][3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \cont0|c_temp[1][3] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][3] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cont0|control_reg[11]~feeder (
// Equation(s):
// \cont0|control_reg[11]~feeder_combout  = \cont0|c_temp[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[1][3]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \cont0|control_reg[11] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[11] .is_wysiwyg = "true";
defparam \cont0|control_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \dac0|this_gain[3]~feeder (
// Equation(s):
// \dac0|this_gain[3]~feeder_combout  = \cont0|control_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [11]),
	.cin(gnd),
	.combout(\dac0|this_gain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[3]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \dac0|this_gain[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[3] .is_wysiwyg = "true";
defparam \dac0|this_gain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \dac0|Selector32~0 (
// Equation(s):
// \dac0|Selector32~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [3])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [3]),
	.cin(gnd),
	.combout(\dac0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector32~0 .lut_mask = 16'h3300;
defparam \dac0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \dac0|dac_gain[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[3] .is_wysiwyg = "true";
defparam \dac0|dac_gain[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \dac0|this_prev_gain[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[3] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \dac0|always1~11 (
// Equation(s):
// \dac0|always1~11_combout  = (\dac0|this_prev_gain [2] & (\dac0|this_gain [2] & (\dac0|this_gain [3] $ (!\dac0|this_prev_gain [3])))) # (!\dac0|this_prev_gain [2] & (!\dac0|this_gain [2] & (\dac0|this_gain [3] $ (!\dac0|this_prev_gain [3]))))

	.dataa(\dac0|this_prev_gain [2]),
	.datab(\dac0|this_gain [3]),
	.datac(\dac0|this_prev_gain [3]),
	.datad(\dac0|this_gain [2]),
	.cin(gnd),
	.combout(\dac0|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~11 .lut_mask = 16'h8241;
defparam \dac0|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cont0|c_temp[1][0]~feeder (
// Equation(s):
// \cont0|c_temp[1][0]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\cont0|c_temp[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][0]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \cont0|c_temp[1][0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][0] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \cont0|control_reg[8] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[8] .is_wysiwyg = "true";
defparam \cont0|control_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \dac0|this_gain[0]~feeder (
// Equation(s):
// \dac0|this_gain[0]~feeder_combout  = \cont0|control_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [8]),
	.cin(gnd),
	.combout(\dac0|this_gain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[0]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \dac0|this_gain[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[0] .is_wysiwyg = "true";
defparam \dac0|this_gain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \dac0|Selector35~0 (
// Equation(s):
// \dac0|Selector35~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [0])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|this_gain [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector35~0 .lut_mask = 16'h3030;
defparam \dac0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \dac0|dac_gain[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[0] .is_wysiwyg = "true";
defparam \dac0|dac_gain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \dac0|this_prev_gain[0]~feeder (
// Equation(s):
// \dac0|this_prev_gain[0]~feeder_combout  = \dac0|dac_gain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [0]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[0]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \dac0|this_prev_gain[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[0] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cont0|c_temp[1][1]~feeder (
// Equation(s):
// \cont0|c_temp[1][1]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \cont0|c_temp[1][1] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][1] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \cont0|control_reg[9] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[9] .is_wysiwyg = "true";
defparam \cont0|control_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \dac0|this_gain[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[1] .is_wysiwyg = "true";
defparam \dac0|this_gain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \dac0|Selector34~0 (
// Equation(s):
// \dac0|Selector34~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [1])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [1]),
	.cin(gnd),
	.combout(\dac0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector34~0 .lut_mask = 16'h3300;
defparam \dac0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \dac0|dac_gain[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[1] .is_wysiwyg = "true";
defparam \dac0|dac_gain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \dac0|this_prev_gain[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[1] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \dac0|always1~10 (
// Equation(s):
// \dac0|always1~10_combout  = (\dac0|this_gain [0] & (\dac0|this_prev_gain [0] & (\dac0|this_prev_gain [1] $ (!\dac0|this_gain [1])))) # (!\dac0|this_gain [0] & (!\dac0|this_prev_gain [0] & (\dac0|this_prev_gain [1] $ (!\dac0|this_gain [1]))))

	.dataa(\dac0|this_gain [0]),
	.datab(\dac0|this_prev_gain [0]),
	.datac(\dac0|this_prev_gain [1]),
	.datad(\dac0|this_gain [1]),
	.cin(gnd),
	.combout(\dac0|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~10 .lut_mask = 16'h9009;
defparam \dac0|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cont0|c_temp[1][5]~feeder (
// Equation(s):
// \cont0|c_temp[1][5]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\cont0|c_temp[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][5]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \cont0|c_temp[1][5] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][5] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \cont0|control_reg[13]~feeder (
// Equation(s):
// \cont0|control_reg[13]~feeder_combout  = \cont0|c_temp[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[1][5]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \cont0|control_reg[13] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[13] .is_wysiwyg = "true";
defparam \cont0|control_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \dac0|this_gain[5]~feeder (
// Equation(s):
// \dac0|this_gain[5]~feeder_combout  = \cont0|control_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [13]),
	.cin(gnd),
	.combout(\dac0|this_gain[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[5]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \dac0|this_gain[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[5] .is_wysiwyg = "true";
defparam \dac0|this_gain[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \cont0|c_temp[1][4]~feeder (
// Equation(s):
// \cont0|c_temp[1][4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\cont0|c_temp[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[1][4]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \cont0|c_temp[1][4] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[1][4] .is_wysiwyg = "true";
defparam \cont0|c_temp[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cont0|control_reg[12]~feeder (
// Equation(s):
// \cont0|control_reg[12]~feeder_combout  = \cont0|c_temp[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[1][4]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \cont0|control_reg[12] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[12] .is_wysiwyg = "true";
defparam \cont0|control_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \dac0|this_gain[4]~feeder (
// Equation(s):
// \dac0|this_gain[4]~feeder_combout  = \cont0|control_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [12]),
	.cin(gnd),
	.combout(\dac0|this_gain[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[4]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \dac0|this_gain[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[4] .is_wysiwyg = "true";
defparam \dac0|this_gain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \dac0|Selector30~0 (
// Equation(s):
// \dac0|Selector30~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [5])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [5]),
	.cin(gnd),
	.combout(\dac0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector30~0 .lut_mask = 16'h3300;
defparam \dac0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \dac0|dac_gain[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[5] .is_wysiwyg = "true";
defparam \dac0|dac_gain[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \dac0|this_prev_gain[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[5] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \dac0|Selector31~0 (
// Equation(s):
// \dac0|Selector31~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [4])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [4]),
	.cin(gnd),
	.combout(\dac0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector31~0 .lut_mask = 16'h3300;
defparam \dac0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \dac0|dac_gain[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[4] .is_wysiwyg = "true";
defparam \dac0|dac_gain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \dac0|this_prev_gain[4]~feeder (
// Equation(s):
// \dac0|this_prev_gain[4]~feeder_combout  = \dac0|dac_gain [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [4]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[4]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \dac0|this_prev_gain[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[4] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \dac0|always1~12 (
// Equation(s):
// \dac0|always1~12_combout  = (\dac0|this_gain [5] & (\dac0|this_prev_gain [5] & (\dac0|this_gain [4] $ (!\dac0|this_prev_gain [4])))) # (!\dac0|this_gain [5] & (!\dac0|this_prev_gain [5] & (\dac0|this_gain [4] $ (!\dac0|this_prev_gain [4]))))

	.dataa(\dac0|this_gain [5]),
	.datab(\dac0|this_gain [4]),
	.datac(\dac0|this_prev_gain [5]),
	.datad(\dac0|this_prev_gain [4]),
	.cin(gnd),
	.combout(\dac0|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~12 .lut_mask = 16'h8421;
defparam \dac0|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \dac0|always1~14 (
// Equation(s):
// \dac0|always1~14_combout  = (\dac0|always1~13_combout  & (\dac0|always1~11_combout  & (\dac0|always1~10_combout  & \dac0|always1~12_combout )))

	.dataa(\dac0|always1~13_combout ),
	.datab(\dac0|always1~11_combout ),
	.datac(\dac0|always1~10_combout ),
	.datad(\dac0|always1~12_combout ),
	.cin(gnd),
	.combout(\dac0|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~14 .lut_mask = 16'h8000;
defparam \dac0|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \cont0|c_temp[4][2]~feeder (
// Equation(s):
// \cont0|c_temp[4][2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\cont0|c_temp[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][2]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cont0|Decoder0~3 (
// Equation(s):
// \cont0|Decoder0~3_combout  = (\cont0|byte_cntr [2] & (\cont0|Decoder0~0_combout  & (!\cont0|byte_cntr [1] & !\cont0|byte_cntr [0])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|Decoder0~0_combout ),
	.datac(\cont0|byte_cntr [1]),
	.datad(\cont0|byte_cntr [0]),
	.cin(gnd),
	.combout(\cont0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~3 .lut_mask = 16'h0008;
defparam \cont0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \cont0|c_temp[4][2] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][2] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \cont0|control_reg[34]~feeder (
// Equation(s):
// \cont0|control_reg[34]~feeder_combout  = \cont0|c_temp[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][2]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[34]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \cont0|control_reg[34] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[34] .is_wysiwyg = "true";
defparam \cont0|control_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \dac0|this_offset[10]~feeder (
// Equation(s):
// \dac0|this_offset[10]~feeder_combout  = \cont0|control_reg [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [34]),
	.cin(gnd),
	.combout(\dac0|this_offset[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[10]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \dac0|this_offset[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[10] .is_wysiwyg = "true";
defparam \dac0|this_offset[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \dac0|Selector49~0 (
// Equation(s):
// \dac0|Selector49~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [10])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_offset [10]),
	.cin(gnd),
	.combout(\dac0|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector49~0 .lut_mask = 16'h3300;
defparam \dac0|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \dac0|dac_offset[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[10] .is_wysiwyg = "true";
defparam \dac0|dac_offset[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \dac0|this_prev_offset[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[10] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \cont0|c_temp[4][3]~feeder (
// Equation(s):
// \cont0|c_temp[4][3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\cont0|c_temp[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][3]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \cont0|c_temp[4][3] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][3] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \cont0|control_reg[35]~feeder (
// Equation(s):
// \cont0|control_reg[35]~feeder_combout  = \cont0|c_temp[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][3]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[35]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \cont0|control_reg[35] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[35] .is_wysiwyg = "true";
defparam \cont0|control_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \dac0|this_offset[11]~feeder (
// Equation(s):
// \dac0|this_offset[11]~feeder_combout  = \cont0|control_reg [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [35]),
	.cin(gnd),
	.combout(\dac0|this_offset[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[11]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \dac0|this_offset[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[11] .is_wysiwyg = "true";
defparam \dac0|this_offset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \dac0|Selector48~0 (
// Equation(s):
// \dac0|Selector48~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [11])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_offset [11]),
	.cin(gnd),
	.combout(\dac0|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector48~0 .lut_mask = 16'h3300;
defparam \dac0|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \dac0|dac_offset[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[11] .is_wysiwyg = "true";
defparam \dac0|dac_offset[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \dac0|this_prev_offset[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[11] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \dac0|always1~6 (
// Equation(s):
// \dac0|always1~6_combout  = (\dac0|this_prev_offset [10] & (\dac0|this_offset [10] & (\dac0|this_offset [11] $ (!\dac0|this_prev_offset [11])))) # (!\dac0|this_prev_offset [10] & (!\dac0|this_offset [10] & (\dac0|this_offset [11] $ (!\dac0|this_prev_offset 
// [11]))))

	.dataa(\dac0|this_prev_offset [10]),
	.datab(\dac0|this_offset [11]),
	.datac(\dac0|this_prev_offset [11]),
	.datad(\dac0|this_offset [10]),
	.cin(gnd),
	.combout(\dac0|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~6 .lut_mask = 16'h8241;
defparam \dac0|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \cont0|c_temp[4][6]~feeder (
// Equation(s):
// \cont0|c_temp[4][6]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][6]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \cont0|c_temp[4][6] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][6] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \cont0|control_reg[38]~feeder (
// Equation(s):
// \cont0|control_reg[38]~feeder_combout  = \cont0|c_temp[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][6]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[38]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \cont0|control_reg[38] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[38] .is_wysiwyg = "true";
defparam \cont0|control_reg[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \dac0|this_offset[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[14] .is_wysiwyg = "true";
defparam \dac0|this_offset[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \dac0|Selector45~0 (
// Equation(s):
// \dac0|Selector45~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [14])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(\dac0|this_offset [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector45~0 .lut_mask = 16'h5050;
defparam \dac0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \dac0|dac_offset[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[14] .is_wysiwyg = "true";
defparam \dac0|dac_offset[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \dac0|this_prev_offset[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[14] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \cont0|c_temp[4][7]~feeder (
// Equation(s):
// \cont0|c_temp[4][7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][7]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \cont0|c_temp[4][7] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][7] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \cont0|control_reg[39] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[39] .is_wysiwyg = "true";
defparam \cont0|control_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \dac0|this_offset[15]~feeder (
// Equation(s):
// \dac0|this_offset[15]~feeder_combout  = \cont0|control_reg [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [39]),
	.cin(gnd),
	.combout(\dac0|this_offset[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[15]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \dac0|this_offset[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[15] .is_wysiwyg = "true";
defparam \dac0|this_offset[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \dac0|Selector44~0 (
// Equation(s):
// \dac0|Selector44~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [15])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_offset [15]),
	.cin(gnd),
	.combout(\dac0|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector44~0 .lut_mask = 16'h3300;
defparam \dac0|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \dac0|dac_offset[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[15] .is_wysiwyg = "true";
defparam \dac0|dac_offset[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \dac0|this_prev_offset[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[15] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \dac0|always1~8 (
// Equation(s):
// \dac0|always1~8_combout  = (\dac0|this_offset [14] & (\dac0|this_prev_offset [14] & (\dac0|this_prev_offset [15] $ (!\dac0|this_offset [15])))) # (!\dac0|this_offset [14] & (!\dac0|this_prev_offset [14] & (\dac0|this_prev_offset [15] $ (!\dac0|this_offset 
// [15]))))

	.dataa(\dac0|this_offset [14]),
	.datab(\dac0|this_prev_offset [14]),
	.datac(\dac0|this_prev_offset [15]),
	.datad(\dac0|this_offset [15]),
	.cin(gnd),
	.combout(\dac0|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~8 .lut_mask = 16'h9009;
defparam \dac0|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \cont0|c_temp[4][5]~feeder (
// Equation(s):
// \cont0|c_temp[4][5]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\cont0|c_temp[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][5]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \cont0|c_temp[4][5] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][5] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \cont0|control_reg[37]~feeder (
// Equation(s):
// \cont0|control_reg[37]~feeder_combout  = \cont0|c_temp[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][5]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[37]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \cont0|control_reg[37] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[37] .is_wysiwyg = "true";
defparam \cont0|control_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \dac0|this_offset[13]~feeder (
// Equation(s):
// \dac0|this_offset[13]~feeder_combout  = \cont0|control_reg [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [37]),
	.cin(gnd),
	.combout(\dac0|this_offset[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[13]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \dac0|this_offset[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[13] .is_wysiwyg = "true";
defparam \dac0|this_offset[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \cont0|c_temp[4][4]~feeder (
// Equation(s):
// \cont0|c_temp[4][4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\cont0|c_temp[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][4]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \cont0|c_temp[4][4] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][4] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \cont0|control_reg[36]~feeder (
// Equation(s):
// \cont0|control_reg[36]~feeder_combout  = \cont0|c_temp[4][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][4]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[36]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \cont0|control_reg[36] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[36] .is_wysiwyg = "true";
defparam \cont0|control_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \dac0|this_offset[12]~feeder (
// Equation(s):
// \dac0|this_offset[12]~feeder_combout  = \cont0|control_reg [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [36]),
	.cin(gnd),
	.combout(\dac0|this_offset[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[12]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \dac0|this_offset[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[12] .is_wysiwyg = "true";
defparam \dac0|this_offset[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \dac0|Selector47~0 (
// Equation(s):
// \dac0|Selector47~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [12])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_offset [12]),
	.cin(gnd),
	.combout(\dac0|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector47~0 .lut_mask = 16'h5500;
defparam \dac0|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \dac0|dac_offset[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[12] .is_wysiwyg = "true";
defparam \dac0|dac_offset[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \dac0|this_prev_offset[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[12] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \dac0|Selector46~0 (
// Equation(s):
// \dac0|Selector46~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [13])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_offset [13]),
	.cin(gnd),
	.combout(\dac0|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector46~0 .lut_mask = 16'h5500;
defparam \dac0|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \dac0|dac_offset[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[13] .is_wysiwyg = "true";
defparam \dac0|dac_offset[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \dac0|this_prev_offset[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[13] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \dac0|always1~7 (
// Equation(s):
// \dac0|always1~7_combout  = (\dac0|this_offset [13] & (\dac0|this_prev_offset [13] & (\dac0|this_prev_offset [12] $ (!\dac0|this_offset [12])))) # (!\dac0|this_offset [13] & (!\dac0|this_prev_offset [13] & (\dac0|this_prev_offset [12] $ (!\dac0|this_offset 
// [12]))))

	.dataa(\dac0|this_offset [13]),
	.datab(\dac0|this_prev_offset [12]),
	.datac(\dac0|this_prev_offset [13]),
	.datad(\dac0|this_offset [12]),
	.cin(gnd),
	.combout(\dac0|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~7 .lut_mask = 16'h8421;
defparam \dac0|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \cont0|c_temp[4][0]~feeder (
// Equation(s):
// \cont0|c_temp[4][0]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\cont0|c_temp[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][0]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \cont0|c_temp[4][0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][0] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \cont0|control_reg[32]~feeder (
// Equation(s):
// \cont0|control_reg[32]~feeder_combout  = \cont0|c_temp[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][0]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[32]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \cont0|control_reg[32] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[32] .is_wysiwyg = "true";
defparam \cont0|control_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \dac0|this_offset[8]~feeder (
// Equation(s):
// \dac0|this_offset[8]~feeder_combout  = \cont0|control_reg [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [32]),
	.cin(gnd),
	.combout(\dac0|this_offset[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[8]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \dac0|this_offset[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[8] .is_wysiwyg = "true";
defparam \dac0|this_offset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \dac0|Selector51~0 (
// Equation(s):
// \dac0|Selector51~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [8])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|this_offset [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector51~0 .lut_mask = 16'h3030;
defparam \dac0|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \dac0|dac_offset[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[8] .is_wysiwyg = "true";
defparam \dac0|dac_offset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \dac0|this_prev_offset[8]~feeder (
// Equation(s):
// \dac0|this_prev_offset[8]~feeder_combout  = \dac0|dac_offset [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_offset [8]),
	.cin(gnd),
	.combout(\dac0|this_prev_offset[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_offset[8]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_offset[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \dac0|this_prev_offset[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_offset[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[8] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \cont0|c_temp[4][1]~feeder (
// Equation(s):
// \cont0|c_temp[4][1]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \cont0|c_temp[4][1] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[4][1] .is_wysiwyg = "true";
defparam \cont0|c_temp[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \cont0|control_reg[33]~feeder (
// Equation(s):
// \cont0|control_reg[33]~feeder_combout  = \cont0|c_temp[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[4][1]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[33]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \cont0|control_reg[33] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[33] .is_wysiwyg = "true";
defparam \cont0|control_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \dac0|this_offset[9]~feeder (
// Equation(s):
// \dac0|this_offset[9]~feeder_combout  = \cont0|control_reg [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [33]),
	.cin(gnd),
	.combout(\dac0|this_offset[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[9]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \dac0|this_offset[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[9] .is_wysiwyg = "true";
defparam \dac0|this_offset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \dac0|Selector50~0 (
// Equation(s):
// \dac0|Selector50~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [9])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(\dac0|this_offset [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector50~0 .lut_mask = 16'h5050;
defparam \dac0|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \dac0|dac_offset[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[9] .is_wysiwyg = "true";
defparam \dac0|dac_offset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \dac0|this_prev_offset[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[9] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \dac0|always1~5 (
// Equation(s):
// \dac0|always1~5_combout  = (\dac0|this_offset [8] & (\dac0|this_prev_offset [8] & (\dac0|this_prev_offset [9] $ (!\dac0|this_offset [9])))) # (!\dac0|this_offset [8] & (!\dac0|this_prev_offset [8] & (\dac0|this_prev_offset [9] $ (!\dac0|this_offset 
// [9]))))

	.dataa(\dac0|this_offset [8]),
	.datab(\dac0|this_prev_offset [8]),
	.datac(\dac0|this_prev_offset [9]),
	.datad(\dac0|this_offset [9]),
	.cin(gnd),
	.combout(\dac0|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~5 .lut_mask = 16'h9009;
defparam \dac0|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \dac0|always1~9 (
// Equation(s):
// \dac0|always1~9_combout  = (\dac0|always1~6_combout  & (\dac0|always1~8_combout  & (\dac0|always1~7_combout  & \dac0|always1~5_combout )))

	.dataa(\dac0|always1~6_combout ),
	.datab(\dac0|always1~8_combout ),
	.datac(\dac0|always1~7_combout ),
	.datad(\dac0|always1~5_combout ),
	.cin(gnd),
	.combout(\dac0|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~9 .lut_mask = 16'h8000;
defparam \dac0|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \cont0|c_temp[3][4]~feeder (
// Equation(s):
// \cont0|c_temp[3][4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\cont0|c_temp[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cont0|Decoder0~2 (
// Equation(s):
// \cont0|Decoder0~2_combout  = (!\cont0|byte_cntr [2] & (\cont0|Decoder0~0_combout  & (\cont0|byte_cntr [1] & \cont0|byte_cntr [0])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|Decoder0~0_combout ),
	.datac(\cont0|byte_cntr [1]),
	.datad(\cont0|byte_cntr [0]),
	.cin(gnd),
	.combout(\cont0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~2 .lut_mask = 16'h4000;
defparam \cont0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \cont0|c_temp[3][4] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][4] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cont0|control_reg[28]~feeder (
// Equation(s):
// \cont0|control_reg[28]~feeder_combout  = \cont0|c_temp[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][4]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \cont0|control_reg[28] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[28] .is_wysiwyg = "true";
defparam \cont0|control_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \dac0|this_offset[4]~feeder (
// Equation(s):
// \dac0|this_offset[4]~feeder_combout  = \cont0|control_reg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [28]),
	.cin(gnd),
	.combout(\dac0|this_offset[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[4]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N21
dffeas \dac0|this_offset[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[4] .is_wysiwyg = "true";
defparam \dac0|this_offset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \cont0|c_temp[3][5]~feeder (
// Equation(s):
// \cont0|c_temp[3][5]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\cont0|c_temp[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][5]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \cont0|c_temp[3][5] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][5] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cont0|control_reg[29]~feeder (
// Equation(s):
// \cont0|control_reg[29]~feeder_combout  = \cont0|c_temp[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][5]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \cont0|control_reg[29] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[29] .is_wysiwyg = "true";
defparam \cont0|control_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \dac0|this_offset[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[5] .is_wysiwyg = "true";
defparam \dac0|this_offset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \dac0|Selector54~0 (
// Equation(s):
// \dac0|Selector54~0_combout  = (\dac0|this_offset [5] & !\dac0|dac_state [0])

	.dataa(gnd),
	.datab(\dac0|this_offset [5]),
	.datac(gnd),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector54~0 .lut_mask = 16'h00CC;
defparam \dac0|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \dac0|dac_offset[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[5] .is_wysiwyg = "true";
defparam \dac0|dac_offset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \dac0|this_prev_offset[5] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[5] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \dac0|Selector55~0 (
// Equation(s):
// \dac0|Selector55~0_combout  = (\dac0|this_offset [4] & !\dac0|dac_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|this_offset [4]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector55~0 .lut_mask = 16'h00F0;
defparam \dac0|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \dac0|dac_offset[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[4] .is_wysiwyg = "true";
defparam \dac0|dac_offset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \dac0|this_prev_offset[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[4] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \dac0|always1~2 (
// Equation(s):
// \dac0|always1~2_combout  = (\dac0|this_offset [4] & (\dac0|this_prev_offset [4] & (\dac0|this_offset [5] $ (!\dac0|this_prev_offset [5])))) # (!\dac0|this_offset [4] & (!\dac0|this_prev_offset [4] & (\dac0|this_offset [5] $ (!\dac0|this_prev_offset 
// [5]))))

	.dataa(\dac0|this_offset [4]),
	.datab(\dac0|this_offset [5]),
	.datac(\dac0|this_prev_offset [5]),
	.datad(\dac0|this_prev_offset [4]),
	.cin(gnd),
	.combout(\dac0|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~2 .lut_mask = 16'h8241;
defparam \dac0|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \cont0|c_temp[3][2]~feeder (
// Equation(s):
// \cont0|c_temp[3][2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\cont0|c_temp[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][2]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \cont0|c_temp[3][2] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][2] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \cont0|control_reg[26]~feeder (
// Equation(s):
// \cont0|control_reg[26]~feeder_combout  = \cont0|c_temp[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][2]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \cont0|control_reg[26] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[26] .is_wysiwyg = "true";
defparam \cont0|control_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \dac0|this_offset[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[2] .is_wysiwyg = "true";
defparam \dac0|this_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \dac0|Selector57~0 (
// Equation(s):
// \dac0|Selector57~0_combout  = (\dac0|this_offset [2] & !\dac0|dac_state [0])

	.dataa(\dac0|this_offset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector57~0 .lut_mask = 16'h00AA;
defparam \dac0|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \dac0|dac_offset[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[2] .is_wysiwyg = "true";
defparam \dac0|dac_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \dac0|this_prev_offset[2]~feeder (
// Equation(s):
// \dac0|this_prev_offset[2]~feeder_combout  = \dac0|dac_offset [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_offset [2]),
	.cin(gnd),
	.combout(\dac0|this_prev_offset[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_offset[2]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_offset[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \dac0|this_prev_offset[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_offset[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[2] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \cont0|c_temp[3][3]~feeder (
// Equation(s):
// \cont0|c_temp[3][3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\cont0|c_temp[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][3]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \cont0|c_temp[3][3] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][3] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cont0|control_reg[27]~feeder (
// Equation(s):
// \cont0|control_reg[27]~feeder_combout  = \cont0|c_temp[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][3]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \cont0|control_reg[27] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[27] .is_wysiwyg = "true";
defparam \cont0|control_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \dac0|this_offset[3]~feeder (
// Equation(s):
// \dac0|this_offset[3]~feeder_combout  = \cont0|control_reg [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [27]),
	.cin(gnd),
	.combout(\dac0|this_offset[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[3]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \dac0|this_offset[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[3] .is_wysiwyg = "true";
defparam \dac0|this_offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \dac0|Selector56~0 (
// Equation(s):
// \dac0|Selector56~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [3])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_offset [3]),
	.cin(gnd),
	.combout(\dac0|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector56~0 .lut_mask = 16'h5500;
defparam \dac0|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \dac0|dac_offset[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[3] .is_wysiwyg = "true";
defparam \dac0|dac_offset[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \dac0|this_prev_offset[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[3] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \dac0|always1~1 (
// Equation(s):
// \dac0|always1~1_combout  = (\dac0|this_offset [2] & (\dac0|this_prev_offset [2] & (\dac0|this_prev_offset [3] $ (!\dac0|this_offset [3])))) # (!\dac0|this_offset [2] & (!\dac0|this_prev_offset [2] & (\dac0|this_prev_offset [3] $ (!\dac0|this_offset 
// [3]))))

	.dataa(\dac0|this_offset [2]),
	.datab(\dac0|this_prev_offset [2]),
	.datac(\dac0|this_prev_offset [3]),
	.datad(\dac0|this_offset [3]),
	.cin(gnd),
	.combout(\dac0|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~1 .lut_mask = 16'h9009;
defparam \dac0|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \cont0|c_temp[3][1]~feeder (
// Equation(s):
// \cont0|c_temp[3][1]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \cont0|c_temp[3][1] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][1] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cont0|control_reg[25]~feeder (
// Equation(s):
// \cont0|control_reg[25]~feeder_combout  = \cont0|c_temp[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][1]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \cont0|control_reg[25] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[25] .is_wysiwyg = "true";
defparam \cont0|control_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \dac0|this_offset[1]~feeder (
// Equation(s):
// \dac0|this_offset[1]~feeder_combout  = \cont0|control_reg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [25]),
	.cin(gnd),
	.combout(\dac0|this_offset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[1]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \dac0|this_offset[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[1] .is_wysiwyg = "true";
defparam \dac0|this_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \cont0|c_temp[3][0]~feeder (
// Equation(s):
// \cont0|c_temp[3][0]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\cont0|c_temp[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][0]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \cont0|c_temp[3][0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][0] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cont0|control_reg[24]~feeder (
// Equation(s):
// \cont0|control_reg[24]~feeder_combout  = \cont0|c_temp[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][0]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \cont0|control_reg[24] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[24] .is_wysiwyg = "true";
defparam \cont0|control_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \dac0|this_offset[0]~feeder (
// Equation(s):
// \dac0|this_offset[0]~feeder_combout  = \cont0|control_reg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [24]),
	.cin(gnd),
	.combout(\dac0|this_offset[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[0]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \dac0|this_offset[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[0] .is_wysiwyg = "true";
defparam \dac0|this_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \dac0|Selector59~0 (
// Equation(s):
// \dac0|Selector59~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [0])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_offset [0]),
	.cin(gnd),
	.combout(\dac0|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector59~0 .lut_mask = 16'h5500;
defparam \dac0|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \dac0|dac_offset[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[0] .is_wysiwyg = "true";
defparam \dac0|dac_offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \dac0|this_prev_offset[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[0] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \dac0|Selector58~0 (
// Equation(s):
// \dac0|Selector58~0_combout  = (\dac0|this_offset [1] & !\dac0|dac_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|this_offset [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector58~0 .lut_mask = 16'h00F0;
defparam \dac0|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \dac0|dac_offset[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[1] .is_wysiwyg = "true";
defparam \dac0|dac_offset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \dac0|this_prev_offset[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[1] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \dac0|always1~0 (
// Equation(s):
// \dac0|always1~0_combout  = (\dac0|this_offset [1] & (\dac0|this_prev_offset [1] & (\dac0|this_prev_offset [0] $ (!\dac0|this_offset [0])))) # (!\dac0|this_offset [1] & (!\dac0|this_prev_offset [1] & (\dac0|this_prev_offset [0] $ (!\dac0|this_offset 
// [0]))))

	.dataa(\dac0|this_offset [1]),
	.datab(\dac0|this_prev_offset [0]),
	.datac(\dac0|this_prev_offset [1]),
	.datad(\dac0|this_offset [0]),
	.cin(gnd),
	.combout(\dac0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~0 .lut_mask = 16'h8421;
defparam \dac0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \cont0|c_temp[3][6]~feeder (
// Equation(s):
// \cont0|c_temp[3][6]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][6]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \cont0|c_temp[3][6] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][6] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cont0|control_reg[30]~feeder (
// Equation(s):
// \cont0|control_reg[30]~feeder_combout  = \cont0|c_temp[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[3][6]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \cont0|control_reg[30] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[30] .is_wysiwyg = "true";
defparam \cont0|control_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \dac0|this_offset[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[6] .is_wysiwyg = "true";
defparam \dac0|this_offset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \cont0|c_temp[3][7]~feeder (
// Equation(s):
// \cont0|c_temp[3][7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \cont0|c_temp[3][7] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[3][7] .is_wysiwyg = "true";
defparam \cont0|c_temp[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \cont0|control_reg[31] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[31] .is_wysiwyg = "true";
defparam \cont0|control_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \dac0|this_offset[7]~feeder (
// Equation(s):
// \dac0|this_offset[7]~feeder_combout  = \cont0|control_reg [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [31]),
	.cin(gnd),
	.combout(\dac0|this_offset[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_offset[7]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_offset[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \dac0|this_offset[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_offset[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_offset[7] .is_wysiwyg = "true";
defparam \dac0|this_offset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \dac0|Selector52~0 (
// Equation(s):
// \dac0|Selector52~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [7])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|this_offset [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector52~0 .lut_mask = 16'h3030;
defparam \dac0|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \dac0|dac_offset[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[7] .is_wysiwyg = "true";
defparam \dac0|dac_offset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \dac0|this_prev_offset[7] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_offset [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[7] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \dac0|Selector53~0 (
// Equation(s):
// \dac0|Selector53~0_combout  = (!\dac0|dac_state [0] & \dac0|this_offset [6])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_offset [6]),
	.cin(gnd),
	.combout(\dac0|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector53~0 .lut_mask = 16'h3300;
defparam \dac0|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \dac0|dac_offset[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[6] .is_wysiwyg = "true";
defparam \dac0|dac_offset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \dac0|this_prev_offset[6]~feeder (
// Equation(s):
// \dac0|this_prev_offset[6]~feeder_combout  = \dac0|dac_offset [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_offset [6]),
	.cin(gnd),
	.combout(\dac0|this_prev_offset[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_offset[6]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_offset[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \dac0|this_prev_offset[6] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_offset[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[6] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \dac0|always1~3 (
// Equation(s):
// \dac0|always1~3_combout  = (\dac0|this_offset [6] & (\dac0|this_prev_offset [6] & (\dac0|this_offset [7] $ (!\dac0|this_prev_offset [7])))) # (!\dac0|this_offset [6] & (!\dac0|this_prev_offset [6] & (\dac0|this_offset [7] $ (!\dac0|this_prev_offset 
// [7]))))

	.dataa(\dac0|this_offset [6]),
	.datab(\dac0|this_offset [7]),
	.datac(\dac0|this_prev_offset [7]),
	.datad(\dac0|this_prev_offset [6]),
	.cin(gnd),
	.combout(\dac0|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~3 .lut_mask = 16'h8241;
defparam \dac0|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \dac0|always1~4 (
// Equation(s):
// \dac0|always1~4_combout  = (\dac0|always1~2_combout  & (\dac0|always1~1_combout  & (\dac0|always1~0_combout  & \dac0|always1~3_combout )))

	.dataa(\dac0|always1~2_combout ),
	.datab(\dac0|always1~1_combout ),
	.datac(\dac0|always1~0_combout ),
	.datad(\dac0|always1~3_combout ),
	.cin(gnd),
	.combout(\dac0|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~4 .lut_mask = 16'h8000;
defparam \dac0|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \cont0|c_temp[2][3]~feeder (
// Equation(s):
// \cont0|c_temp[2][3]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\cont0|c_temp[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][3]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \cont0|Decoder0~5 (
// Equation(s):
// \cont0|Decoder0~5_combout  = (!\cont0|byte_cntr [2] & (\cont0|Decoder0~0_combout  & (\cont0|byte_cntr [1] & !\cont0|byte_cntr [0])))

	.dataa(\cont0|byte_cntr [2]),
	.datab(\cont0|Decoder0~0_combout ),
	.datac(\cont0|byte_cntr [1]),
	.datad(\cont0|byte_cntr [0]),
	.cin(gnd),
	.combout(\cont0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|Decoder0~5 .lut_mask = 16'h0040;
defparam \cont0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \cont0|c_temp[2][3] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][3] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \cont0|control_reg[19]~feeder (
// Equation(s):
// \cont0|control_reg[19]~feeder_combout  = \cont0|c_temp[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][3]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \cont0|control_reg[19] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[19] .is_wysiwyg = "true";
defparam \cont0|control_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \dac0|this_gain[11]~feeder (
// Equation(s):
// \dac0|this_gain[11]~feeder_combout  = \cont0|control_reg [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [19]),
	.cin(gnd),
	.combout(\dac0|this_gain[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[11]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \dac0|this_gain[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[11] .is_wysiwyg = "true";
defparam \dac0|this_gain[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \cont0|c_temp[2][2]~feeder (
// Equation(s):
// \cont0|c_temp[2][2]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\cont0|c_temp[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][2]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \cont0|c_temp[2][2] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][2] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \cont0|control_reg[18]~feeder (
// Equation(s):
// \cont0|control_reg[18]~feeder_combout  = \cont0|c_temp[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][2]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \cont0|control_reg[18] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[18] .is_wysiwyg = "true";
defparam \cont0|control_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \dac0|this_gain[10]~feeder (
// Equation(s):
// \dac0|this_gain[10]~feeder_combout  = \cont0|control_reg [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [18]),
	.cin(gnd),
	.combout(\dac0|this_gain[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[10]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \dac0|this_gain[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[10] .is_wysiwyg = "true";
defparam \dac0|this_gain[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \dac0|Selector24~0 (
// Equation(s):
// \dac0|Selector24~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [11])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|this_gain [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector24~0 .lut_mask = 16'h3030;
defparam \dac0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \dac0|dac_gain[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[11] .is_wysiwyg = "true";
defparam \dac0|dac_gain[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \dac0|this_prev_gain[11] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[11] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \dac0|Selector25~0 (
// Equation(s):
// \dac0|Selector25~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [10])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|this_gain [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector25~0 .lut_mask = 16'h3030;
defparam \dac0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \dac0|dac_gain[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[10] .is_wysiwyg = "true";
defparam \dac0|dac_gain[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \dac0|this_prev_gain[10]~feeder (
// Equation(s):
// \dac0|this_prev_gain[10]~feeder_combout  = \dac0|dac_gain [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [10]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[10]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \dac0|this_prev_gain[10] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[10] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \dac0|always1~16 (
// Equation(s):
// \dac0|always1~16_combout  = (\dac0|this_gain [11] & (\dac0|this_prev_gain [11] & (\dac0|this_gain [10] $ (!\dac0|this_prev_gain [10])))) # (!\dac0|this_gain [11] & (!\dac0|this_prev_gain [11] & (\dac0|this_gain [10] $ (!\dac0|this_prev_gain [10]))))

	.dataa(\dac0|this_gain [11]),
	.datab(\dac0|this_gain [10]),
	.datac(\dac0|this_prev_gain [11]),
	.datad(\dac0|this_prev_gain [10]),
	.cin(gnd),
	.combout(\dac0|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~16 .lut_mask = 16'h8421;
defparam \dac0|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \cont0|c_temp[2][6]~feeder (
// Equation(s):
// \cont0|c_temp[2][6]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \cont0|c_temp[2][6] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][6] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \cont0|control_reg[22] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|c_temp[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[22] .is_wysiwyg = "true";
defparam \cont0|control_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \dac0|this_gain[14]~feeder (
// Equation(s):
// \dac0|this_gain[14]~feeder_combout  = \cont0|control_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [22]),
	.cin(gnd),
	.combout(\dac0|this_gain[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[14]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \dac0|this_gain[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[14] .is_wysiwyg = "true";
defparam \dac0|this_gain[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \dac0|Selector21~0 (
// Equation(s):
// \dac0|Selector21~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [14])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(\dac0|this_gain [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector21~0 .lut_mask = 16'h5050;
defparam \dac0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \dac0|dac_gain[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[14] .is_wysiwyg = "true";
defparam \dac0|dac_gain[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \dac0|this_prev_gain[14]~feeder (
// Equation(s):
// \dac0|this_prev_gain[14]~feeder_combout  = \dac0|dac_gain [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [14]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[14]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \dac0|this_prev_gain[14] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[14] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \cont0|c_temp[2][7]~feeder (
// Equation(s):
// \cont0|c_temp[2][7]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\cont0|c_temp[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][7]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \cont0|c_temp[2][7] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][7] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \cont0|control_reg[23]~feeder (
// Equation(s):
// \cont0|control_reg[23]~feeder_combout  = \cont0|c_temp[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][7]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \cont0|control_reg[23] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[23] .is_wysiwyg = "true";
defparam \cont0|control_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \dac0|this_gain[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cont0|control_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[15] .is_wysiwyg = "true";
defparam \dac0|this_gain[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \dac0|Selector20~0 (
// Equation(s):
// \dac0|Selector20~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [15])

	.dataa(gnd),
	.datab(\dac0|dac_state [0]),
	.datac(gnd),
	.datad(\dac0|this_gain [15]),
	.cin(gnd),
	.combout(\dac0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector20~0 .lut_mask = 16'h3300;
defparam \dac0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \dac0|dac_gain[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[15] .is_wysiwyg = "true";
defparam \dac0|dac_gain[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \dac0|this_prev_gain[15] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[15] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \dac0|always1~18 (
// Equation(s):
// \dac0|always1~18_combout  = (\dac0|this_prev_gain [14] & (\dac0|this_gain [14] & (\dac0|this_gain [15] $ (!\dac0|this_prev_gain [15])))) # (!\dac0|this_prev_gain [14] & (!\dac0|this_gain [14] & (\dac0|this_gain [15] $ (!\dac0|this_prev_gain [15]))))

	.dataa(\dac0|this_prev_gain [14]),
	.datab(\dac0|this_gain [15]),
	.datac(\dac0|this_prev_gain [15]),
	.datad(\dac0|this_gain [14]),
	.cin(gnd),
	.combout(\dac0|always1~18_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~18 .lut_mask = 16'h8241;
defparam \dac0|always1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \cont0|c_temp[2][4]~feeder (
// Equation(s):
// \cont0|c_temp[2][4]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\cont0|c_temp[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][4]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \cont0|c_temp[2][4] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][4] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \cont0|control_reg[20]~feeder (
// Equation(s):
// \cont0|control_reg[20]~feeder_combout  = \cont0|c_temp[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][4]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \cont0|control_reg[20] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[20] .is_wysiwyg = "true";
defparam \cont0|control_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \dac0|this_gain[12]~feeder (
// Equation(s):
// \dac0|this_gain[12]~feeder_combout  = \cont0|control_reg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [20]),
	.cin(gnd),
	.combout(\dac0|this_gain[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[12]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \dac0|this_gain[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[12] .is_wysiwyg = "true";
defparam \dac0|this_gain[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \dac0|Selector23~0 (
// Equation(s):
// \dac0|Selector23~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [12])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(\dac0|this_gain [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector23~0 .lut_mask = 16'h5050;
defparam \dac0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \dac0|dac_gain[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[12] .is_wysiwyg = "true";
defparam \dac0|dac_gain[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \dac0|this_prev_gain[12]~feeder (
// Equation(s):
// \dac0|this_prev_gain[12]~feeder_combout  = \dac0|dac_gain [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [12]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[12]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \dac0|this_prev_gain[12] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[12] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \cont0|c_temp[2][5]~feeder (
// Equation(s):
// \cont0|c_temp[2][5]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \cont0|c_temp[2][5] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][5] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \cont0|control_reg[21]~feeder (
// Equation(s):
// \cont0|control_reg[21]~feeder_combout  = \cont0|c_temp[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][5]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \cont0|control_reg[21] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[21] .is_wysiwyg = "true";
defparam \cont0|control_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \dac0|this_gain[13]~feeder (
// Equation(s):
// \dac0|this_gain[13]~feeder_combout  = \cont0|control_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [21]),
	.cin(gnd),
	.combout(\dac0|this_gain[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[13]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \dac0|this_gain[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[13] .is_wysiwyg = "true";
defparam \dac0|this_gain[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \dac0|Selector22~0 (
// Equation(s):
// \dac0|Selector22~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [13])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(\dac0|this_gain [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector22~0 .lut_mask = 16'h5050;
defparam \dac0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \dac0|dac_gain[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[13] .is_wysiwyg = "true";
defparam \dac0|dac_gain[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \dac0|this_prev_gain[13] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[13] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \dac0|always1~17 (
// Equation(s):
// \dac0|always1~17_combout  = (\dac0|this_prev_gain [12] & (\dac0|this_gain [12] & (\dac0|this_gain [13] $ (!\dac0|this_prev_gain [13])))) # (!\dac0|this_prev_gain [12] & (!\dac0|this_gain [12] & (\dac0|this_gain [13] $ (!\dac0|this_prev_gain [13]))))

	.dataa(\dac0|this_prev_gain [12]),
	.datab(\dac0|this_gain [13]),
	.datac(\dac0|this_prev_gain [13]),
	.datad(\dac0|this_gain [12]),
	.cin(gnd),
	.combout(\dac0|always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~17 .lut_mask = 16'h8241;
defparam \dac0|always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \cont0|c_temp[2][0]~feeder (
// Equation(s):
// \cont0|c_temp[2][0]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cont0|c_temp[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \cont0|c_temp[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \cont0|c_temp[2][0] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][0] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \cont0|control_reg[16]~feeder (
// Equation(s):
// \cont0|control_reg[16]~feeder_combout  = \cont0|c_temp[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][0]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \cont0|control_reg[16] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[16] .is_wysiwyg = "true";
defparam \cont0|control_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \dac0|this_gain[8]~feeder (
// Equation(s):
// \dac0|this_gain[8]~feeder_combout  = \cont0|control_reg [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [16]),
	.cin(gnd),
	.combout(\dac0|this_gain[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[8]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \dac0|this_gain[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[8] .is_wysiwyg = "true";
defparam \dac0|this_gain[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \dac0|Selector27~0 (
// Equation(s):
// \dac0|Selector27~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [8])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_gain [8]),
	.cin(gnd),
	.combout(\dac0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector27~0 .lut_mask = 16'h5500;
defparam \dac0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \dac0|dac_gain[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[8] .is_wysiwyg = "true";
defparam \dac0|dac_gain[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \dac0|this_prev_gain[8]~feeder (
// Equation(s):
// \dac0|this_prev_gain[8]~feeder_combout  = \dac0|dac_gain [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_gain [8]),
	.cin(gnd),
	.combout(\dac0|this_prev_gain[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_gain[8]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_prev_gain[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \dac0|this_prev_gain[8] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_gain[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[8] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \cont0|c_temp[2][1]~feeder (
// Equation(s):
// \cont0|c_temp[2][1]~feeder_combout  = \ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ft0|ft_rxfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\cont0|c_temp[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|c_temp[2][1]~feeder .lut_mask = 16'hFF00;
defparam \cont0|c_temp[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \cont0|c_temp[2][1] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|c_temp[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|c_temp[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|c_temp[2][1] .is_wysiwyg = "true";
defparam \cont0|c_temp[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \cont0|control_reg[17]~feeder (
// Equation(s):
// \cont0|control_reg[17]~feeder_combout  = \cont0|c_temp[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|c_temp[2][1]~q ),
	.cin(gnd),
	.combout(\cont0|control_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont0|control_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \cont0|control_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \cont0|control_reg[17] (
	.clk(!\clk_100M~inputclkctrl_outclk ),
	.d(\cont0|control_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont0|state.00000100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont0|control_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cont0|control_reg[17] .is_wysiwyg = "true";
defparam \cont0|control_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \dac0|this_gain[9]~feeder (
// Equation(s):
// \dac0|this_gain[9]~feeder_combout  = \cont0|control_reg [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cont0|control_reg [17]),
	.cin(gnd),
	.combout(\dac0|this_gain[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[9]~feeder .lut_mask = 16'hFF00;
defparam \dac0|this_gain[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \dac0|this_gain[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[9] .is_wysiwyg = "true";
defparam \dac0|this_gain[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \dac0|Selector26~0 (
// Equation(s):
// \dac0|Selector26~0_combout  = (!\dac0|dac_state [0] & \dac0|this_gain [9])

	.dataa(\dac0|dac_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|this_gain [9]),
	.cin(gnd),
	.combout(\dac0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector26~0 .lut_mask = 16'h5500;
defparam \dac0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \dac0|dac_gain[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_gain [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_gain[9] .is_wysiwyg = "true";
defparam \dac0|dac_gain[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \dac0|this_prev_gain[9] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac0|dac_gain [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_gain [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_gain[9] .is_wysiwyg = "true";
defparam \dac0|this_prev_gain[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \dac0|always1~15 (
// Equation(s):
// \dac0|always1~15_combout  = (\dac0|this_prev_gain [8] & (\dac0|this_gain [8] & (\dac0|this_gain [9] $ (!\dac0|this_prev_gain [9])))) # (!\dac0|this_prev_gain [8] & (!\dac0|this_gain [8] & (\dac0|this_gain [9] $ (!\dac0|this_prev_gain [9]))))

	.dataa(\dac0|this_prev_gain [8]),
	.datab(\dac0|this_gain [9]),
	.datac(\dac0|this_prev_gain [9]),
	.datad(\dac0|this_gain [8]),
	.cin(gnd),
	.combout(\dac0|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~15 .lut_mask = 16'h8241;
defparam \dac0|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \dac0|always1~19 (
// Equation(s):
// \dac0|always1~19_combout  = (\dac0|always1~16_combout  & (\dac0|always1~18_combout  & (\dac0|always1~17_combout  & \dac0|always1~15_combout )))

	.dataa(\dac0|always1~16_combout ),
	.datab(\dac0|always1~18_combout ),
	.datac(\dac0|always1~17_combout ),
	.datad(\dac0|always1~15_combout ),
	.cin(gnd),
	.combout(\dac0|always1~19_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~19 .lut_mask = 16'h8000;
defparam \dac0|always1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \dac0|always1~20 (
// Equation(s):
// \dac0|always1~20_combout  = (\dac0|always1~14_combout  & (\dac0|always1~9_combout  & (\dac0|always1~4_combout  & \dac0|always1~19_combout )))

	.dataa(\dac0|always1~14_combout ),
	.datab(\dac0|always1~9_combout ),
	.datac(\dac0|always1~4_combout ),
	.datad(\dac0|always1~19_combout ),
	.cin(gnd),
	.combout(\dac0|always1~20_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|always1~20 .lut_mask = 16'h8000;
defparam \dac0|always1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \dac0|Selector5~2 (
// Equation(s):
// \dac0|Selector5~2_combout  = (\dac0|dac_state [1] & ((\dac0|dac_state [3]) # ((\dac0|Equal3~0_combout )))) # (!\dac0|dac_state [1] & (!\dac0|dac_state [3] & ((!\dac0|always1~20_combout ))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|always1~20_combout ),
	.cin(gnd),
	.combout(\dac0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~2 .lut_mask = 16'hA8B9;
defparam \dac0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \dac0|Selector5~3 (
// Equation(s):
// \dac0|Selector5~3_combout  = (\dac0|dac_state [2] & (((!\dac0|dac_state [0])))) # (!\dac0|dac_state [2] & ((\dac0|dac_state [3] & (\dac0|Selector5~2_combout  $ (\dac0|dac_state [0]))) # (!\dac0|dac_state [3] & (\dac0|Selector5~2_combout  & \dac0|dac_state 
// [0]))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|Selector5~2_combout ),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~3 .lut_mask = 16'h14EA;
defparam \dac0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \dac0|Selector5~1 (
// Equation(s):
// \dac0|Selector5~1_combout  = (\dac0|dac_state [3] & (((!\dac0|Selector5~3_combout )))) # (!\dac0|dac_state [3] & ((\dac0|dac_state [2] & (\dac0|Selector5~0_combout  & \dac0|Selector5~3_combout )) # (!\dac0|dac_state [2] & ((!\dac0|Selector5~3_combout 
// )))))

	.dataa(\dac0|Selector5~0_combout ),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|Selector5~3_combout ),
	.cin(gnd),
	.combout(\dac0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~1 .lut_mask = 16'h20CF;
defparam \dac0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \dac0|dac_state[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[0] .is_wysiwyg = "true";
defparam \dac0|dac_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \dac0|Selector4~1 (
// Equation(s):
// \dac0|Selector4~1_combout  = (\dac0|dac_state [2] & (\dac0|Selector4~0_combout  $ (((!\dac0|dac_state [3] & \dac0|dac_state [0]))))) # (!\dac0|dac_state [2] & (((\dac0|Selector4~0_combout ) # (!\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|Selector4~0_combout ),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector4~1 .lut_mask = 16'hD2F5;
defparam \dac0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \dac0|dac_state[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[1] .is_wysiwyg = "true";
defparam \dac0|dac_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \dac0|bit_cntr[4]~7 (
// Equation(s):
// \dac0|bit_cntr[4]~7_combout  = ((!\dac0|dac_state [2] & !\dac0|dac_state [1])) # (!\dac0|Equal3~0_combout )

	.dataa(\dac0|dac_state [2]),
	.datab(gnd),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|bit_cntr[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[4]~7 .lut_mask = 16'h0F5F;
defparam \dac0|bit_cntr[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \dac0|bit_cntr[4]~8 (
// Equation(s):
// \dac0|bit_cntr[4]~8_combout  = (!\dac0|dac_state [3] & ((\dac0|dac_state [1] & (\dac0|dac_state [2] $ (\dac0|dac_state [0]))) # (!\dac0|dac_state [1] & (!\dac0|dac_state [2] & !\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|bit_cntr[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[4]~8 .lut_mask = 16'h0221;
defparam \dac0|bit_cntr[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \dac0|bit_cntr[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[4]~7_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[0] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \dac0|bit_cntr[1]~9 (
// Equation(s):
// \dac0|bit_cntr[1]~9_combout  = (\dac0|bit_cntr [1] & (!\dac0|bit_cntr[0]~6 )) # (!\dac0|bit_cntr [1] & ((\dac0|bit_cntr[0]~6 ) # (GND)))
// \dac0|bit_cntr[1]~10  = CARRY((!\dac0|bit_cntr[0]~6 ) # (!\dac0|bit_cntr [1]))

	.dataa(\dac0|bit_cntr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[0]~6 ),
	.combout(\dac0|bit_cntr[1]~9_combout ),
	.cout(\dac0|bit_cntr[1]~10 ));
// synopsys translate_off
defparam \dac0|bit_cntr[1]~9 .lut_mask = 16'h5A5F;
defparam \dac0|bit_cntr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \dac0|bit_cntr[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[4]~7_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[1] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \dac0|bit_cntr[2]~11 (
// Equation(s):
// \dac0|bit_cntr[2]~11_combout  = (\dac0|bit_cntr [2] & (\dac0|bit_cntr[1]~10  $ (GND))) # (!\dac0|bit_cntr [2] & (!\dac0|bit_cntr[1]~10  & VCC))
// \dac0|bit_cntr[2]~12  = CARRY((\dac0|bit_cntr [2] & !\dac0|bit_cntr[1]~10 ))

	.dataa(gnd),
	.datab(\dac0|bit_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[1]~10 ),
	.combout(\dac0|bit_cntr[2]~11_combout ),
	.cout(\dac0|bit_cntr[2]~12 ));
// synopsys translate_off
defparam \dac0|bit_cntr[2]~11 .lut_mask = 16'hC30C;
defparam \dac0|bit_cntr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \dac0|bit_cntr[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[4]~7_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[2] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \dac0|bit_cntr[3]~13 (
// Equation(s):
// \dac0|bit_cntr[3]~13_combout  = (\dac0|bit_cntr [3] & (!\dac0|bit_cntr[2]~12 )) # (!\dac0|bit_cntr [3] & ((\dac0|bit_cntr[2]~12 ) # (GND)))
// \dac0|bit_cntr[3]~14  = CARRY((!\dac0|bit_cntr[2]~12 ) # (!\dac0|bit_cntr [3]))

	.dataa(\dac0|bit_cntr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[2]~12 ),
	.combout(\dac0|bit_cntr[3]~13_combout ),
	.cout(\dac0|bit_cntr[3]~14 ));
// synopsys translate_off
defparam \dac0|bit_cntr[3]~13 .lut_mask = 16'h5A5F;
defparam \dac0|bit_cntr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \dac0|bit_cntr[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[4]~7_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[3] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \dac0|bit_cntr[4]~15 (
// Equation(s):
// \dac0|bit_cntr[4]~15_combout  = \dac0|bit_cntr[3]~14  $ (!\dac0|bit_cntr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|bit_cntr [4]),
	.cin(\dac0|bit_cntr[3]~14 ),
	.combout(\dac0|bit_cntr[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[4]~15 .lut_mask = 16'hF00F;
defparam \dac0|bit_cntr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \dac0|bit_cntr[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[4]~7_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[4] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \dac0|Mux0~13 (
// Equation(s):
// \dac0|Mux0~13_combout  = (\dac0|bit_cntr [0] & \dac0|bit_cntr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|bit_cntr [1]),
	.cin(gnd),
	.combout(\dac0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~13 .lut_mask = 16'hF000;
defparam \dac0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \dac0|Equal3~0 (
// Equation(s):
// \dac0|Equal3~0_combout  = (((\dac0|bit_cntr [3]) # (!\dac0|Mux0~13_combout )) # (!\dac0|bit_cntr [2])) # (!\dac0|bit_cntr [4])

	.dataa(\dac0|bit_cntr [4]),
	.datab(\dac0|bit_cntr [2]),
	.datac(\dac0|Mux0~13_combout ),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal3~0 .lut_mask = 16'hFF7F;
defparam \dac0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \dac0|Selector3~3 (
// Equation(s):
// \dac0|Selector3~3_combout  = (\dac0|dac_state [2] & (!\dac0|dac_state [3] & ((\dac0|dac_state [1])))) # (!\dac0|dac_state [2] & ((\dac0|dac_state [3] & ((\dac0|dac_state [1]))) # (!\dac0|dac_state [3] & ((\dac0|Equal3~0_combout ) # (!\dac0|dac_state 
// [1])))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector3~3 .lut_mask = 16'h7611;
defparam \dac0|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \dac0|Selector3~2 (
// Equation(s):
// \dac0|Selector3~2_combout  = (\dac0|Selector3~3_combout  & (\dac0|dac_state [2] & \dac0|dac_state [0])) # (!\dac0|Selector3~3_combout  & ((\dac0|dac_state [2]) # (\dac0|dac_state [0])))

	.dataa(gnd),
	.datab(\dac0|Selector3~3_combout ),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector3~2 .lut_mask = 16'hF330;
defparam \dac0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \dac0|dac_state[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[2] .is_wysiwyg = "true";
defparam \dac0|dac_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \dac0|Selector2~0 (
// Equation(s):
// \dac0|Selector2~0_combout  = (\dac0|dac_state [2] & ((\dac0|dac_state [3]) # ((!\dac0|dac_state [0] & \dac0|dac_state [1])))) # (!\dac0|dac_state [2] & (!\dac0|dac_state [0] & (\dac0|dac_state [3])))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector2~0 .lut_mask = 16'hB2B0;
defparam \dac0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \dac0|dac_state[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[3] .is_wysiwyg = "true";
defparam \dac0|dac_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \dac0|Selector1~0 (
// Equation(s):
// \dac0|Selector1~0_combout  = (\dac0|dac_state [0] & (((!\dac0|dac_state [2] & \dac0|dac_state [1])))) # (!\dac0|dac_state [0] & (!\dac0|dac_state [3] & ((\dac0|dac_state [2]) # (!\dac0|dac_state [1]))))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector1~0 .lut_mask = 16'h3045;
defparam \dac0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \dac0|Selector1~1 (
// Equation(s):
// \dac0|Selector1~1_combout  = (\dac0|dac_state [3] & ((\dac0|dac_state [2]) # ((\dac0|dac_state [1] & !\dac0|dac_state [0])))) # (!\dac0|dac_state [3] & (\dac0|dac_state [0] & (\dac0|dac_state [2] $ (!\dac0|dac_state [1]))))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector1~1 .lut_mask = 16'hC9A8;
defparam \dac0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \dac0|sclk~0 (
// Equation(s):
// \dac0|sclk~0_combout  = (\dac0|Selector1~1_combout  & ((\dac0|sclk~q ))) # (!\dac0|Selector1~1_combout  & (\dac0|Selector1~0_combout ))

	.dataa(\dac0|Selector1~0_combout ),
	.datab(gnd),
	.datac(\dac0|sclk~q ),
	.datad(\dac0|Selector1~1_combout ),
	.cin(gnd),
	.combout(\dac0|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sclk~0 .lut_mask = 16'hF0AA;
defparam \dac0|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \dac0|sclk (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sclk .is_wysiwyg = "true";
defparam \dac0|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \dac0|Selector6~0 (
// Equation(s):
// \dac0|Selector6~0_combout  = (\dac0|dac_state [2] & ((\dac0|dac_offset [0]) # ((\dac0|Equal3~0_combout )))) # (!\dac0|dac_state [2] & (((!\dac0|Equal3~0_combout  & \dac0|dac_gain [0]))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|dac_offset [0]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_gain [0]),
	.cin(gnd),
	.combout(\dac0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~0 .lut_mask = 16'hADA8;
defparam \dac0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \dac0|Mux1~6 (
// Equation(s):
// \dac0|Mux1~6_combout  = (\dac0|bit_cntr [0] & (\dac0|bit_cntr [2] & !\dac0|bit_cntr [1])) # (!\dac0|bit_cntr [0] & (!\dac0|bit_cntr [2] & \dac0|bit_cntr [1]))

	.dataa(gnd),
	.datab(\dac0|bit_cntr [0]),
	.datac(\dac0|bit_cntr [2]),
	.datad(\dac0|bit_cntr [1]),
	.cin(gnd),
	.combout(\dac0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~6 .lut_mask = 16'h03C0;
defparam \dac0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \dac0|dac_offset[18]~1 (
// Equation(s):
// \dac0|dac_offset[18]~1_combout  = !\dac0|dac_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|dac_offset[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[18]~1 .lut_mask = 16'h00FF;
defparam \dac0|dac_offset[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \dac0|dac_offset[18] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|dac_offset[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac0|dac_offset[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[18] .is_wysiwyg = "true";
defparam \dac0|dac_offset[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \dac0|Mux1~0 (
// Equation(s):
// \dac0|Mux1~0_combout  = (!\dac0|bit_cntr [4] & (\dac0|dac_offset [18] & !\dac0|bit_cntr [3]))

	.dataa(\dac0|bit_cntr [4]),
	.datab(gnd),
	.datac(\dac0|dac_offset [18]),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~0 .lut_mask = 16'h0050;
defparam \dac0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \dac0|Mux0~20 (
// Equation(s):
// \dac0|Mux0~20_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [12])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [13])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_offset [12]),
	.datac(\dac0|dac_offset [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~20 .lut_mask = 16'hD8D8;
defparam \dac0|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \dac0|Mux0~21 (
// Equation(s):
// \dac0|Mux0~21_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_offset [14]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_offset [15]))

	.dataa(\dac0|dac_offset [15]),
	.datab(gnd),
	.datac(\dac0|dac_offset [14]),
	.datad(\dac0|bit_cntr [0]),
	.cin(gnd),
	.combout(\dac0|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~21 .lut_mask = 16'hF0AA;
defparam \dac0|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \dac0|Mux1~3 (
// Equation(s):
// \dac0|Mux1~3_combout  = (\dac0|bit_cntr [2] & (((\dac0|bit_cntr [1])))) # (!\dac0|bit_cntr [2] & ((\dac0|bit_cntr [1] & (\dac0|Mux0~20_combout )) # (!\dac0|bit_cntr [1] & ((\dac0|Mux0~21_combout )))))

	.dataa(\dac0|bit_cntr [2]),
	.datab(\dac0|Mux0~20_combout ),
	.datac(\dac0|bit_cntr [1]),
	.datad(\dac0|Mux0~21_combout ),
	.cin(gnd),
	.combout(\dac0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~3 .lut_mask = 16'hE5E0;
defparam \dac0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \dac0|Mux0~22 (
// Equation(s):
// \dac0|Mux0~22_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [8])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [9])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_offset [8]),
	.datac(\dac0|dac_offset [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~22 .lut_mask = 16'hD8D8;
defparam \dac0|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \dac0|Mux0~19 (
// Equation(s):
// \dac0|Mux0~19_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [10])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [11])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_offset [10]),
	.datac(\dac0|dac_offset [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~19 .lut_mask = 16'hD8D8;
defparam \dac0|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \dac0|Mux1~4 (
// Equation(s):
// \dac0|Mux1~4_combout  = (\dac0|Mux1~3_combout  & ((\dac0|Mux0~22_combout ) # ((!\dac0|bit_cntr [2])))) # (!\dac0|Mux1~3_combout  & (((\dac0|bit_cntr [2] & \dac0|Mux0~19_combout ))))

	.dataa(\dac0|Mux1~3_combout ),
	.datab(\dac0|Mux0~22_combout ),
	.datac(\dac0|bit_cntr [2]),
	.datad(\dac0|Mux0~19_combout ),
	.cin(gnd),
	.combout(\dac0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~4 .lut_mask = 16'hDA8A;
defparam \dac0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \dac0|Mux0~18 (
// Equation(s):
// \dac0|Mux0~18_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [0])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [1])))

	.dataa(gnd),
	.datab(\dac0|dac_offset [0]),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_offset [1]),
	.cin(gnd),
	.combout(\dac0|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~18 .lut_mask = 16'hCFC0;
defparam \dac0|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \dac0|Mux0~16 (
// Equation(s):
// \dac0|Mux0~16_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_offset [2]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_offset [3]))

	.dataa(gnd),
	.datab(\dac0|dac_offset [3]),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_offset [2]),
	.cin(gnd),
	.combout(\dac0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~16 .lut_mask = 16'hFC0C;
defparam \dac0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \dac0|Mux0~17 (
// Equation(s):
// \dac0|Mux0~17_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [6])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [7])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_offset [6]),
	.datac(\dac0|dac_offset [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~17 .lut_mask = 16'hD8D8;
defparam \dac0|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \dac0|Mux1~1 (
// Equation(s):
// \dac0|Mux1~1_combout  = (\dac0|bit_cntr [2] & ((\dac0|Mux0~16_combout ) # ((\dac0|bit_cntr [1])))) # (!\dac0|bit_cntr [2] & (((\dac0|Mux0~17_combout  & !\dac0|bit_cntr [1]))))

	.dataa(\dac0|Mux0~16_combout ),
	.datab(\dac0|bit_cntr [2]),
	.datac(\dac0|Mux0~17_combout ),
	.datad(\dac0|bit_cntr [1]),
	.cin(gnd),
	.combout(\dac0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~1 .lut_mask = 16'hCCB8;
defparam \dac0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \dac0|Mux0~15 (
// Equation(s):
// \dac0|Mux0~15_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_offset [4])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_offset [5])))

	.dataa(\dac0|dac_offset [4]),
	.datab(gnd),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_offset [5]),
	.cin(gnd),
	.combout(\dac0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~15 .lut_mask = 16'hAFA0;
defparam \dac0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \dac0|Mux1~2 (
// Equation(s):
// \dac0|Mux1~2_combout  = (\dac0|Mux1~1_combout  & ((\dac0|Mux0~18_combout ) # ((!\dac0|bit_cntr [1])))) # (!\dac0|Mux1~1_combout  & (((\dac0|Mux0~15_combout  & \dac0|bit_cntr [1]))))

	.dataa(\dac0|Mux0~18_combout ),
	.datab(\dac0|Mux1~1_combout ),
	.datac(\dac0|Mux0~15_combout ),
	.datad(\dac0|bit_cntr [1]),
	.cin(gnd),
	.combout(\dac0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~2 .lut_mask = 16'hB8CC;
defparam \dac0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \dac0|Mux1~5 (
// Equation(s):
// \dac0|Mux1~5_combout  = (\dac0|bit_cntr [4] & (((\dac0|Mux1~2_combout  & !\dac0|bit_cntr [3])))) # (!\dac0|bit_cntr [4] & (\dac0|Mux1~4_combout  & ((\dac0|bit_cntr [3]))))

	.dataa(\dac0|bit_cntr [4]),
	.datab(\dac0|Mux1~4_combout ),
	.datac(\dac0|Mux1~2_combout ),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~5 .lut_mask = 16'h44A0;
defparam \dac0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \dac0|Mux1~7 (
// Equation(s):
// \dac0|Mux1~7_combout  = (\dac0|Mux1~5_combout ) # ((\dac0|Mux1~6_combout  & \dac0|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\dac0|Mux1~6_combout ),
	.datac(\dac0|Mux1~0_combout ),
	.datad(\dac0|Mux1~5_combout ),
	.cin(gnd),
	.combout(\dac0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux1~7 .lut_mask = 16'hFFC0;
defparam \dac0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \dac0|Mux0~0 (
// Equation(s):
// \dac0|Mux0~0_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_gain [4])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_gain [5])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_gain [4]),
	.datac(\dac0|dac_gain [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~0 .lut_mask = 16'hD8D8;
defparam \dac0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \dac0|Mux0~4 (
// Equation(s):
// \dac0|Mux0~4_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [0]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [1]))

	.dataa(\dac0|dac_gain [1]),
	.datab(gnd),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_gain [0]),
	.cin(gnd),
	.combout(\dac0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~4 .lut_mask = 16'hFA0A;
defparam \dac0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \dac0|Mux0~2 (
// Equation(s):
// \dac0|Mux0~2_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [6]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [7]))

	.dataa(gnd),
	.datab(\dac0|dac_gain [7]),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_gain [6]),
	.cin(gnd),
	.combout(\dac0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~2 .lut_mask = 16'hFC0C;
defparam \dac0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \dac0|Mux0~1 (
// Equation(s):
// \dac0|Mux0~1_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [2]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [3]))

	.dataa(\dac0|dac_gain [3]),
	.datab(gnd),
	.datac(\dac0|bit_cntr [0]),
	.datad(\dac0|dac_gain [2]),
	.cin(gnd),
	.combout(\dac0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~1 .lut_mask = 16'hFA0A;
defparam \dac0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \dac0|Mux0~3 (
// Equation(s):
// \dac0|Mux0~3_combout  = (\dac0|bit_cntr [2] & (((\dac0|bit_cntr [1]) # (\dac0|Mux0~1_combout )))) # (!\dac0|bit_cntr [2] & (\dac0|Mux0~2_combout  & (!\dac0|bit_cntr [1])))

	.dataa(\dac0|bit_cntr [2]),
	.datab(\dac0|Mux0~2_combout ),
	.datac(\dac0|bit_cntr [1]),
	.datad(\dac0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dac0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~3 .lut_mask = 16'hAEA4;
defparam \dac0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \dac0|Mux0~5 (
// Equation(s):
// \dac0|Mux0~5_combout  = (\dac0|bit_cntr [1] & ((\dac0|Mux0~3_combout  & ((\dac0|Mux0~4_combout ))) # (!\dac0|Mux0~3_combout  & (\dac0|Mux0~0_combout )))) # (!\dac0|bit_cntr [1] & (((\dac0|Mux0~3_combout ))))

	.dataa(\dac0|Mux0~0_combout ),
	.datab(\dac0|Mux0~4_combout ),
	.datac(\dac0|bit_cntr [1]),
	.datad(\dac0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\dac0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~5 .lut_mask = 16'hCFA0;
defparam \dac0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \dac0|Mux0~10 (
// Equation(s):
// \dac0|Mux0~10_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [8]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [9]))

	.dataa(\dac0|bit_cntr [0]),
	.datab(gnd),
	.datac(\dac0|dac_gain [9]),
	.datad(\dac0|dac_gain [8]),
	.cin(gnd),
	.combout(\dac0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~10 .lut_mask = 16'hFA50;
defparam \dac0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \dac0|Mux0~8 (
// Equation(s):
// \dac0|Mux0~8_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [14]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [15]))

	.dataa(\dac0|bit_cntr [0]),
	.datab(gnd),
	.datac(\dac0|dac_gain [15]),
	.datad(\dac0|dac_gain [14]),
	.cin(gnd),
	.combout(\dac0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~8 .lut_mask = 16'hFA50;
defparam \dac0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \dac0|Mux0~7 (
// Equation(s):
// \dac0|Mux0~7_combout  = (\dac0|bit_cntr [0] & ((\dac0|dac_gain [12]))) # (!\dac0|bit_cntr [0] & (\dac0|dac_gain [13]))

	.dataa(\dac0|bit_cntr [0]),
	.datab(gnd),
	.datac(\dac0|dac_gain [13]),
	.datad(\dac0|dac_gain [12]),
	.cin(gnd),
	.combout(\dac0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~7 .lut_mask = 16'hFA50;
defparam \dac0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \dac0|Mux0~9 (
// Equation(s):
// \dac0|Mux0~9_combout  = (\dac0|bit_cntr [2] & (((\dac0|bit_cntr [1])))) # (!\dac0|bit_cntr [2] & ((\dac0|bit_cntr [1] & ((\dac0|Mux0~7_combout ))) # (!\dac0|bit_cntr [1] & (\dac0|Mux0~8_combout ))))

	.dataa(\dac0|bit_cntr [2]),
	.datab(\dac0|Mux0~8_combout ),
	.datac(\dac0|bit_cntr [1]),
	.datad(\dac0|Mux0~7_combout ),
	.cin(gnd),
	.combout(\dac0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~9 .lut_mask = 16'hF4A4;
defparam \dac0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \dac0|Mux0~6 (
// Equation(s):
// \dac0|Mux0~6_combout  = (\dac0|bit_cntr [0] & (\dac0|dac_gain [10])) # (!\dac0|bit_cntr [0] & ((\dac0|dac_gain [11])))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_gain [10]),
	.datac(gnd),
	.datad(\dac0|dac_gain [11]),
	.cin(gnd),
	.combout(\dac0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~6 .lut_mask = 16'hDD88;
defparam \dac0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \dac0|Mux0~11 (
// Equation(s):
// \dac0|Mux0~11_combout  = (\dac0|bit_cntr [2] & ((\dac0|Mux0~9_combout  & (\dac0|Mux0~10_combout )) # (!\dac0|Mux0~9_combout  & ((\dac0|Mux0~6_combout ))))) # (!\dac0|bit_cntr [2] & (((\dac0|Mux0~9_combout ))))

	.dataa(\dac0|bit_cntr [2]),
	.datab(\dac0|Mux0~10_combout ),
	.datac(\dac0|Mux0~9_combout ),
	.datad(\dac0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\dac0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~11 .lut_mask = 16'hDAD0;
defparam \dac0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \dac0|Mux0~12 (
// Equation(s):
// \dac0|Mux0~12_combout  = (\dac0|bit_cntr [4] & (\dac0|Mux0~5_combout  & ((!\dac0|bit_cntr [3])))) # (!\dac0|bit_cntr [4] & (((\dac0|Mux0~11_combout  & \dac0|bit_cntr [3]))))

	.dataa(\dac0|bit_cntr [4]),
	.datab(\dac0|Mux0~5_combout ),
	.datac(\dac0|Mux0~11_combout ),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~12 .lut_mask = 16'h5088;
defparam \dac0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \dac0|Mux0~14 (
// Equation(s):
// \dac0|Mux0~14_combout  = (\dac0|Mux0~12_combout ) # ((\dac0|Mux0~13_combout  & (!\dac0|bit_cntr [2] & \dac0|Mux1~0_combout )))

	.dataa(\dac0|Mux0~13_combout ),
	.datab(\dac0|bit_cntr [2]),
	.datac(\dac0|Mux1~0_combout ),
	.datad(\dac0|Mux0~12_combout ),
	.cin(gnd),
	.combout(\dac0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Mux0~14 .lut_mask = 16'hFF20;
defparam \dac0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \dac0|Selector6~1 (
// Equation(s):
// \dac0|Selector6~1_combout  = (\dac0|Selector6~0_combout  & (((\dac0|Mux1~7_combout )) # (!\dac0|Equal3~0_combout ))) # (!\dac0|Selector6~0_combout  & (\dac0|Equal3~0_combout  & ((\dac0|Mux0~14_combout ))))

	.dataa(\dac0|Selector6~0_combout ),
	.datab(\dac0|Equal3~0_combout ),
	.datac(\dac0|Mux1~7_combout ),
	.datad(\dac0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\dac0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~1 .lut_mask = 16'hE6A2;
defparam \dac0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \dac0|sdata~0 (
// Equation(s):
// \dac0|sdata~0_combout  = (\dac0|dac_state [3]) # ((\dac0|dac_state [1] & (\dac0|dac_state [2] $ (\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|sdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~0 .lut_mask = 16'hCEEC;
defparam \dac0|sdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \dac0|sdata~1 (
// Equation(s):
// \dac0|sdata~1_combout  = (\dac0|sdata~0_combout  & ((\dac0|dac_state [3] & ((\dac0|sdata~q ))) # (!\dac0|dac_state [3] & (\dac0|Selector6~1_combout )))) # (!\dac0|sdata~0_combout  & (((\dac0|sdata~q  & !\dac0|dac_state [3]))))

	.dataa(\dac0|Selector6~1_combout ),
	.datab(\dac0|sdata~0_combout ),
	.datac(\dac0|sdata~q ),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|sdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~1 .lut_mask = 16'hC0B8;
defparam \dac0|sdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \dac0|sdata (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sdata .is_wysiwyg = "true";
defparam \dac0|sdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \dac0|sync~9 (
// Equation(s):
// \dac0|sync~9_combout  = (\dac0|dac_state [3] & (!\dac0|dac_state [2] & (\dac0|dac_state [1] & \dac0|dac_state [0]))) # (!\dac0|dac_state [3] & (!\dac0|dac_state [1] & (\dac0|dac_state [2] $ (\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|sync~9_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~9 .lut_mask = 16'h2104;
defparam \dac0|sync~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \dac0|sync~13 (
// Equation(s):
// \dac0|sync~13_combout  = (\dac0|dac_state [3] & (\dac0|dac_state [1])) # (!\dac0|dac_state [3] & (!\dac0|dac_state [1] & \dac0|always1~20_combout ))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [1]),
	.datac(\dac0|always1~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|sync~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~13 .lut_mask = 16'h9898;
defparam \dac0|sync~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \dac0|sync~10 (
// Equation(s):
// \dac0|sync~10_combout  = (\dac0|dac_state [1] & ((\dac0|dac_state [3] $ (!\dac0|dac_state [2])) # (!\dac0|dac_state [0]))) # (!\dac0|dac_state [1] & ((\dac0|dac_state [3]) # ((\dac0|dac_state [2]))))

	.dataa(\dac0|dac_state [3]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|sync~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~10 .lut_mask = 16'h9EFE;
defparam \dac0|sync~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \dac0|sync~11 (
// Equation(s):
// \dac0|sync~11_combout  = (\dac0|sync~9_combout  & (\dac0|sync~13_combout  & !\dac0|sync~10_combout )) # (!\dac0|sync~9_combout  & ((\dac0|sync~10_combout )))

	.dataa(\dac0|sync~9_combout ),
	.datab(\dac0|sync~13_combout ),
	.datac(\dac0|sync~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|sync~11_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~11 .lut_mask = 16'h5858;
defparam \dac0|sync~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \dac0|sync~12 (
// Equation(s):
// \dac0|sync~12_combout  = (\dac0|sync~11_combout  & ((\dac0|sync~q ) # ((\dac0|sync~9_combout  & !\dac0|sync~8_combout )))) # (!\dac0|sync~11_combout  & (\dac0|sync~9_combout  & ((\dac0|sync~8_combout ))))

	.dataa(\dac0|sync~9_combout ),
	.datab(\dac0|sync~11_combout ),
	.datac(\dac0|sync~q ),
	.datad(\dac0|sync~8_combout ),
	.cin(gnd),
	.combout(\dac0|sync~12_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~12 .lut_mask = 16'hE2C8;
defparam \dac0|sync~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \dac0|sync (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sync~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sync .is_wysiwyg = "true";
defparam \dac0|sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N30
cycloneive_lcell_comb \ccd0|Selector1~0 (
// Equation(s):
// \ccd0|Selector1~0_combout  = (\ccd0|timings_cntr [0] & (((!\ccd0|timings_cntr [3]) # (!\ccd0|timings_cntr [1])) # (!\ccd0|timings_cntr [7]))) # (!\ccd0|timings_cntr [0] & ((\ccd0|timings_cntr [7]) # ((\ccd0|timings_cntr [1]) # (\ccd0|timings_cntr [3]))))

	.dataa(\ccd0|timings_cntr [0]),
	.datab(\ccd0|timings_cntr [7]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [3]),
	.cin(gnd),
	.combout(\ccd0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector1~0 .lut_mask = 16'h7FFE;
defparam \ccd0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N4
cycloneive_lcell_comb \ccd0|ccd_p1~1 (
// Equation(s):
// \ccd0|ccd_p1~1_combout  = (!\ccd0|timings_cntr [5] & (!\ccd0|timings_cntr [6] & (\ccd0|timings_cntr [2] & !\ccd0|timings_cntr [4])))

	.dataa(\ccd0|timings_cntr [5]),
	.datab(\ccd0|timings_cntr [6]),
	.datac(\ccd0|timings_cntr [2]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|ccd_p1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_p1~1 .lut_mask = 16'h0010;
defparam \ccd0|ccd_p1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N24
cycloneive_lcell_comb \ccd0|Selector5~3 (
// Equation(s):
// \ccd0|Selector5~3_combout  = (!\ccd0|timings_cntr [0] & (\ccd0|timings_cntr [2] & !\ccd0|timings_cntr [1]))

	.dataa(\ccd0|timings_cntr [0]),
	.datab(\ccd0|timings_cntr [2]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ccd0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector5~3 .lut_mask = 16'h0404;
defparam \ccd0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N18
cycloneive_lcell_comb \ccd0|ccd_p1~0 (
// Equation(s):
// \ccd0|ccd_p1~0_combout  = ((\ccd0|timings_cntr [5] $ (\ccd0|timings_cntr [3])) # (!\ccd0|Selector5~1_combout )) # (!\ccd0|Selector5~3_combout )

	.dataa(\ccd0|timings_cntr [5]),
	.datab(\ccd0|Selector5~3_combout ),
	.datac(\ccd0|Selector5~1_combout ),
	.datad(\ccd0|timings_cntr [3]),
	.cin(gnd),
	.combout(\ccd0|ccd_p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_p1~0 .lut_mask = 16'h7FBF;
defparam \ccd0|ccd_p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N22
cycloneive_lcell_comb \ccd0|ccd_p1~2 (
// Equation(s):
// \ccd0|ccd_p1~2_combout  = (\ccd0|Selector1~0_combout  & (((\ccd0|ccd_p1~q  & \ccd0|ccd_p1~0_combout )))) # (!\ccd0|Selector1~0_combout  & ((\ccd0|ccd_p1~1_combout ) # ((\ccd0|ccd_p1~q  & \ccd0|ccd_p1~0_combout ))))

	.dataa(\ccd0|Selector1~0_combout ),
	.datab(\ccd0|ccd_p1~1_combout ),
	.datac(\ccd0|ccd_p1~q ),
	.datad(\ccd0|ccd_p1~0_combout ),
	.cin(gnd),
	.combout(\ccd0|ccd_p1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_p1~2 .lut_mask = 16'hF444;
defparam \ccd0|ccd_p1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N23
dffeas \ccd0|ccd_p1 (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|ccd_p1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|ccd_p1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|ccd_p1 .is_wysiwyg = "true";
defparam \ccd0|ccd_p1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \ccd0|Selector3~0 (
// Equation(s):
// \ccd0|Selector3~0_combout  = (\ccd0|timings_cntr [7]) # (((\ccd0|timings_cntr [1]) # (\ccd0|timings_cntr [6])) # (!\ccd0|timings_cntr [0]))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [6]),
	.cin(gnd),
	.combout(\ccd0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector3~0 .lut_mask = 16'hFFFB;
defparam \ccd0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \ccd0|Selector3~1 (
// Equation(s):
// \ccd0|Selector3~1_combout  = ((\ccd0|timings_cntr [2] $ (!\ccd0|timings_cntr [4])) # (!\ccd0|timings_cntr [3])) # (!\ccd0|timings_cntr [5])

	.dataa(\ccd0|timings_cntr [2]),
	.datab(\ccd0|timings_cntr [5]),
	.datac(\ccd0|timings_cntr [3]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector3~1 .lut_mask = 16'hBF7F;
defparam \ccd0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \ccd0|ccd_sh~0 (
// Equation(s):
// \ccd0|ccd_sh~0_combout  = (\ccd0|Selector3~0_combout  & (((\ccd0|ccd_sh~q )))) # (!\ccd0|Selector3~0_combout  & ((\ccd0|Selector3~1_combout  & (\ccd0|ccd_sh~q )) # (!\ccd0|Selector3~1_combout  & ((!\ccd0|timings_cntr [4])))))

	.dataa(\ccd0|Selector3~0_combout ),
	.datab(\ccd0|Selector3~1_combout ),
	.datac(\ccd0|ccd_sh~q ),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|ccd_sh~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_sh~0 .lut_mask = 16'hE0F1;
defparam \ccd0|ccd_sh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \ccd0|ccd_sh (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|ccd_sh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|ccd_sh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|ccd_sh .is_wysiwyg = "true";
defparam \ccd0|ccd_sh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \ccd0|ccd_rs~0 (
// Equation(s):
// \ccd0|ccd_rs~0_combout  = (\ccd0|timings_cntr [7] & (!\ccd0|timings_cntr [4] & (!\ccd0|timings_cntr [1] & !\ccd0|timings_cntr [6]))) # (!\ccd0|timings_cntr [7] & (\ccd0|timings_cntr [1] & (\ccd0|timings_cntr [4] $ (\ccd0|timings_cntr [6]))))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|timings_cntr [4]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [6]),
	.cin(gnd),
	.combout(\ccd0|ccd_rs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_rs~0 .lut_mask = 16'h1042;
defparam \ccd0|ccd_rs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \ccd0|Selector0~2 (
// Equation(s):
// \ccd0|Selector0~2_combout  = (!\ccd0|timings_cntr [7] & (!\ccd0|timings_cntr [3] & (!\ccd0|timings_cntr [1] & !\ccd0|timings_cntr [6])))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|timings_cntr [3]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [6]),
	.cin(gnd),
	.combout(\ccd0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~2 .lut_mask = 16'h0001;
defparam \ccd0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \ccd0|ccd_rs~1 (
// Equation(s):
// \ccd0|ccd_rs~1_combout  = (!\ccd0|timings_cntr [5] & ((\ccd0|timings_cntr [0] & ((\ccd0|Selector0~2_combout ))) # (!\ccd0|timings_cntr [0] & (\ccd0|ccd_rs~0_combout ))))

	.dataa(\ccd0|ccd_rs~0_combout ),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|Selector0~2_combout ),
	.datad(\ccd0|timings_cntr [5]),
	.cin(gnd),
	.combout(\ccd0|ccd_rs~1_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_rs~1 .lut_mask = 16'h00E2;
defparam \ccd0|ccd_rs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \ccd0|ccd_rs~2 (
// Equation(s):
// \ccd0|ccd_rs~2_combout  = (\ccd0|timings_cntr [0] & (!\ccd0|ccd_rs~q  & ((!\ccd0|timings_cntr [4])))) # (!\ccd0|timings_cntr [0] & ((\ccd0|timings_cntr [3]) # ((!\ccd0|ccd_rs~q  & \ccd0|timings_cntr [4]))))

	.dataa(\ccd0|ccd_rs~q ),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|timings_cntr [3]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|ccd_rs~2_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_rs~2 .lut_mask = 16'h3174;
defparam \ccd0|ccd_rs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \ccd0|ccd_rs~3 (
// Equation(s):
// \ccd0|ccd_rs~3_combout  = (\ccd0|timings_cntr [2] & (\ccd0|ccd_rs~q  & ((!\ccd0|ccd_rs~2_combout ) # (!\ccd0|ccd_rs~1_combout )))) # (!\ccd0|timings_cntr [2] & ((\ccd0|ccd_rs~q ) # ((\ccd0|ccd_rs~1_combout  & !\ccd0|ccd_rs~2_combout ))))

	.dataa(\ccd0|timings_cntr [2]),
	.datab(\ccd0|ccd_rs~1_combout ),
	.datac(\ccd0|ccd_rs~q ),
	.datad(\ccd0|ccd_rs~2_combout ),
	.cin(gnd),
	.combout(\ccd0|ccd_rs~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|ccd_rs~3 .lut_mask = 16'h70F4;
defparam \ccd0|ccd_rs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \ccd0|ccd_rs (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|ccd_rs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|ccd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|ccd_rs .is_wysiwyg = "true";
defparam \ccd0|ccd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \ccd0|Selector0~3 (
// Equation(s):
// \ccd0|Selector0~3_combout  = (!\ccd0|timings_cntr [0] & (\ccd0|Selector0~2_combout  & !\ccd0|timings_cntr [4]))

	.dataa(gnd),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|Selector0~2_combout ),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~3 .lut_mask = 16'h0030;
defparam \ccd0|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \ccd0|Selector0~8 (
// Equation(s):
// \ccd0|Selector0~8_combout  = (!\ccd0|timings_cntr [1] & ((\ccd0|timings_cntr [7] & (!\ccd0|timings_cntr [0] & !\ccd0|timings_cntr [6])) # (!\ccd0|timings_cntr [7] & (\ccd0|timings_cntr [0] & \ccd0|timings_cntr [6]))))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [6]),
	.cin(gnd),
	.combout(\ccd0|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~8 .lut_mask = 16'h0402;
defparam \ccd0|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \ccd0|Selector0~9 (
// Equation(s):
// \ccd0|Selector0~9_combout  = (\ccd0|ccd_cp~q  & (((\ccd0|timings_cntr [3]) # (!\ccd0|timings_cntr [4])) # (!\ccd0|Selector0~8_combout )))

	.dataa(\ccd0|ccd_cp~q ),
	.datab(\ccd0|Selector0~8_combout ),
	.datac(\ccd0|timings_cntr [3]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~9 .lut_mask = 16'hA2AA;
defparam \ccd0|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \ccd0|Selector0~4 (
// Equation(s):
// \ccd0|Selector0~4_combout  = (!\ccd0|timings_cntr [0] & ((\ccd0|timings_cntr [7] & (!\ccd0|timings_cntr [1] & !\ccd0|timings_cntr [6])) # (!\ccd0|timings_cntr [7] & (\ccd0|timings_cntr [1] & \ccd0|timings_cntr [6]))))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|timings_cntr [0]),
	.datac(\ccd0|timings_cntr [1]),
	.datad(\ccd0|timings_cntr [6]),
	.cin(gnd),
	.combout(\ccd0|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~4 .lut_mask = 16'h1002;
defparam \ccd0|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \ccd0|Selector0~5 (
// Equation(s):
// \ccd0|Selector0~5_combout  = (\ccd0|ccd_cp~q ) # ((\ccd0|Selector0~4_combout  & (\ccd0|timings_cntr [3] & !\ccd0|timings_cntr [4])))

	.dataa(\ccd0|ccd_cp~q ),
	.datab(\ccd0|Selector0~4_combout ),
	.datac(\ccd0|timings_cntr [3]),
	.datad(\ccd0|timings_cntr [4]),
	.cin(gnd),
	.combout(\ccd0|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~5 .lut_mask = 16'hAAEA;
defparam \ccd0|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \ccd0|Selector0~12 (
// Equation(s):
// \ccd0|Selector0~12_combout  = (\ccd0|Selector0~5_combout ) # ((!\ccd0|timings_cntr [7] & (\ccd0|Selector0~6_combout  & \ccd0|timings_cntr [0])))

	.dataa(\ccd0|timings_cntr [7]),
	.datab(\ccd0|Selector0~6_combout ),
	.datac(\ccd0|Selector0~5_combout ),
	.datad(\ccd0|timings_cntr [0]),
	.cin(gnd),
	.combout(\ccd0|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~12 .lut_mask = 16'hF4F0;
defparam \ccd0|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \ccd0|Selector0~10 (
// Equation(s):
// \ccd0|Selector0~10_combout  = (\ccd0|timings_cntr [2] & (\ccd0|Selector0~9_combout  & ((!\ccd0|timings_cntr [5])))) # (!\ccd0|timings_cntr [2] & (((\ccd0|Selector0~12_combout ) # (\ccd0|timings_cntr [5]))))

	.dataa(\ccd0|timings_cntr [2]),
	.datab(\ccd0|Selector0~9_combout ),
	.datac(\ccd0|Selector0~12_combout ),
	.datad(\ccd0|timings_cntr [5]),
	.cin(gnd),
	.combout(\ccd0|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~10 .lut_mask = 16'h55D8;
defparam \ccd0|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \ccd0|Selector0~11 (
// Equation(s):
// \ccd0|Selector0~11_combout  = (\ccd0|timings_cntr [5] & (\ccd0|ccd_cp~q  & ((!\ccd0|Selector0~10_combout ) # (!\ccd0|Selector0~3_combout )))) # (!\ccd0|timings_cntr [5] & (((\ccd0|Selector0~10_combout ))))

	.dataa(\ccd0|Selector0~3_combout ),
	.datab(\ccd0|Selector0~10_combout ),
	.datac(\ccd0|ccd_cp~q ),
	.datad(\ccd0|timings_cntr [5]),
	.cin(gnd),
	.combout(\ccd0|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ccd0|Selector0~11 .lut_mask = 16'h70CC;
defparam \ccd0|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \ccd0|ccd_cp (
	.clk(\ccd0|clk_timings~clkctrl_outclk ),
	.d(\ccd0|Selector0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccd0|ccd_cp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ccd0|ccd_cp .is_wysiwyg = "true";
defparam \ccd0|ccd_cp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N14
cycloneive_lcell_comb \step0|Add0~0 (
// Equation(s):
// \step0|Add0~0_combout  = \step0|mtr_cntr [0] $ (VCC)
// \step0|Add0~1  = CARRY(\step0|mtr_cntr [0])

	.dataa(\step0|mtr_cntr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\step0|Add0~0_combout ),
	.cout(\step0|Add0~1 ));
// synopsys translate_off
defparam \step0|Add0~0 .lut_mask = 16'h55AA;
defparam \step0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N10
cycloneive_lcell_comb \step0|mtr_cntr~3 (
// Equation(s):
// \step0|mtr_cntr~3_combout  = (\step0|Add0~0_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~0_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~3 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N11
dffeas \step0|mtr_cntr[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[0] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N16
cycloneive_lcell_comb \step0|Add0~2 (
// Equation(s):
// \step0|Add0~2_combout  = (\step0|mtr_cntr [1] & (!\step0|Add0~1 )) # (!\step0|mtr_cntr [1] & ((\step0|Add0~1 ) # (GND)))
// \step0|Add0~3  = CARRY((!\step0|Add0~1 ) # (!\step0|mtr_cntr [1]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~1 ),
	.combout(\step0|Add0~2_combout ),
	.cout(\step0|Add0~3 ));
// synopsys translate_off
defparam \step0|Add0~2 .lut_mask = 16'h3C3F;
defparam \step0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y2_N17
dffeas \step0|mtr_cntr[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[1] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N18
cycloneive_lcell_comb \step0|Add0~4 (
// Equation(s):
// \step0|Add0~4_combout  = (\step0|mtr_cntr [2] & (\step0|Add0~3  $ (GND))) # (!\step0|mtr_cntr [2] & (!\step0|Add0~3  & VCC))
// \step0|Add0~5  = CARRY((\step0|mtr_cntr [2] & !\step0|Add0~3 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~3 ),
	.combout(\step0|Add0~4_combout ),
	.cout(\step0|Add0~5 ));
// synopsys translate_off
defparam \step0|Add0~4 .lut_mask = 16'hC30C;
defparam \step0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y2_N19
dffeas \step0|mtr_cntr[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[2] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N20
cycloneive_lcell_comb \step0|Add0~6 (
// Equation(s):
// \step0|Add0~6_combout  = (\step0|mtr_cntr [3] & (!\step0|Add0~5 )) # (!\step0|mtr_cntr [3] & ((\step0|Add0~5 ) # (GND)))
// \step0|Add0~7  = CARRY((!\step0|Add0~5 ) # (!\step0|mtr_cntr [3]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~5 ),
	.combout(\step0|Add0~6_combout ),
	.cout(\step0|Add0~7 ));
// synopsys translate_off
defparam \step0|Add0~6 .lut_mask = 16'h3C3F;
defparam \step0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y2_N21
dffeas \step0|mtr_cntr[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[3] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N22
cycloneive_lcell_comb \step0|Add0~8 (
// Equation(s):
// \step0|Add0~8_combout  = (\step0|mtr_cntr [4] & (\step0|Add0~7  $ (GND))) # (!\step0|mtr_cntr [4] & (!\step0|Add0~7  & VCC))
// \step0|Add0~9  = CARRY((\step0|mtr_cntr [4] & !\step0|Add0~7 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~7 ),
	.combout(\step0|Add0~8_combout ),
	.cout(\step0|Add0~9 ));
// synopsys translate_off
defparam \step0|Add0~8 .lut_mask = 16'hC30C;
defparam \step0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N0
cycloneive_lcell_comb \step0|mtr_cntr~6 (
// Equation(s):
// \step0|mtr_cntr~6_combout  = (\step0|Add0~8_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~8_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~6_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~6 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N1
dffeas \step0|mtr_cntr[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[4] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
cycloneive_lcell_comb \step0|Add0~10 (
// Equation(s):
// \step0|Add0~10_combout  = (\step0|mtr_cntr [5] & (!\step0|Add0~9 )) # (!\step0|mtr_cntr [5] & ((\step0|Add0~9 ) # (GND)))
// \step0|Add0~11  = CARRY((!\step0|Add0~9 ) # (!\step0|mtr_cntr [5]))

	.dataa(\step0|mtr_cntr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~9 ),
	.combout(\step0|Add0~10_combout ),
	.cout(\step0|Add0~11 ));
// synopsys translate_off
defparam \step0|Add0~10 .lut_mask = 16'h5A5F;
defparam \step0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \step0|mtr_cntr[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[5] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N26
cycloneive_lcell_comb \step0|Add0~12 (
// Equation(s):
// \step0|Add0~12_combout  = (\step0|mtr_cntr [6] & (\step0|Add0~11  $ (GND))) # (!\step0|mtr_cntr [6] & (!\step0|Add0~11  & VCC))
// \step0|Add0~13  = CARRY((\step0|mtr_cntr [6] & !\step0|Add0~11 ))

	.dataa(\step0|mtr_cntr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~11 ),
	.combout(\step0|Add0~12_combout ),
	.cout(\step0|Add0~13 ));
// synopsys translate_off
defparam \step0|Add0~12 .lut_mask = 16'hA50A;
defparam \step0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N6
cycloneive_lcell_comb \step0|mtr_cntr~5 (
// Equation(s):
// \step0|mtr_cntr~5_combout  = (\step0|Add0~12_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~12_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~5 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N7
dffeas \step0|mtr_cntr[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[6] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N28
cycloneive_lcell_comb \step0|Add0~14 (
// Equation(s):
// \step0|Add0~14_combout  = (\step0|mtr_cntr [7] & (!\step0|Add0~13 )) # (!\step0|mtr_cntr [7] & ((\step0|Add0~13 ) # (GND)))
// \step0|Add0~15  = CARRY((!\step0|Add0~13 ) # (!\step0|mtr_cntr [7]))

	.dataa(\step0|mtr_cntr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~13 ),
	.combout(\step0|Add0~14_combout ),
	.cout(\step0|Add0~15 ));
// synopsys translate_off
defparam \step0|Add0~14 .lut_mask = 16'h5A5F;
defparam \step0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N12
cycloneive_lcell_comb \step0|mtr_cntr~4 (
// Equation(s):
// \step0|mtr_cntr~4_combout  = (!\step0|Equal0~5_combout  & \step0|Add0~14_combout )

	.dataa(gnd),
	.datab(\step0|Equal0~5_combout ),
	.datac(gnd),
	.datad(\step0|Add0~14_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~4 .lut_mask = 16'h3300;
defparam \step0|mtr_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N13
dffeas \step0|mtr_cntr[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[7] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N2
cycloneive_lcell_comb \step0|Equal0~3 (
// Equation(s):
// \step0|Equal0~3_combout  = (\step0|mtr_cntr [6] & (\step0|mtr_cntr [4] & (!\step0|mtr_cntr [5] & \step0|mtr_cntr [7])))

	.dataa(\step0|mtr_cntr [6]),
	.datab(\step0|mtr_cntr [4]),
	.datac(\step0|mtr_cntr [5]),
	.datad(\step0|mtr_cntr [7]),
	.cin(gnd),
	.combout(\step0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~3 .lut_mask = 16'h0800;
defparam \step0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N4
cycloneive_lcell_comb \step0|Equal0~4 (
// Equation(s):
// \step0|Equal0~4_combout  = (!\step0|mtr_cntr [2] & (!\step0|mtr_cntr [1] & (\step0|Equal0~3_combout  & !\step0|mtr_cntr [3])))

	.dataa(\step0|mtr_cntr [2]),
	.datab(\step0|mtr_cntr [1]),
	.datac(\step0|Equal0~3_combout ),
	.datad(\step0|mtr_cntr [3]),
	.cin(gnd),
	.combout(\step0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~4 .lut_mask = 16'h0010;
defparam \step0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
cycloneive_lcell_comb \step0|Add0~16 (
// Equation(s):
// \step0|Add0~16_combout  = (\step0|mtr_cntr [8] & (\step0|Add0~15  $ (GND))) # (!\step0|mtr_cntr [8] & (!\step0|Add0~15  & VCC))
// \step0|Add0~17  = CARRY((\step0|mtr_cntr [8] & !\step0|Add0~15 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~15 ),
	.combout(\step0|Add0~16_combout ),
	.cout(\step0|Add0~17 ));
// synopsys translate_off
defparam \step0|Add0~16 .lut_mask = 16'hC30C;
defparam \step0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N8
cycloneive_lcell_comb \step0|mtr_cntr~2 (
// Equation(s):
// \step0|mtr_cntr~2_combout  = (\step0|Add0~16_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~16_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~2 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N9
dffeas \step0|mtr_cntr[8] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[8] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N0
cycloneive_lcell_comb \step0|Add0~18 (
// Equation(s):
// \step0|Add0~18_combout  = (\step0|mtr_cntr [9] & (!\step0|Add0~17 )) # (!\step0|mtr_cntr [9] & ((\step0|Add0~17 ) # (GND)))
// \step0|Add0~19  = CARRY((!\step0|Add0~17 ) # (!\step0|mtr_cntr [9]))

	.dataa(\step0|mtr_cntr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~17 ),
	.combout(\step0|Add0~18_combout ),
	.cout(\step0|Add0~19 ));
// synopsys translate_off
defparam \step0|Add0~18 .lut_mask = 16'h5A5F;
defparam \step0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N30
cycloneive_lcell_comb \step0|mtr_cntr~1 (
// Equation(s):
// \step0|mtr_cntr~1_combout  = (\step0|Add0~18_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\step0|Add0~18_combout ),
	.datac(\step0|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\step0|mtr_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~1 .lut_mask = 16'h0C0C;
defparam \step0|mtr_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N31
dffeas \step0|mtr_cntr[9] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[9] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N2
cycloneive_lcell_comb \step0|Add0~20 (
// Equation(s):
// \step0|Add0~20_combout  = (\step0|mtr_cntr [10] & (\step0|Add0~19  $ (GND))) # (!\step0|mtr_cntr [10] & (!\step0|Add0~19  & VCC))
// \step0|Add0~21  = CARRY((\step0|mtr_cntr [10] & !\step0|Add0~19 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~19 ),
	.combout(\step0|Add0~20_combout ),
	.cout(\step0|Add0~21 ));
// synopsys translate_off
defparam \step0|Add0~20 .lut_mask = 16'hC30C;
defparam \step0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N28
cycloneive_lcell_comb \step0|mtr_cntr~0 (
// Equation(s):
// \step0|mtr_cntr~0_combout  = (\step0|Add0~20_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\step0|Add0~20_combout ),
	.datac(\step0|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\step0|mtr_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~0 .lut_mask = 16'h0C0C;
defparam \step0|mtr_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N29
dffeas \step0|mtr_cntr[10] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[10] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
cycloneive_lcell_comb \step0|Add0~22 (
// Equation(s):
// \step0|Add0~22_combout  = (\step0|mtr_cntr [11] & (!\step0|Add0~21 )) # (!\step0|mtr_cntr [11] & ((\step0|Add0~21 ) # (GND)))
// \step0|Add0~23  = CARRY((!\step0|Add0~21 ) # (!\step0|mtr_cntr [11]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~21 ),
	.combout(\step0|Add0~22_combout ),
	.cout(\step0|Add0~23 ));
// synopsys translate_off
defparam \step0|Add0~22 .lut_mask = 16'h3C3F;
defparam \step0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N5
dffeas \step0|mtr_cntr[11] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[11] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneive_lcell_comb \step0|Equal0~0 (
// Equation(s):
// \step0|Equal0~0_combout  = (\step0|mtr_cntr [9] & (\step0|mtr_cntr [10] & (!\step0|mtr_cntr [11] & \step0|mtr_cntr [8])))

	.dataa(\step0|mtr_cntr [9]),
	.datab(\step0|mtr_cntr [10]),
	.datac(\step0|mtr_cntr [11]),
	.datad(\step0|mtr_cntr [8]),
	.cin(gnd),
	.combout(\step0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~0 .lut_mask = 16'h0800;
defparam \step0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
cycloneive_lcell_comb \step0|Add0~24 (
// Equation(s):
// \step0|Add0~24_combout  = (\step0|mtr_cntr [12] & (\step0|Add0~23  $ (GND))) # (!\step0|mtr_cntr [12] & (!\step0|Add0~23  & VCC))
// \step0|Add0~25  = CARRY((\step0|mtr_cntr [12] & !\step0|Add0~23 ))

	.dataa(\step0|mtr_cntr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~23 ),
	.combout(\step0|Add0~24_combout ),
	.cout(\step0|Add0~25 ));
// synopsys translate_off
defparam \step0|Add0~24 .lut_mask = 16'hA50A;
defparam \step0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N7
dffeas \step0|mtr_cntr[12] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[12] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N8
cycloneive_lcell_comb \step0|Add0~26 (
// Equation(s):
// \step0|Add0~26_combout  = (\step0|mtr_cntr [13] & (!\step0|Add0~25 )) # (!\step0|mtr_cntr [13] & ((\step0|Add0~25 ) # (GND)))
// \step0|Add0~27  = CARRY((!\step0|Add0~25 ) # (!\step0|mtr_cntr [13]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~25 ),
	.combout(\step0|Add0~26_combout ),
	.cout(\step0|Add0~27 ));
// synopsys translate_off
defparam \step0|Add0~26 .lut_mask = 16'h3C3F;
defparam \step0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N9
dffeas \step0|mtr_cntr[13] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[13] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneive_lcell_comb \step0|Add0~28 (
// Equation(s):
// \step0|Add0~28_combout  = (\step0|mtr_cntr [14] & (\step0|Add0~27  $ (GND))) # (!\step0|mtr_cntr [14] & (!\step0|Add0~27  & VCC))
// \step0|Add0~29  = CARRY((\step0|mtr_cntr [14] & !\step0|Add0~27 ))

	.dataa(\step0|mtr_cntr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~27 ),
	.combout(\step0|Add0~28_combout ),
	.cout(\step0|Add0~29 ));
// synopsys translate_off
defparam \step0|Add0~28 .lut_mask = 16'hA50A;
defparam \step0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N11
dffeas \step0|mtr_cntr[14] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[14] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneive_lcell_comb \step0|Add0~30 (
// Equation(s):
// \step0|Add0~30_combout  = (\step0|mtr_cntr [15] & (!\step0|Add0~29 )) # (!\step0|mtr_cntr [15] & ((\step0|Add0~29 ) # (GND)))
// \step0|Add0~31  = CARRY((!\step0|Add0~29 ) # (!\step0|mtr_cntr [15]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~29 ),
	.combout(\step0|Add0~30_combout ),
	.cout(\step0|Add0~31 ));
// synopsys translate_off
defparam \step0|Add0~30 .lut_mask = 16'h3C3F;
defparam \step0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N13
dffeas \step0|mtr_cntr[15] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[15] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N14
cycloneive_lcell_comb \step0|Add0~32 (
// Equation(s):
// \step0|Add0~32_combout  = (\step0|mtr_cntr [16] & (\step0|Add0~31  $ (GND))) # (!\step0|mtr_cntr [16] & (!\step0|Add0~31  & VCC))
// \step0|Add0~33  = CARRY((\step0|mtr_cntr [16] & !\step0|Add0~31 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~31 ),
	.combout(\step0|Add0~32_combout ),
	.cout(\step0|Add0~33 ));
// synopsys translate_off
defparam \step0|Add0~32 .lut_mask = 16'hC30C;
defparam \step0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N15
dffeas \step0|mtr_cntr[16] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[16] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
cycloneive_lcell_comb \step0|Add0~34 (
// Equation(s):
// \step0|Add0~34_combout  = (\step0|mtr_cntr [17] & (!\step0|Add0~33 )) # (!\step0|mtr_cntr [17] & ((\step0|Add0~33 ) # (GND)))
// \step0|Add0~35  = CARRY((!\step0|Add0~33 ) # (!\step0|mtr_cntr [17]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~33 ),
	.combout(\step0|Add0~34_combout ),
	.cout(\step0|Add0~35 ));
// synopsys translate_off
defparam \step0|Add0~34 .lut_mask = 16'h3C3F;
defparam \step0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N17
dffeas \step0|mtr_cntr[17] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[17] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
cycloneive_lcell_comb \step0|Add0~36 (
// Equation(s):
// \step0|Add0~36_combout  = \step0|Add0~35  $ (!\step0|mtr_cntr [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\step0|mtr_cntr [18]),
	.cin(\step0|Add0~35 ),
	.combout(\step0|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Add0~36 .lut_mask = 16'hF00F;
defparam \step0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y1_N19
dffeas \step0|mtr_cntr[18] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[18] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
cycloneive_lcell_comb \step0|Equal0~1 (
// Equation(s):
// \step0|Equal0~1_combout  = (!\step0|mtr_cntr [0] & (!\step0|mtr_cntr [18] & (!\step0|mtr_cntr [16] & !\step0|mtr_cntr [17])))

	.dataa(\step0|mtr_cntr [0]),
	.datab(\step0|mtr_cntr [18]),
	.datac(\step0|mtr_cntr [16]),
	.datad(\step0|mtr_cntr [17]),
	.cin(gnd),
	.combout(\step0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~1 .lut_mask = 16'h0001;
defparam \step0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
cycloneive_lcell_comb \step0|Equal0~2 (
// Equation(s):
// \step0|Equal0~2_combout  = (!\step0|mtr_cntr [14] & (!\step0|mtr_cntr [15] & (!\step0|mtr_cntr [13] & !\step0|mtr_cntr [12])))

	.dataa(\step0|mtr_cntr [14]),
	.datab(\step0|mtr_cntr [15]),
	.datac(\step0|mtr_cntr [13]),
	.datad(\step0|mtr_cntr [12]),
	.cin(gnd),
	.combout(\step0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~2 .lut_mask = 16'h0001;
defparam \step0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneive_lcell_comb \step0|Equal0~5 (
// Equation(s):
// \step0|Equal0~5_combout  = (\step0|Equal0~4_combout  & (\step0|Equal0~0_combout  & (\step0|Equal0~1_combout  & \step0|Equal0~2_combout )))

	.dataa(\step0|Equal0~4_combout ),
	.datab(\step0|Equal0~0_combout ),
	.datac(\step0|Equal0~1_combout ),
	.datad(\step0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\step0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~5 .lut_mask = 16'h8000;
defparam \step0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \step0|mtr_step~0 (
// Equation(s):
// \step0|mtr_step~0_combout  = \step0|mtr_step~q  $ (\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|mtr_step~q ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_step~0 .lut_mask = 16'h0FF0;
defparam \step0|mtr_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \step0|mtr_step (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_step~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_step .is_wysiwyg = "true";
defparam \step0|mtr_step .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \adc_sdo~input (
	.i(adc_sdo),
	.ibar(gnd),
	.o(\adc_sdo~input_o ));
// synopsys translate_off
defparam \adc_sdo~input .bus_hold = "false";
defparam \adc_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \mtr_nhome~input (
	.i(mtr_nhome),
	.ibar(gnd),
	.o(\mtr_nhome~input_o ));
// synopsys translate_off
defparam \mtr_nhome~input .bus_hold = "false";
defparam \mtr_nhome~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \mtr_nflt~input (
	.i(mtr_nflt),
	.ibar(gnd),
	.o(\mtr_nflt~input_o ));
// synopsys translate_off
defparam \mtr_nflt~input .bus_hold = "false";
defparam \mtr_nflt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \ft_ac8~input (
	.i(ft_ac8),
	.ibar(gnd),
	.o(\ft_ac8~input_o ));
// synopsys translate_off
defparam \ft_ac8~input .bus_hold = "false";
defparam \ft_ac8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \ft_ac9~input (
	.i(ft_ac9),
	.ibar(gnd),
	.o(\ft_ac9~input_o ));
// synopsys translate_off
defparam \ft_ac9~input .bus_hold = "false";
defparam \ft_ac9~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
