- 👋 Hi, I’m @eternalVLSI
- 👀 I’m interested in RTL Design
- 🌱 I’m currently learning Verilog
- 💞️ I’m looking to collaborate on RTL design domain.
- 📫 How to reach me on kaushalanshu1996@gmail.com 

<!---
eternalVLSI/eternalVLSI is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
