<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: PWR Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__pwr__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">PWR Defines<div class="ingroups"><a class="el" href="group__STM32H7xx__defines.html">STM32Hxx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32H7xx Power Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for PWR Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__pwr__defines.png" border="0" usemap="#agroup____pwr____defines" alt=""/></div>
<map name="agroup____pwr____defines" id="agroup____pwr____defines">
<area shape="rect" href="group__STM32H7xx__defines.html" title="Defined Constants and Types for the STM32H7xx series." alt="" coords="5,70,151,95"/>
<area shape="rect" title="Defined Constants and Types for the STM32H7xx Power Control" alt="" coords="199,70,304,95"/>
<area shape="rect" href="group__pwr__cr3__smpslevel.html" title="This setting is used when both the LDO and SMPS step&#45;down converter are enabled with SMPSEN and LDOEN..." alt="" coords="352,5,572,45"/>
<area shape="rect" href="group__pwr__peripheral__api.html" title=" " alt="" coords="389,70,535,95"/>
<area shape="rect" href="group__pwr__registers.html" title=" " alt="" coords="403,119,521,145"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__pwr__registers"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html">PWR Registers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__pwr__cr3__smpslevel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__cr3__smpslevel.html">SMPS step-down converter voltage output level selection</a></td></tr>
<tr class="memdesc:group__pwr__cr3__smpslevel"><td class="mdescLeft">&#160;</td><td class="mdescRight">This setting is used when both the LDO and SMPS step-down converter are enabled with SMPSEN and LDOEN enabled or when SMPSEXTHP is enabled. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__pwr__peripheral__api"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html">PWR Peripheral API</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">VOS[15:14]: Regulator voltage scaling output selection.  <a href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">More...</a><br /></td></tr>
<tr class="separator:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b19162d7620f8d9e6a96fbf9d19e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga89b19162d7620f8d9e6a96fbf9d19e6d">PWR_CR1_SVOS_MASK</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga89b19162d7620f8d9e6a96fbf9d19e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad613494b0b1c44e53c3c866bd1bb46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gad613494b0b1c44e53c3c866bd1bb46b9">PWR_CR1_SVOS_SCALE_3</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:gad613494b0b1c44e53c3c866bd1bb46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d7dfd0aab08f3ce736783b00473f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga53d7dfd0aab08f3ce736783b00473f3a">PWR_CR1_SVOS_SCALE_4</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:ga53d7dfd0aab08f3ce736783b00473f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4338dc7363c85d2b27278f67dc7fb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac4338dc7363c85d2b27278f67dc7fb3c">PWR_CR1_SVOS_SCALE_5</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gac4338dc7363c85d2b27278f67dc7fb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60adebe66b02d4d6babaa39d774f3bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga60adebe66b02d4d6babaa39d774f3bde">PWR_CR1_SRDRAMSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdd1584eaddf508717554b35a600b0fd">BIT27</a></td></tr>
<tr class="memdesc:ga60adebe66b02d4d6babaa39d774f3bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SmartRun domain AHB memory shut-off in DStop/DStop2 low-power mode.  <a href="group__pwr__defines.html#ga60adebe66b02d4d6babaa39d774f3bde">More...</a><br /></td></tr>
<tr class="separator:ga60adebe66b02d4d6babaa39d774f3bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5874c5da05b36efaf534d8665654eda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga5874c5da05b36efaf534d8665654eda2">PWR_CR1_HSITFSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td></tr>
<tr class="memdesc:ga5874c5da05b36efaf534d8665654eda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">high-speed interfaces USB and FDCAN memory shut-off in DStop/DStop2 mode  <a href="group__pwr__defines.html#ga5874c5da05b36efaf534d8665654eda2">More...</a><br /></td></tr>
<tr class="separator:ga5874c5da05b36efaf534d8665654eda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga9c028f0d04aa173af1ebadcef818a7ce">PWR_CR1_GFXSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td></tr>
<tr class="memdesc:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">GFXMMU and JPEG memory shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga9c028f0d04aa173af1ebadcef818a7ce">More...</a><br /></td></tr>
<tr class="separator:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabaeb0cb4a480ee2df5c52cd1b2d85aed">PWR_CR1_ITCMSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td></tr>
<tr class="memdesc:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">instruction TCM and ETM memory shut-off in DStop/DStop2 mode  <a href="group__pwr__defines.html#gabaeb0cb4a480ee2df5c52cd1b2d85aed">More...</a><br /></td></tr>
<tr class="separator:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf073d12c7ac0f601e545298842a0d5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf073d12c7ac0f601e545298842a0d5c7">PWR_CR1_AHBRAM2SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td></tr>
<tr class="memdesc:gaf073d12c7ac0f601e545298842a0d5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB SRAM2 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#gaf073d12c7ac0f601e545298842a0d5c7">More...</a><br /></td></tr>
<tr class="separator:gaf073d12c7ac0f601e545298842a0d5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366f3dfd3642bf33870f8044cad1b67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga366f3dfd3642bf33870f8044cad1b67a">PWR_CR1_AHBRAM1SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td></tr>
<tr class="memdesc:ga366f3dfd3642bf33870f8044cad1b67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB SRAM1 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga366f3dfd3642bf33870f8044cad1b67a">More...</a><br /></td></tr>
<tr class="separator:ga366f3dfd3642bf33870f8044cad1b67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c95167737507b1d9b816104f3874978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga7c95167737507b1d9b816104f3874978">PWR_CR1_AXIRAM3SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a></td></tr>
<tr class="memdesc:ga7c95167737507b1d9b816104f3874978"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM3 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga7c95167737507b1d9b816104f3874978">More...</a><br /></td></tr>
<tr class="separator:ga7c95167737507b1d9b816104f3874978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga888f993adf46193f3538c2e4ad3fd9d6">PWR_CR1_AXIRAM2SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a83aaba3456aa46dfefe199fe6264d8dc">BIT20</a></td></tr>
<tr class="memdesc:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM2 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga888f993adf46193f3538c2e4ad3fd9d6">More...</a><br /></td></tr>
<tr class="separator:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad688c955f849cbdc3f58cb35933560ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gad688c955f849cbdc3f58cb35933560ac">PWR_CR1_AXIRAM1SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9ce58ae33c478370e59c915b04b05381">BIT19</a></td></tr>
<tr class="memdesc:gad688c955f849cbdc3f58cb35933560ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM1 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#gad688c955f849cbdc3f58cb35933560ac">More...</a><br /></td></tr>
<tr class="separator:gad688c955f849cbdc3f58cb35933560ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf182c6b6e8bca92692b40eaf6e95cffb">PWR_CR1_ALS_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">voltage threshold detected by the AVD.  <a href="group__pwr__defines.html#gaf182c6b6e8bca92692b40eaf6e95cffb">More...</a><br /></td></tr>
<tr class="separator:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad80a9c2f756b17d4475ec44f388b87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaad80a9c2f756b17d4475ec44f388b87e">PWR_CR1_ALS_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaad80a9c2f756b17d4475ec44f388b87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67db90350563320277e4662a7690147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaa67db90350563320277e4662a7690147">PWR_CR1_ALS_1P7V</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa67db90350563320277e4662a7690147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b10f9213ee1780c337b9dcade03ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga03b10f9213ee1780c337b9dcade03ef2">PWR_CR1_ALS_2P1V</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga03b10f9213ee1780c337b9dcade03ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75121ad833c7d84117fd85ff4b4743d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaa75121ad833c7d84117fd85ff4b4743d">PWR_CR1_ALS_2P5V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaa75121ad833c7d84117fd85ff4b4743d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd47859fd1d48ffcb357391e466e839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga1cd47859fd1d48ffcb357391e466e839">PWR_CR1_ALS_2P8V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga1cd47859fd1d48ffcb357391e466e839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae5d3657986e2d92c7f5f72f4422b0a52">PWR_CR1_AVDEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral voltage monitor on V DDA enable <br  />
  <a href="group__pwr__defines.html#gae5d3657986e2d92c7f5f72f4422b0a52">More...</a><br /></td></tr>
<tr class="separator:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga84aeddb7becce4f8f075d95f8b6640b2">PWR_CR1_AVD_READY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">analog voltage ready This bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit).  <a href="group__pwr__defines.html#ga84aeddb7becce4f8f075d95f8b6640b2">More...</a><br /></td></tr>
<tr class="separator:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae0ad5c30c0cca545e2cf11a9573785f4">PWR_CR1_BOOSTE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a></td></tr>
<tr class="memdesc:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">analog switch VBoost control This bit enables the booster to guarantee the analog switch AC performance when the V DD supply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same switch performance over the full supply voltage range) The V DD supply voltage can be monitored through the PVD and the PLS bits.  <a href="group__pwr__defines.html#gae0ad5c30c0cca545e2cf11a9573785f4">More...</a><br /></td></tr>
<tr class="separator:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09950f76d292eb9d01f72dd825082f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td></tr>
<tr class="memdesc:ga09950f76d292eb9d01f72dd825082f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DBP[8]: Disable backup domain write protection.  <a href="group__pwr__defines.html#ga09950f76d292eb9d01f72dd825082f1b">More...</a><br /></td></tr>
<tr class="separator:ga09950f76d292eb9d01f72dd825082f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac79bb49b4f18688f1ca0fa8e41039d53">PWR_CSR1_MMCVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a27fe52b845a36280f50414ab4a00f74f">BIT17</a></td></tr>
<tr class="memdesc:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR1 Register Bits.  <a href="group__pwr__defines.html#gac79bb49b4f18688f1ca0fa8e41039d53">More...</a><br /></td></tr>
<tr class="separator:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0839931d400544985c1955ed9eeb55e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga0839931d400544985c1955ed9eeb55e9">PWR_CSR1_AVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="separator:ga0839931d400544985c1955ed9eeb55e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc12aa24ac4eec40b3f2ffe1e94f63fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabc12aa24ac4eec40b3f2ffe1e94f63fc">PWR_CSR1_ACTVOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gabc12aa24ac4eec40b3f2ffe1e94f63fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8845e351ae1b92d1e6ec45395102f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga6c8845e351ae1b92d1e6ec45395102f3">PWR_CSR1_ACTVOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="separator:ga6c8845e351ae1b92d1e6ec45395102f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e9a5812547f32576265e00802de3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="separator:gaf3e9a5812547f32576265e00802de3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab519388ffad6698f98ada73c4bf81248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gab519388ffad6698f98ada73c4bf81248">PWR_CR2_TEMPH</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td></tr>
<tr class="memdesc:gab519388ffad6698f98ada73c4bf81248"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR2 Register Bits.  <a href="group__pwr__defines.html#gab519388ffad6698f98ada73c4bf81248">More...</a><br /></td></tr>
<tr class="separator:gab519388ffad6698f98ada73c4bf81248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c016996c65b07e913e83155082865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga186c016996c65b07e913e83155082865">PWR_CR2_TEMPL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td></tr>
<tr class="memdesc:ga186c016996c65b07e913e83155082865"><td class="mdescLeft">&#160;</td><td class="mdescRight">temperature level monitoring versus low threshold  <a href="group__pwr__defines.html#ga186c016996c65b07e913e83155082865">More...</a><br /></td></tr>
<tr class="separator:ga186c016996c65b07e913e83155082865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3552758eb3c4985410fe8911560f298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae3552758eb3c4985410fe8911560f298">PWR_CR2_BRRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gae3552758eb3c4985410fe8911560f298"><td class="mdescLeft">&#160;</td><td class="mdescRight">backup regulator ready  <a href="group__pwr__defines.html#gae3552758eb3c4985410fe8911560f298">More...</a><br /></td></tr>
<tr class="separator:gae3552758eb3c4985410fe8911560f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732609af3be64eef8c4c243ce7f1f46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga732609af3be64eef8c4c243ce7f1f46c">PWR_CR2_MONEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ga732609af3be64eef8c4c243ce7f1f46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT and temperature monitoring enable.  <a href="group__pwr__defines.html#ga732609af3be64eef8c4c243ce7f1f46c">More...</a><br /></td></tr>
<tr class="separator:ga732609af3be64eef8c4c243ce7f1f46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga8387ab1b7dc6a1d8de702c6bc899c620">PWR_CR2_BREN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="mdescLeft">&#160;</td><td class="mdescRight">backup regulator enable  <a href="group__pwr__defines.html#ga8387ab1b7dc6a1d8de702c6bc899c620">More...</a><br /></td></tr>
<tr class="separator:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e25571a035b217eee2f8d99f5ca20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga64e25571a035b217eee2f8d99f5ca20d">PWR_CR3_USB33RDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td></tr>
<tr class="memdesc:ga64e25571a035b217eee2f8d99f5ca20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR3 Register Bits.  <a href="group__pwr__defines.html#ga64e25571a035b217eee2f8d99f5ca20d">More...</a><br /></td></tr>
<tr class="separator:ga64e25571a035b217eee2f8d99f5ca20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb4aff167de72e6d0b786abc6d9e45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gacdb4aff167de72e6d0b786abc6d9e45f">PWR_CR3_USBREGEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td></tr>
<tr class="separator:gacdb4aff167de72e6d0b786abc6d9e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d45cbf0931adfbbca0af29a7740151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga40d45cbf0931adfbbca0af29a7740151">PWR_CR3_USB33DEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td></tr>
<tr class="separator:ga40d45cbf0931adfbbca0af29a7740151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac69d6d10d724e67f0b2abf42ee21cdd2">PWR_CR3_SMPSEXTRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS step-down converter external supply ready.  <a href="group__pwr__defines.html#gac69d6d10d724e67f0b2abf42ee21cdd2">More...</a><br /></td></tr>
<tr class="separator:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga21807d08cdbb2fbd8f42b731a5d528ce">PWR_CR3_VBRS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a></td></tr>
<tr class="memdesc:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT charging resistor selection <br  />
  <a href="group__pwr__defines.html#ga21807d08cdbb2fbd8f42b731a5d528ce">More...</a><br /></td></tr>
<tr class="separator:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabba4222905284bb54d6f5157883c30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaabba4222905284bb54d6f5157883c30b">PWR_CR3_VBE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td></tr>
<tr class="memdesc:gaabba4222905284bb54d6f5157883c30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT charging enable.  <a href="group__pwr__defines.html#gaabba4222905284bb54d6f5157883c30b">More...</a><br /></td></tr>
<tr class="separator:gaabba4222905284bb54d6f5157883c30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5d2c9f865f05b46ecdbd050d24d9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga4e5d2c9f865f05b46ecdbd050d24d9e3">PWR_CR3_SMPSLEVEL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4e5d2c9f865f05b46ecdbd050d24d9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d89528d96d308a2cea722427885a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac9d89528d96d308a2cea722427885a7d">PWR_CR3_SMPSLEVEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac9d89528d96d308a2cea722427885a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">PWR_CR3_SMPSEXTHP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS step-down converter external power delivery selection.  <a href="group__pwr__defines.html#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">More...</a><br /></td></tr>
<tr class="separator:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a8423dbc59c5572057861d59115222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf5a8423dbc59c5572057861d59115222">PWR_CR3_SCUEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gaf5a8423dbc59c5572057861d59115222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7056f0ab0cd906f0f49bd11df9b5325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae7056f0ab0cd906f0f49bd11df9b5325">PWR_CR3_SMPSEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gae7056f0ab0cd906f0f49bd11df9b5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5832efbbab5ab98c031bdb891a7977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga2e5832efbbab5ab98c031bdb891a7977">PWR_CR3_LDOEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="separator:ga2e5832efbbab5ab98c031bdb891a7977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18df5e5c7aaa92d19eb53be04121d143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga18df5e5c7aaa92d19eb53be04121d143">PWR_CR3_BYPASS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="separator:ga18df5e5c7aaa92d19eb53be04121d143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474482bd93a0c1b2924cdb5d528c5948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga474482bd93a0c1b2924cdb5d528c5948">PWR_D3CR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga474482bd93a0c1b2924cdb5d528c5948"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3CR Register Bits.  <a href="group__pwr__defines.html#ga474482bd93a0c1b2924cdb5d528c5948">More...</a><br /></td></tr>
<tr class="separator:ga474482bd93a0c1b2924cdb5d528c5948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b76e6e64dd791f7a6376e639e48d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga66b76e6e64dd791f7a6376e639e48d1c">PWR_D3CR_VOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga66b76e6e64dd791f7a6376e639e48d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695bfaf1d1bb741aab0b062286b25ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga5695bfaf1d1bb741aab0b062286b25ed">PWR_D3CR_VOS_MASK</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:ga5695bfaf1d1bb741aab0b062286b25ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6b7a727daad73fb46d530191aadcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga1c6b7a727daad73fb46d530191aadcbb">PWR_D3CR_VOS_SCALE_0</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memdesc:ga1c6b7a727daad73fb46d530191aadcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VOS0 is implemented on STM32H72x/3x with simple VOS setting.  <a href="group__pwr__defines.html#ga1c6b7a727daad73fb46d530191aadcbb">More...</a><br /></td></tr>
<tr class="separator:ga1c6b7a727daad73fb46d530191aadcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae3d7cac9596668ce63316679436ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gadae3d7cac9596668ce63316679436ff5">PWR_D3CR_VOS_SCALE_3</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gadae3d7cac9596668ce63316679436ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b94626acf3089a7d7803cc9144ad17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae5b94626acf3089a7d7803cc9144ad17">PWR_D3CR_VOS_SCALE_2</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:gae5b94626acf3089a7d7803cc9144ad17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78793461bf614c867774a32075bcf03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga78793461bf614c867774a32075bcf03a">PWR_D3CR_VOS_SCALE_1</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga78793461bf614c867774a32075bcf03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af66f177652a0614e62ef534c04ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga657af66f177652a0614e62ef534c04ff">PWR_SRDCR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga657af66f177652a0614e62ef534c04ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRDCR Register Bits.  <a href="group__pwr__defines.html#ga657af66f177652a0614e62ef534c04ff">More...</a><br /></td></tr>
<tr class="separator:ga657af66f177652a0614e62ef534c04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025dbd090f98ee636d38588545b059c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga025dbd090f98ee636d38588545b059c2">PWR_SRDCR_VOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga025dbd090f98ee636d38588545b059c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9f9940eb061e274d80e50732cc3bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga3d9f9940eb061e274d80e50732cc3bc5">PWR_SRDCR_VOS_MASK</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:ga3d9f9940eb061e274d80e50732cc3bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909cd54d5f7fba174719c2710ff4d4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga909cd54d5f7fba174719c2710ff4d4f5">PWR_SRDCR_VOS_SCALE_3</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:ga909cd54d5f7fba174719c2710ff4d4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddfcb4e32a5ebbf9b590866408186d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaaddfcb4e32a5ebbf9b590866408186d2">PWR_SRDCR_VOS_SCALE_2</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gaaddfcb4e32a5ebbf9b590866408186d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc836a3eaab629a24cac7550f6815a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabc836a3eaab629a24cac7550f6815a98">PWR_SRDCR_VOS_SCALE_1</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:gabc836a3eaab629a24cac7550f6815a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8eaab3237ed57b28f8e8cdbffbb6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gafc8eaab3237ed57b28f8e8cdbffbb6cc">PWR_SRDCR_VOS_SCALE_0</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:gafc8eaab3237ed57b28f8e8cdbffbb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaffc4e743e1eab7acf3d5cb01b22977e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a> { <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f">PWR_SYS_SCU_LDO</a> = 0
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6">PWR_SYS_SCU_BYPASS</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda">PWR_SYS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73">PWR_SYS_SMPS_DIRECT</a>
, <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b">PWR_SYS_SMPS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e">PWR_SYS_EXT_SMPS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932">PWR_SYS_EXT_SMPS_LDO_BYP</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d">PWR_SYS_BYPASS</a>
<br />
 }</td></tr>
<tr class="separator:gaffc4e743e1eab7acf3d5cb01b22977e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539bd9bc928f877950e08523217eb288"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a> { <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9">PWR_SVOS_SCALE3</a> = PWR_CR1_SVOS_SCALE_3 &lt;&lt; PWR_CR1_SVOS_SHIFT
, <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8">PWR_SVOS_SCALE4</a> = PWR_CR1_SVOS_SCALE_4 &lt;&lt; PWR_CR1_SVOS_SHIFT
, <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa">PWR_SVOS_SCALE5</a> = PWR_CR1_SVOS_SCALE_5 &lt;&lt; PWR_CR1_SVOS_SHIFT
 }</td></tr>
<tr class="separator:ga539bd9bc928f877950e08523217eb288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763ebcf54b3996fea95742ecf772f19f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> { <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e">PWR_VOS_SCALE_UNDEFINED</a> = 0
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81">PWR_VOS_SCALE_0</a>
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726">PWR_VOS_SCALE_1</a>
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc">PWR_VOS_SCALE_2</a>
, <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42">PWR_VOS_SCALE_3</a>
<br />
 }</td></tr>
<tr class="separator:ga763ebcf54b3996fea95742ecf772f19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32H7xx Power Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga366f3dfd3642bf33870f8044cad1b67a" name="ga366f3dfd3642bf33870f8044cad1b67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366f3dfd3642bf33870f8044cad1b67a">&#9670;&nbsp;</a></span>PWR_CR1_AHBRAM1SO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AHBRAM1SO&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB SRAM1 shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00080">80</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaf073d12c7ac0f601e545298842a0d5c7" name="gaf073d12c7ac0f601e545298842a0d5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf073d12c7ac0f601e545298842a0d5c7">&#9670;&nbsp;</a></span>PWR_CR1_AHBRAM2SO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AHBRAM2SO&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB SRAM2 shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00078">78</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaa67db90350563320277e4662a7690147" name="gaa67db90350563320277e4662a7690147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa67db90350563320277e4662a7690147">&#9670;&nbsp;</a></span>PWR_CR1_ALS_1P7V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_1P7V&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00090">90</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga03b10f9213ee1780c337b9dcade03ef2" name="ga03b10f9213ee1780c337b9dcade03ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b10f9213ee1780c337b9dcade03ef2">&#9670;&nbsp;</a></span>PWR_CR1_ALS_2P1V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_2P1V&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00091">91</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaa75121ad833c7d84117fd85ff4b4743d" name="gaa75121ad833c7d84117fd85ff4b4743d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75121ad833c7d84117fd85ff4b4743d">&#9670;&nbsp;</a></span>PWR_CR1_ALS_2P5V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_2P5V&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00092">92</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga1cd47859fd1d48ffcb357391e466e839" name="ga1cd47859fd1d48ffcb357391e466e839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd47859fd1d48ffcb357391e466e839">&#9670;&nbsp;</a></span>PWR_CR1_ALS_2P8V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_2P8V&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00093">93</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaad80a9c2f756b17d4475ec44f388b87e" name="gaad80a9c2f756b17d4475ec44f388b87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad80a9c2f756b17d4475ec44f388b87e">&#9670;&nbsp;</a></span>PWR_CR1_ALS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00089">89</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaf182c6b6e8bca92692b40eaf6e95cffb" name="gaf182c6b6e8bca92692b40eaf6e95cffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf182c6b6e8bca92692b40eaf6e95cffb">&#9670;&nbsp;</a></span>PWR_CR1_ALS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ALS_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>voltage threshold detected by the AVD. </p>
<p ><br  />
 </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00088">88</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga84aeddb7becce4f8f075d95f8b6640b2" name="ga84aeddb7becce4f8f075d95f8b6640b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84aeddb7becce4f8f075d95f8b6640b2">&#9670;&nbsp;</a></span>PWR_CR1_AVD_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AVD_READY&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>analog voltage ready This bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit). </p>
<p >It must be set by software when the expected V DDA analog supply level is available. The correct analog supply level is indicated by the AVDO bit (PWR_CSR1 register) after setting the AVDEN bit and selecting the supply level to be monitored (ALS bits). </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00102">102</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae5d3657986e2d92c7f5f72f4422b0a52" name="gae5d3657986e2d92c7f5f72f4422b0a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d3657986e2d92c7f5f72f4422b0a52">&#9670;&nbsp;</a></span>PWR_CR1_AVDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AVDEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>peripheral voltage monitor on V DDA enable <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00095">95</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gad688c955f849cbdc3f58cb35933560ac" name="gad688c955f849cbdc3f58cb35933560ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad688c955f849cbdc3f58cb35933560ac">&#9670;&nbsp;</a></span>PWR_CR1_AXIRAM1SO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AXIRAM1SO&#160;&#160;&#160;<a class="el" href="common_8h.html#a9ce58ae33c478370e59c915b04b05381">BIT19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI SRAM1 shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00086">86</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga888f993adf46193f3538c2e4ad3fd9d6" name="ga888f993adf46193f3538c2e4ad3fd9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888f993adf46193f3538c2e4ad3fd9d6">&#9670;&nbsp;</a></span>PWR_CR1_AXIRAM2SO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AXIRAM2SO&#160;&#160;&#160;<a class="el" href="common_8h.html#a83aaba3456aa46dfefe199fe6264d8dc">BIT20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI SRAM2 shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00084">84</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga7c95167737507b1d9b816104f3874978" name="ga7c95167737507b1d9b816104f3874978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c95167737507b1d9b816104f3874978">&#9670;&nbsp;</a></span>PWR_CR1_AXIRAM3SO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_AXIRAM3SO&#160;&#160;&#160;<a class="el" href="common_8h.html#a1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI SRAM3 shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00082">82</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae0ad5c30c0cca545e2cf11a9573785f4" name="gae0ad5c30c0cca545e2cf11a9573785f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ad5c30c0cca545e2cf11a9573785f4">&#9670;&nbsp;</a></span>PWR_CR1_BOOSTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_BOOSTE&#160;&#160;&#160;<a class="el" href="common_8h.html#aaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>analog switch VBoost control This bit enables the booster to guarantee the analog switch AC performance when the V DD supply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same switch performance over the full supply voltage range) The V DD supply voltage can be monitored through the PVD and the PLS bits. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00109">109</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga09950f76d292eb9d01f72dd825082f1b" name="ga09950f76d292eb9d01f72dd825082f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09950f76d292eb9d01f72dd825082f1b">&#9670;&nbsp;</a></span>PWR_CR1_DBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_DBP&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DBP[8]: Disable backup domain write protection. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00111">111</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga9c028f0d04aa173af1ebadcef818a7ce" name="ga9c028f0d04aa173af1ebadcef818a7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c028f0d04aa173af1ebadcef818a7ce">&#9670;&nbsp;</a></span>PWR_CR1_GFXSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_GFXSO&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GFXMMU and JPEG memory shut-off in DStop/DStop2 mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00074">74</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga5874c5da05b36efaf534d8665654eda2" name="ga5874c5da05b36efaf534d8665654eda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5874c5da05b36efaf534d8665654eda2">&#9670;&nbsp;</a></span>PWR_CR1_HSITFSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_HSITFSO&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>high-speed interfaces USB and FDCAN memory shut-off in DStop/DStop2 mode </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00072">72</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gabaeb0cb4a480ee2df5c52cd1b2d85aed" name="gabaeb0cb4a480ee2df5c52cd1b2d85aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaeb0cb4a480ee2df5c52cd1b2d85aed">&#9670;&nbsp;</a></span>PWR_CR1_ITCMSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_ITCMSO&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>instruction TCM and ETM memory shut-off in DStop/DStop2 mode </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00076">76</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga60adebe66b02d4d6babaa39d774f3bde" name="ga60adebe66b02d4d6babaa39d774f3bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60adebe66b02d4d6babaa39d774f3bde">&#9670;&nbsp;</a></span>PWR_CR1_SRDRAMSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SRDRAMSO&#160;&#160;&#160;<a class="el" href="common_8h.html#afdd1584eaddf508717554b35a600b0fd">BIT27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SmartRun domain AHB memory shut-off in DStop/DStop2 low-power mode. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00070">70</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga89b19162d7620f8d9e6a96fbf9d19e6d" name="ga89b19162d7620f8d9e6a96fbf9d19e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b19162d7620f8d9e6a96fbf9d19e6d">&#9670;&nbsp;</a></span>PWR_CR1_SVOS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SVOS_MASK&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00064">64</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gad613494b0b1c44e53c3c866bd1bb46b9" name="gad613494b0b1c44e53c3c866bd1bb46b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad613494b0b1c44e53c3c866bd1bb46b9">&#9670;&nbsp;</a></span>PWR_CR1_SVOS_SCALE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SVOS_SCALE_3&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00065">65</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga53d7dfd0aab08f3ce736783b00473f3a" name="ga53d7dfd0aab08f3ce736783b00473f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d7dfd0aab08f3ce736783b00473f3a">&#9670;&nbsp;</a></span>PWR_CR1_SVOS_SCALE_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SVOS_SCALE_4&#160;&#160;&#160;(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00066">66</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gac4338dc7363c85d2b27278f67dc7fb3c" name="gac4338dc7363c85d2b27278f67dc7fb3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4338dc7363c85d2b27278f67dc7fb3c">&#9670;&nbsp;</a></span>PWR_CR1_SVOS_SCALE_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SVOS_SCALE_5&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00067">67</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga4ce29bebb99157ac00a9b6a30f990b45" name="ga4ce29bebb99157ac00a9b6a30f990b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce29bebb99157ac00a9b6a30f990b45">&#9670;&nbsp;</a></span>PWR_CR1_SVOS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1_SVOS_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VOS[15:14]: Regulator voltage scaling output selection. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00063">63</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga8387ab1b7dc6a1d8de702c6bc899c620" name="ga8387ab1b7dc6a1d8de702c6bc899c620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8387ab1b7dc6a1d8de702c6bc899c620">&#9670;&nbsp;</a></span>PWR_CR2_BREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2_BREN&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>backup regulator enable </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00130">130</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae3552758eb3c4985410fe8911560f298" name="gae3552758eb3c4985410fe8911560f298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3552758eb3c4985410fe8911560f298">&#9670;&nbsp;</a></span>PWR_CR2_BRRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2_BRRDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>backup regulator ready </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00126">126</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga732609af3be64eef8c4c243ce7f1f46c" name="ga732609af3be64eef8c4c243ce7f1f46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732609af3be64eef8c4c243ce7f1f46c">&#9670;&nbsp;</a></span>PWR_CR2_MONEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2_MONEN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>V BAT and temperature monitoring enable. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00128">128</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gab519388ffad6698f98ada73c4bf81248" name="gab519388ffad6698f98ada73c4bf81248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab519388ffad6698f98ada73c4bf81248">&#9670;&nbsp;</a></span>PWR_CR2_TEMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2_TEMPH&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CR2 Register Bits. </p>
<p >temperature level monitoring versus high threshold </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00122">122</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga186c016996c65b07e913e83155082865" name="ga186c016996c65b07e913e83155082865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186c016996c65b07e913e83155082865">&#9670;&nbsp;</a></span>PWR_CR2_TEMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2_TEMPL&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temperature level monitoring versus low threshold </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00124">124</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga18df5e5c7aaa92d19eb53be04121d143" name="ga18df5e5c7aaa92d19eb53be04121d143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18df5e5c7aaa92d19eb53be04121d143">&#9670;&nbsp;</a></span>PWR_CR3_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_BYPASS&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00162">162</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga2e5832efbbab5ab98c031bdb891a7977" name="ga2e5832efbbab5ab98c031bdb891a7977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e5832efbbab5ab98c031bdb891a7977">&#9670;&nbsp;</a></span>PWR_CR3_LDOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_LDOEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00161">161</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaf5a8423dbc59c5572057861d59115222" name="gaf5a8423dbc59c5572057861d59115222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a8423dbc59c5572057861d59115222">&#9670;&nbsp;</a></span>PWR_CR3_SCUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SCUEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00158">158</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae7056f0ab0cd906f0f49bd11df9b5325" name="gae7056f0ab0cd906f0f49bd11df9b5325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7056f0ab0cd906f0f49bd11df9b5325">&#9670;&nbsp;</a></span>PWR_CR3_SMPSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SMPSEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00160">160</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga2452b8c4f3e91a4da9b8c08b5f5d3b3d" name="ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">&#9670;&nbsp;</a></span>PWR_CR3_SMPSEXTHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SMPSEXTHP&#160;&#160;&#160;<a class="el" href="common_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS step-down converter external power delivery selection. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00157">157</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gac69d6d10d724e67f0b2abf42ee21cdd2" name="gac69d6d10d724e67f0b2abf42ee21cdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac69d6d10d724e67f0b2abf42ee21cdd2">&#9670;&nbsp;</a></span>PWR_CR3_SMPSEXTRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SMPSEXTRDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS step-down converter external supply ready. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00137">137</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gac9d89528d96d308a2cea722427885a7d" name="gac9d89528d96d308a2cea722427885a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9d89528d96d308a2cea722427885a7d">&#9670;&nbsp;</a></span>PWR_CR3_SMPSLEVEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SMPSLEVEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00154">154</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga4e5d2c9f865f05b46ecdbd050d24d9e3" name="ga4e5d2c9f865f05b46ecdbd050d24d9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5d2c9f865f05b46ecdbd050d24d9e3">&#9670;&nbsp;</a></span>PWR_CR3_SMPSLEVEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_SMPSLEVEL_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00153">153</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga40d45cbf0931adfbbca0af29a7740151" name="ga40d45cbf0931adfbbca0af29a7740151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d45cbf0931adfbbca0af29a7740151">&#9670;&nbsp;</a></span>PWR_CR3_USB33DEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_USB33DEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00135">135</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga64e25571a035b217eee2f8d99f5ca20d" name="ga64e25571a035b217eee2f8d99f5ca20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e25571a035b217eee2f8d99f5ca20d">&#9670;&nbsp;</a></span>PWR_CR3_USB33RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_USB33RDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CR3 Register Bits. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00133">133</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gacdb4aff167de72e6d0b786abc6d9e45f" name="gacdb4aff167de72e6d0b786abc6d9e45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb4aff167de72e6d0b786abc6d9e45f">&#9670;&nbsp;</a></span>PWR_CR3_USBREGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_USBREGEN&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00134">134</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaabba4222905284bb54d6f5157883c30b" name="gaabba4222905284bb54d6f5157883c30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabba4222905284bb54d6f5157883c30b">&#9670;&nbsp;</a></span>PWR_CR3_VBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_VBE&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>V BAT charging enable. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00141">141</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga21807d08cdbb2fbd8f42b731a5d528ce" name="ga21807d08cdbb2fbd8f42b731a5d528ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21807d08cdbb2fbd8f42b731a5d528ce">&#9670;&nbsp;</a></span>PWR_CR3_VBRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3_VBRS&#160;&#160;&#160;<a class="el" href="common_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>V BAT charging resistor selection <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00139">139</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gabc12aa24ac4eec40b3f2ffe1e94f63fc" name="gabc12aa24ac4eec40b3f2ffe1e94f63fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc12aa24ac4eec40b3f2ffe1e94f63fc">&#9670;&nbsp;</a></span>PWR_CSR1_ACTVOS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1_ACTVOS_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00116">116</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga6c8845e351ae1b92d1e6ec45395102f3" name="ga6c8845e351ae1b92d1e6ec45395102f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c8845e351ae1b92d1e6ec45395102f3">&#9670;&nbsp;</a></span>PWR_CSR1_ACTVOSRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1_ACTVOSRDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00117">117</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga0839931d400544985c1955ed9eeb55e9" name="ga0839931d400544985c1955ed9eeb55e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0839931d400544985c1955ed9eeb55e9">&#9670;&nbsp;</a></span>PWR_CSR1_AVDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1_AVDO&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00115">115</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gac79bb49b4f18688f1ca0fa8e41039d53" name="gac79bb49b4f18688f1ca0fa8e41039d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79bb49b4f18688f1ca0fa8e41039d53">&#9670;&nbsp;</a></span>PWR_CSR1_MMCVDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1_MMCVDO&#160;&#160;&#160;<a class="el" href="common_8h.html#a27fe52b845a36280f50414ab4a00f74f">BIT17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR1 Register Bits. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00114">114</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaf3e9a5812547f32576265e00802de3d0" name="gaf3e9a5812547f32576265e00802de3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e9a5812547f32576265e00802de3d0">&#9670;&nbsp;</a></span>PWR_CSR1_PVDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1_PVDO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00118">118</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga5695bfaf1d1bb741aab0b062286b25ed" name="ga5695bfaf1d1bb741aab0b062286b25ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5695bfaf1d1bb741aab0b062286b25ed">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_MASK&#160;&#160;&#160;(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00167">167</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga1c6b7a727daad73fb46d530191aadcbb" name="ga1c6b7a727daad73fb46d530191aadcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c6b7a727daad73fb46d530191aadcbb">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_SCALE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_SCALE_0&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VOS0 is implemented on STM32H72x/3x with simple VOS setting. </p>
<p >STM32H742/43/45/47/50/53/55/57 SCALE0 this as SCALE1 + SYSCFG.ODEN </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00170">170</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga78793461bf614c867774a32075bcf03a" name="ga78793461bf614c867774a32075bcf03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78793461bf614c867774a32075bcf03a">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_SCALE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_SCALE_1&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00173">173</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae5b94626acf3089a7d7803cc9144ad17" name="gae5b94626acf3089a7d7803cc9144ad17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b94626acf3089a7d7803cc9144ad17">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_SCALE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_SCALE_2&#160;&#160;&#160;(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00172">172</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gadae3d7cac9596668ce63316679436ff5" name="gadae3d7cac9596668ce63316679436ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae3d7cac9596668ce63316679436ff5">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_SCALE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_SCALE_3&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00171">171</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga66b76e6e64dd791f7a6376e639e48d1c" name="ga66b76e6e64dd791f7a6376e639e48d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b76e6e64dd791f7a6376e639e48d1c">&#9670;&nbsp;</a></span>PWR_D3CR_VOS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOS_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00166">166</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga474482bd93a0c1b2924cdb5d528c5948" name="ga474482bd93a0c1b2924cdb5d528c5948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga474482bd93a0c1b2924cdb5d528c5948">&#9670;&nbsp;</a></span>PWR_D3CR_VOSRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR_VOSRDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D3CR Register Bits. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00165">165</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga3d9f9940eb061e274d80e50732cc3bc5" name="ga3d9f9940eb061e274d80e50732cc3bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9f9940eb061e274d80e50732cc3bc5">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_MASK&#160;&#160;&#160;(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00177">177</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gafc8eaab3237ed57b28f8e8cdbffbb6cc" name="gafc8eaab3237ed57b28f8e8cdbffbb6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8eaab3237ed57b28f8e8cdbffbb6cc">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_SCALE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_SCALE_0&#160;&#160;&#160;(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00181">181</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gabc836a3eaab629a24cac7550f6815a98" name="gabc836a3eaab629a24cac7550f6815a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc836a3eaab629a24cac7550f6815a98">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_SCALE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_SCALE_1&#160;&#160;&#160;(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00180">180</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaaddfcb4e32a5ebbf9b590866408186d2" name="gaaddfcb4e32a5ebbf9b590866408186d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddfcb4e32a5ebbf9b590866408186d2">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_SCALE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_SCALE_2&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00179">179</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga909cd54d5f7fba174719c2710ff4d4f5" name="ga909cd54d5f7fba174719c2710ff4d4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga909cd54d5f7fba174719c2710ff4d4f5">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_SCALE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_SCALE_3&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00178">178</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga025dbd090f98ee636d38588545b059c2" name="ga025dbd090f98ee636d38588545b059c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga025dbd090f98ee636d38588545b059c2">&#9670;&nbsp;</a></span>PWR_SRDCR_VOS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOS_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00176">176</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga657af66f177652a0614e62ef534c04ff" name="ga657af66f177652a0614e62ef534c04ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657af66f177652a0614e62ef534c04ff">&#9670;&nbsp;</a></span>PWR_SRDCR_VOSRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR_VOSRDY&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRDCR Register Bits. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00175">175</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga539bd9bc928f877950e08523217eb288" name="ga539bd9bc928f877950e08523217eb288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539bd9bc928f877950e08523217eb288">&#9670;&nbsp;</a></span>pwr_svos_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9" name="gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9"></a>PWR_SVOS_SCALE3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8" name="gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8"></a>PWR_SVOS_SCALE4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa" name="gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa"></a>PWR_SVOS_SCALE5&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00194">194</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaffc4e743e1eab7acf3d5cb01b22977e1" name="gaffc4e743e1eab7acf3d5cb01b22977e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc4e743e1eab7acf3d5cb01b22977e1">&#9670;&nbsp;</a></span>pwr_sys_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f" name="ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f"></a>PWR_SYS_SCU_LDO&#160;</td><td class="fielddoc"><p >STM32H742/43/50/53 has special SCUEN handling, use for LDO. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6" name="ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6"></a>PWR_SYS_SCU_BYPASS&#160;</td><td class="fielddoc"><p >STM32H742/43/50/53 has special SCUEN handling, use for bypass. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda" name="ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda"></a>PWR_SYS_LDO&#160;</td><td class="fielddoc"><p >Devices with SMPS use this to run from LDO only. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73" name="ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73"></a>PWR_SYS_SMPS_DIRECT&#160;</td><td class="fielddoc"><p >Disable LDO, apply SMPS direct to CPU using VOS. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b" name="ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b"></a>PWR_SYS_SMPS_LDO&#160;</td><td class="fielddoc"><p >SMPS supplies internal LDO. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e" name="ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e"></a>PWR_SYS_EXT_SMPS_LDO&#160;</td><td class="fielddoc"><p >SMPS supplies external power, and CPU through LDO. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932" name="ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932"></a>PWR_SYS_EXT_SMPS_LDO_BYP&#160;</td><td class="fielddoc"><p >SMPS supplies external power, bypasses LDO (e.g. </p>
<p >external LDO) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d" name="ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d"></a>PWR_SYS_BYPASS&#160;</td><td class="fielddoc"><p >Disable all internal power supplies. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00183">183</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga763ebcf54b3996fea95742ecf772f19f" name="ga763ebcf54b3996fea95742ecf772f19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763ebcf54b3996fea95742ecf772f19f">&#9670;&nbsp;</a></span>pwr_vos_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e" name="gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e"></a>PWR_VOS_SCALE_UNDEFINED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81" name="gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81"></a>PWR_VOS_SCALE_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726" name="gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726"></a>PWR_VOS_SCALE_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc" name="gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc"></a>PWR_VOS_SCALE_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42" name="gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42"></a>PWR_VOS_SCALE_3&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00200">200</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
