################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: sanjeev
#     Report Created on: Fri Jan 17 18:08:28 2025
#     Working Directory: /home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Glitch_detailed.csv
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : clock-reset(SpyGlass_vW-2024.09)
#     Comment          : Summary of Ac_glitch03 Sources in the design
#
################################################################################
Dest. Name, Dest. Clocks,Source Name,Source Type,Source Clocks,Multiple source domains,Synchronous signals convergence,Source reconvergence, Gray-encoding check 
