# Copyright Google LLC
# Copyright 2020 Lampro Mellon
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# asm_tests       : Path to directed, hand-coded assembly test file or directory
# c_tests         : Path to directed, hand-coded C test file or directory
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------

- test: ebreak
  asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/ebreak.S
  iterations: 1
  rtl_test: core_compliance_test

- test: ecall
  asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/ecall.S
  iterations: 1
  rtl_test: core_compliance_test

# - test: misalign-beq-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-bge-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-bgeu-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-blt-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-bltu-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-bne-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-jal-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

#tests are failing due to exception. TODO: explore more why spike is failing
# - test: misalign-lh-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-lhu-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-lw-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-sh-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign-sw-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign1-jalr-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
#   iterations: 1
#   rtl_test: core_compliance_test

# - test: misalign2-jalr-01
#   asm_tests: directed_tests/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
#   iterations: 1
#   rtl_test: core_compliance_test
