{
  "module_name": "tpc4_cmdq_regs.h",
  "hash_id": "411f87735fa66fa888c2b785ca32ff12ee52737a420d8aa2fbf0352c032d1d58",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc4_cmdq_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC4_CMDQ_REGS_H_\n#define ASIC_REG_TPC4_CMDQ_REGS_H_\n\n \n\n#define mmTPC4_CMDQ_GLBL_CFG0                                        0xF09000\n\n#define mmTPC4_CMDQ_GLBL_CFG1                                        0xF09004\n\n#define mmTPC4_CMDQ_GLBL_PROT                                        0xF09008\n\n#define mmTPC4_CMDQ_GLBL_ERR_CFG                                     0xF0900C\n\n#define mmTPC4_CMDQ_GLBL_ERR_ADDR_LO                                 0xF09010\n\n#define mmTPC4_CMDQ_GLBL_ERR_ADDR_HI                                 0xF09014\n\n#define mmTPC4_CMDQ_GLBL_ERR_WDATA                                   0xF09018\n\n#define mmTPC4_CMDQ_GLBL_SECURE_PROPS                                0xF0901C\n\n#define mmTPC4_CMDQ_GLBL_NON_SECURE_PROPS                            0xF09020\n\n#define mmTPC4_CMDQ_GLBL_STS0                                        0xF09024\n\n#define mmTPC4_CMDQ_GLBL_STS1                                        0xF09028\n\n#define mmTPC4_CMDQ_CQ_CFG0                                          0xF090B0\n\n#define mmTPC4_CMDQ_CQ_CFG1                                          0xF090B4\n\n#define mmTPC4_CMDQ_CQ_ARUSER                                        0xF090B8\n\n#define mmTPC4_CMDQ_CQ_PTR_LO                                        0xF090C0\n\n#define mmTPC4_CMDQ_CQ_PTR_HI                                        0xF090C4\n\n#define mmTPC4_CMDQ_CQ_TSIZE                                         0xF090C8\n\n#define mmTPC4_CMDQ_CQ_CTL                                           0xF090CC\n\n#define mmTPC4_CMDQ_CQ_PTR_LO_STS                                    0xF090D4\n\n#define mmTPC4_CMDQ_CQ_PTR_HI_STS                                    0xF090D8\n\n#define mmTPC4_CMDQ_CQ_TSIZE_STS                                     0xF090DC\n\n#define mmTPC4_CMDQ_CQ_CTL_STS                                       0xF090E0\n\n#define mmTPC4_CMDQ_CQ_STS0                                          0xF090E4\n\n#define mmTPC4_CMDQ_CQ_STS1                                          0xF090E8\n\n#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_EN                                0xF090F0\n\n#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                         0xF090F4\n\n#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_SAT                               0xF090F8\n\n#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_TOUT                              0xF090FC\n\n#define mmTPC4_CMDQ_CQ_IFIFO_CNT                                     0xF09108\n\n#define mmTPC4_CMDQ_CP_MSG_BASE0_ADDR_LO                             0xF09120\n\n#define mmTPC4_CMDQ_CP_MSG_BASE0_ADDR_HI                             0xF09124\n\n#define mmTPC4_CMDQ_CP_MSG_BASE1_ADDR_LO                             0xF09128\n\n#define mmTPC4_CMDQ_CP_MSG_BASE1_ADDR_HI                             0xF0912C\n\n#define mmTPC4_CMDQ_CP_MSG_BASE2_ADDR_LO                             0xF09130\n\n#define mmTPC4_CMDQ_CP_MSG_BASE2_ADDR_HI                             0xF09134\n\n#define mmTPC4_CMDQ_CP_MSG_BASE3_ADDR_LO                             0xF09138\n\n#define mmTPC4_CMDQ_CP_MSG_BASE3_ADDR_HI                             0xF0913C\n\n#define mmTPC4_CMDQ_CP_LDMA_TSIZE_OFFSET                             0xF09140\n\n#define mmTPC4_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                       0xF09144\n\n#define mmTPC4_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                       0xF09148\n\n#define mmTPC4_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                       0xF0914C\n\n#define mmTPC4_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                       0xF09150\n\n#define mmTPC4_CMDQ_CP_LDMA_COMMIT_OFFSET                            0xF09154\n\n#define mmTPC4_CMDQ_CP_FENCE0_RDATA                                  0xF09158\n\n#define mmTPC4_CMDQ_CP_FENCE1_RDATA                                  0xF0915C\n\n#define mmTPC4_CMDQ_CP_FENCE2_RDATA                                  0xF09160\n\n#define mmTPC4_CMDQ_CP_FENCE3_RDATA                                  0xF09164\n\n#define mmTPC4_CMDQ_CP_FENCE0_CNT                                    0xF09168\n\n#define mmTPC4_CMDQ_CP_FENCE1_CNT                                    0xF0916C\n\n#define mmTPC4_CMDQ_CP_FENCE2_CNT                                    0xF09170\n\n#define mmTPC4_CMDQ_CP_FENCE3_CNT                                    0xF09174\n\n#define mmTPC4_CMDQ_CP_STS                                           0xF09178\n\n#define mmTPC4_CMDQ_CP_CURRENT_INST_LO                               0xF0917C\n\n#define mmTPC4_CMDQ_CP_CURRENT_INST_HI                               0xF09180\n\n#define mmTPC4_CMDQ_CP_BARRIER_CFG                                   0xF09184\n\n#define mmTPC4_CMDQ_CP_DBG_0                                         0xF09188\n\n#define mmTPC4_CMDQ_CQ_BUF_ADDR                                      0xF09308\n\n#define mmTPC4_CMDQ_CQ_BUF_RDATA                                     0xF0930C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}