NET "i_clock" PERIOD = 10 ns;
NET "i_clock" TNM_NET = "i_clock";
NET "i_clock" LOC = AE14;

# VGA
NET  "vga_r(0)"               LOC = N23;              # vga_r contingent
NET  "vga_r(0)"               IOSTANDARD = LVCMOS33;  # vga_r contingent
NET  "vga_r(1)"               LOC = N24;              # vga_r contingent
NET  "vga_r(1)"               IOSTANDARD = LVCMOS33;  # vga_r contingent
NET  "vga_r(2)"               LOC = N25;              # vga_r contingent
NET  "vga_r(2)"               IOSTANDARD = LVCMOS33;  # vga_r contingent
NET  "vga_r(3)"               LOC = C2;               # vga_r contingent
NET  "vga_r(3)"               IOSTANDARD = LVCMOS25;  # vga_r contingent
NET  "vga_r(4)"               LOC = G7;               # vga_r contingent
NET  "vga_r(4)"               IOSTANDARD = LVCMOS25;  # vga_r contingent
NET  "vga_r(5)"               LOC = F7;               # vga_r contingent
NET  "vga_r(5)"               IOSTANDARD = LVCMOS25;  # vga_r contingent
NET  "vga_r(6)"               LOC = E5;               # vga_r contingent
NET  "vga_r(6)"               IOSTANDARD = LVCMOS25;  # vga_r contingent
NET  "vga_r(7)"               LOC = E6;               # vga_r contingent
NET  "vga_r(7)"               IOSTANDARD = LVCMOS25;  # vga_r contingent
NET  "vga_r(*)"               SLEW = FAST;            # vga_r contingent

NET  "vga_g(0)"               LOC = M22;              # vga_g contingent
NET  "vga_g(0)"               IOSTANDARD = LVCMOS33;  # vga_g contingent
NET  "vga_g(1)"               LOC = M23;              # vga_g contingent
NET  "vga_g(1)"               IOSTANDARD = LVCMOS33;  # vga_g contingent
NET  "vga_g(2)"               LOC = M20;              # vga_g contingent
NET  "vga_g(2)"               IOSTANDARD = LVCMOS33;  # vga_g contingent
NET  "vga_g(3)"               LOC = E4;               # vga_g contingent
NET  "vga_g(3)"               IOSTANDARD = LVCMOS25;  # vga_g contingent
NET  "vga_g(4)"               LOC = D3;               # vga_g contingent
NET  "vga_g(4)"               IOSTANDARD = LVCMOS25;  # vga_g contingent
NET  "vga_g(5)"               LOC = H7;               # vga_g contingent
NET  "vga_g(5)"               IOSTANDARD = LVCMOS25;  # vga_g contingent
NET  "vga_g(6)"               LOC = H8;               # vga_g contingent
NET  "vga_g(6)"               IOSTANDARD = LVCMOS25;  # vga_g contingent
NET  "vga_g(7)"               LOC = C1;               # vga_g contingent
NET  "vga_g(7)"               IOSTANDARD = LVCMOS25;  # vga_g contingent
NET  "vga_g(*)"               SLEW = FAST;            # vga_g contingent

NET  "vga_b(0)"               LOC = M26;              # vga_b contingent
NET  "vga_b(0)"               IOSTANDARD = LVCMOS33;  # vga_b contingent
NET  "vga_b(1)"               LOC = M21;              # vga_b contingent
NET  "vga_b(1)"               IOSTANDARD = LVCMOS33;  # vga_b contingent
NET  "vga_b(2)"               LOC = L26;              # vga_b contingent
NET  "vga_b(2)"               IOSTANDARD = LVCMOS33;  # vga_b contingent
NET  "vga_b(3)"               LOC = C5;               # vga_b contingent
NET  "vga_b(3)"               IOSTANDARD = LVCMOS25;  # vga_b contingent
NET  "vga_b(4)"               LOC = C7;               # vga_b contingent
NET  "vga_b(4)"               IOSTANDARD = LVCMOS25;  # vga_b contingent
NET  "vga_b(5)"               LOC = B7;               # vga_b contingent
NET  "vga_b(5)"               IOSTANDARD = LVCMOS25;  # vga_b contingent
NET  "vga_b(6)"               LOC = G8;               # vga_b contingent
NET  "vga_b(6)"               IOSTANDARD = LVCMOS25;  # vga_b contingent
NET  "vga_b(7)"               LOC = F8;               # vga_b contingent
NET  "vga_b(7)"               IOSTANDARD = LVCMOS25;  # vga_b contingent
NET  "vga_b(*)"               SLEW = FAST;            # vga_b contingent

NET  "vga_psave"            LOC = M25;              # vga_psave_n contingent
NET  "vga_psave"            IOSTANDARD = LVCMOS33;  # vga_psave_n contingent
NET  "vga_psave"            SLEW = FAST;            # vga_psave_n contingent

NET  "vga_blankn"            LOC = M24;              # vga_blank_n contingent
NET  "vga_blankn"            IOSTANDARD = LVCMOS33;  # vga_blank_n contingent
NET  "vga_blankn"            SLEW = FAST;            # vga_blank_n contingent

NET  "vga_syncn"             LOC = L23;              # vga_sync_n contingent
NET  "vga_syncn"             IOSTANDARD = LVCMOS33;  # vga_sync_n contingent
NET  "vga_syncn"             SLEW = FAST;            # vga_sync_n contingent

NET  "vga_hsync"              LOC = C10;              # vga_hsync contingent
NET  "vga_hsync"              IOSTANDARD = LVCMOS25;  # vga_hsync contingent
NET  "vga_hsync"              SLEW = FAST;            # vga_hsync contingent

NET  "vga_vsync"              LOC = A8;               # vga_vsync contingent
NET  "vga_vsync"              IOSTANDARD = LVCMOS25;  # vga_vsync contingent
NET  "vga_vsync"              SLEW = FAST;            # vga_vsync contingent

NET  "vga_clock"                LOC = AF8;              # vga_clk contingent
NET  "vga_clock"                IOSTANDARD = LVCMOS33;  # vga_clk contingent
NET  "vga_clock"                SLEW = FAST;            # vga_clk contingent

NET "i_reset" LOC = E7;
NET "i_reset" TIG;

#NET "i_clk25" CLOCK_DEDICATED_ROUTE = FALSE;
