

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Oct 31 16:42:40 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assignment2HLS_project
* Solution:       assignment2HLS_solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   307205|   307205|  3.072 ms|  3.072 ms|  307206|  307206|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_40_2  |   307203|   307203|         5|          1|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %in_r, i32 666, i32 17, i32 1"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_9 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %out_r, i32 666, i32 17, i32 1"   --->   Operation 13 'specmemcore' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln38 = br void" [../../../Downloads/example_hls.cpp:38]   --->   Operation 18 'br' 'br_ln38' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 0, void, i19 %add_ln38_1, void %.split2" [../../../Downloads/example_hls.cpp:38]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i10 0, void, i10 %select_ln38_1, void %.split2" [../../../Downloads/example_hls.cpp:38]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k = phi i9 0, void, i9 %add_ln40, void %.split2" [../../../Downloads/example_hls.cpp:40]   --->   Operation 21 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln38_1 = add i19 %indvar_flatten, i19 1" [../../../Downloads/example_hls.cpp:38]   --->   Operation 22 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.91ns)   --->   "%icmp_ln38 = icmp_eq  i19 %indvar_flatten, i19 307200" [../../../Downloads/example_hls.cpp:38]   --->   Operation 24 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split2, void" [../../../Downloads/example_hls.cpp:38]   --->   Operation 25 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln38 = add i10 %i, i10 1" [../../../Downloads/example_hls.cpp:38]   --->   Operation 26 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i9 %k, i9 480" [../../../Downloads/example_hls.cpp:40]   --->   Operation 27 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i9 0, i9 %k" [../../../Downloads/example_hls.cpp:38]   --->   Operation 28 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.47ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i10 %add_ln38, i10 %i" [../../../Downloads/example_hls.cpp:38]   --->   Operation 29 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %select_ln38_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (1.08ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 31 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln40 = add i9 %select_ln38, i9 1" [../../../Downloads/example_hls.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [2/3] (1.08ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 33 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 34 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i9 %select_ln38" [../../../Downloads/example_hls.cpp:44]   --->   Operation 35 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln44 = add i20 %mul_ln44, i20 %zext_ln44_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 36 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 37 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln44 = add i20 %mul_ln44, i20 %zext_ln44_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 37 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i20 %add_ln44" [../../../Downloads/example_hls.cpp:44]   --->   Operation 38 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln44_2" [../../../Downloads/example_hls.cpp:44]   --->   Operation 39 'getelementptr' 'in_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.35ns)   --->   "%in_load = load i20 %in_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 40 'load' 'in_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_1_VITIS_LOOP_40_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 42 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln44_2" [../../../Downloads/example_hls.cpp:44]   --->   Operation 44 'getelementptr' 'out_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../Downloads/example_hls.cpp:40]   --->   Operation 45 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (1.35ns)   --->   "%in_load = load i20 %in_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 46 'load' 'in_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>
ST_6 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln44 = sub i32 255, i32 %in_load" [../../../Downloads/example_hls.cpp:44]   --->   Operation 47 'sub' 'sub_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.35ns)   --->   "%store_ln44 = store i32 %sub_ln44, i20 %out_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 48 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../../../Downloads/example_hls.cpp:48]   --->   Operation 50 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../../../Downloads/example_hls.cpp:38) with incoming values : ('add_ln38_1', ../../../Downloads/example_hls.cpp:38) [15]  (0.489 ns)

 <State 2>: 2.49ns
The critical path consists of the following:
	'phi' operation ('i', ../../../Downloads/example_hls.cpp:38) with incoming values : ('select_ln38_1', ../../../Downloads/example_hls.cpp:38) [16]  (0 ns)
	'add' operation ('add_ln38', ../../../Downloads/example_hls.cpp:38) [23]  (0.934 ns)
	'select' operation ('select_ln38_1', ../../../Downloads/example_hls.cpp:38) [28]  (0.47 ns)
	'mul' operation of DSP[33] ('mul_ln44', ../../../Downloads/example_hls.cpp:44) [30]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln44', ../../../Downloads/example_hls.cpp:44) [30]  (1.09 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln44', ../../../Downloads/example_hls.cpp:44) [30]  (0 ns)
	'add' operation of DSP[33] ('add_ln44', ../../../Downloads/example_hls.cpp:44) [33]  (0.831 ns)

 <State 5>: 2.18ns
The critical path consists of the following:
	'add' operation of DSP[33] ('add_ln44', ../../../Downloads/example_hls.cpp:44) [33]  (0.831 ns)
	'getelementptr' operation ('in_addr', ../../../Downloads/example_hls.cpp:44) [35]  (0 ns)
	'load' operation ('in_load', ../../../Downloads/example_hls.cpp:44) on array 'in_r' [38]  (1.35 ns)

 <State 6>: 3.91ns
The critical path consists of the following:
	'load' operation ('in_load', ../../../Downloads/example_hls.cpp:44) on array 'in_r' [38]  (1.35 ns)
	'sub' operation ('sub_ln44', ../../../Downloads/example_hls.cpp:44) [39]  (1.2 ns)
	'store' operation ('store_ln44', ../../../Downloads/example_hls.cpp:44) of variable 'sub_ln44', ../../../Downloads/example_hls.cpp:44 on array 'out_r' [40]  (1.35 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
