library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM is
    port(
        clk     : in  std_logic;
        cs      : in  std_logic;
        read_    : in  std_logic;
        write_   : in  std_logic;
        address : in  std_logic_vector(9 downto 0);
        wrdata  : in  std_logic_vector(31 downto 0);
        rddata  : out std_logic_vector(31 downto 0));
end RAM;

architecture synth of RAM is
type reg_type is array(0 to 1023) of std_logic_vector(31 downto 0);
	signal reg: reg_type;
begin
	cycle : process(clk) 
	begin
	if (rising_edge(clk)) then
		if (cs = '1' and read_ = '1') then
		rddata <= (others => '0');
		elsif (cs = '1' and write_ = '1') then
		reg(to_integer(unsigned(address))) <= wrdata;
		end if;
	end if;
	end process;
end synth;
