INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/registerFile/registerFile.sim/sim_1/synth/timing/xsim/RegisterFileTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD3
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD4
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module glbl
