$date
	Mon Mar 21 14:40:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmem_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 1 " CS $end
$var reg 1 # DM_R $end
$var reg 1 $ DM_W $end
$var reg 32 % addr [31:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 32 ( wdata [31:0] $end
$scope module dmem1 $end
$var wire 1 " CS $end
$var wire 1 # DM_R $end
$var wire 1 $ DM_W $end
$var wire 32 ) addr [31:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 32 * wdata [31:0] $end
$var wire 32 + rdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b10 *
b0 )
b10 (
1'
0&
b0 %
1$
0#
1"
b0 !
$end
#10000
1&
#15000
b10 !
b10 +
0$
1#
0&
#20000
1&
