# RTL Design Projects Portfolio

This repository summarizes my RTL design projects in Verilog/SystemVerilog. Each module is written at RTL abstraction level and tested using ModelSim/Vivado.

| Project Name                      | Language        | Link                             |
|-----------------------------------|-----------------|----------------------------------|
| RTL-adders                        | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-adders.git) |
| RTL-subtracters                   | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-subtracters.git) |
| RTL-multipliers                   | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-multipliers.git) |
| RTL-multiplexer                   | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-Multiplexer.git) |
| RTL-demultiplexers                | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-demultiplexers.git) |
| RTL-encoders                      | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-encoders.git) |
| RTL-decoders                      | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-decoders.git) |
| RTL-comparators                   | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-comparators.git) |
| RTL-parity-generators-and-checkers| verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-parity-generators-and-checkers.git) |
| RTL-code-converters               | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-code-converters.git) |
| RTL-latch                         | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-latch.git) |
| RTL-flip=flops                    | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-Flip-Flops.git) |
| RTL-counters                      | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-counters.git) |
| RTL-registers                     | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-Registers.git) |
| RTL-ALUs                          | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-ALUs.git) |
| RTL-Finite-state-machine          | verilog         |[view](https://github.com/venkatasuresh-vlsi/RTL-Finite-state-machine.git) |

