design of a synthesizable, pipelined RISC-V RV32I core with a UART-based debug/programming interface
