/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_33z & in_data[88]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z & in_data[110]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z & in_data[105]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_5z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z & celloutsig_0_8z);
  assign celloutsig_0_16z = ~(celloutsig_0_8z & celloutsig_0_10z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_4z & celloutsig_0_11z);
  assign celloutsig_0_23z = ~(celloutsig_0_16z & celloutsig_0_11z);
  assign celloutsig_0_30z = ~(celloutsig_0_24z & celloutsig_0_23z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_2z) & in_data[38]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | in_data[47]) & in_data[51]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_2z) & _01_);
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_10z) & _02_);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_11z) & celloutsig_0_16z);
  assign celloutsig_0_2z = ~((in_data[34] | celloutsig_0_0z) & in_data[18]);
  reg [8:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 9'h000;
    else _22_ <= in_data[77:69];
  assign out_data[40:32] = _22_;
  reg [10:0] _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 11'h000;
    else _23_ <= in_data[167:157];
  assign { _03_[10:7], _00_, _02_, _03_[4:1], _01_ } = _23_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 10'h000;
    else _04_ <= in_data[185:176];
  assign celloutsig_0_33z = { celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_23z } <= { celloutsig_0_10z[3:0], celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[184:182] <= _03_[4:2];
  assign celloutsig_1_3z = { in_data[123:122], _03_[10:7], _00_, _02_, _03_[4:1], _01_, celloutsig_1_2z } <= in_data[109:96];
  assign celloutsig_1_6z = in_data[183:173] <= { _04_, celloutsig_1_2z };
  assign celloutsig_1_8z = { _03_[8:7], _00_, celloutsig_1_2z, celloutsig_1_3z } <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_11z = { _04_[4:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } <= { _04_[8:1], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_6z = { in_data[45:40], celloutsig_0_2z, celloutsig_0_3z } <= { in_data[87:82], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[24:17], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z } <= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_10z[4:2], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_17z } <= { in_data[9:5], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z } <= celloutsig_0_20z[4:2];
  assign celloutsig_0_28z = { celloutsig_0_10z[3:2], celloutsig_0_16z, celloutsig_0_4z } <= { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[11:4] < in_data[82:75];
  assign celloutsig_0_4z = { in_data[26:16], celloutsig_0_3z } < in_data[37:26];
  assign celloutsig_1_9z = { _03_[10:7], celloutsig_1_2z, celloutsig_1_5z } < { in_data[137:132], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } < { in_data[51:49], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_19z } ~^ { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_1_5z = { _03_[8], celloutsig_1_3z, celloutsig_1_2z } ~^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = { in_data[70], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z } ~^ { in_data[44:43], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_10z ~^ { in_data[77:75], celloutsig_0_8z, celloutsig_0_3z };
  assign { _03_[6:5], _03_[0] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
