\section{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\label{structFMC__Bank4__TypeDef}\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+C\+R4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+M\+E\+M4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+A\+T\+T4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+I\+O4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank4. 

Definition at line \textbf{ 567} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFMC__Bank4__TypeDef_a955cad1aab7fb2d5b6e216cb29b5e7e2}} 
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+A\+T\+T4@{P\+A\+T\+T4}}
\index{P\+A\+T\+T4@{P\+A\+T\+T4}!F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection{P\+A\+T\+T4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+A\+T\+T4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC 

Definition at line \textbf{ 572} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank4__TypeDef_a2f02e7acfbd7e549ede84633215eb6a1}} 
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+C\+R4@{P\+C\+R4}}
\index{P\+C\+R4@{P\+C\+R4}!F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection{P\+C\+R4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+C\+R4}

PC Card control register 4, Address offset\+: 0x\+A0 

Definition at line \textbf{ 569} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank4__TypeDef_ac53cd7a08093a4ae8f4de4bcff67a64f}} 
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+I\+O4@{P\+I\+O4}}
\index{P\+I\+O4@{P\+I\+O4}!F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection{P\+I\+O4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+I\+O4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 

Definition at line \textbf{ 573} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank4__TypeDef_a3f82cc749845fb0dd7dfa8121d96b663}} 
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+M\+E\+M4@{P\+M\+E\+M4}}
\index{P\+M\+E\+M4@{P\+M\+E\+M4}!F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection{P\+M\+E\+M4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+M\+E\+M4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 

Definition at line \textbf{ 571} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank4__TypeDef_a8218d6e11dae5d4468c69303dec0b4fc}} 
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!S\+R4@{S\+R4}}
\index{S\+R4@{S\+R4}!F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection{S\+R4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R4}

PC Card F\+I\+FO status and interrupt register 4, Address offset\+: 0x\+A4 

Definition at line \textbf{ 570} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
