#ifndef CC1120_CONST_H
#define CC1120_CONST_H

/* ----------------------- CC1120 Test Values ----------------------- */
#define CC1120_TEST_VALUE			0xA5
#define CC1120_TEST_REG				0X2E


/* ----------------------- CC1120 Misc Values ----------------------- */
#define CC1120_RESET_DELAY_USEC		31



/* ------ CC1120 State Values (same as strobes for consistency) ------ */
#define CC1120_STATE_FSTXON		0x31
#define CC1120_STATE_XOFF		0x32	
#define CC1120_STATE_CAL		0x33
#define CC1120_STATE_RX			0x34
#define CC1120_STATE_TX			0x35
#define CC1120_STATE_IDLE		0x36
#define CC1120_STATE_SLEEP		0x39
#define CC1120_STATE_FRX		0x3A
#define CC1120_STATE_RXERR		0x3A
#define CC1120_STATE_FTX		0x3B
#define CC1120_STATE_TXERR		0x3B



/* ----------------- CC1120 Config Memory Addresses ----------------------- */
#define CC1120_ADDR_IOCFG3			0x00
#define CC1120_ADDR_IOCFG2			0x01
#define CC1120_ADDR_IOCFG1			0x02
#define CC1120_ADDR_IOCFG0			0x03
#define CC1120_ADDR_SYNC3			0x04
#define CC1120_ADDR_SYNC2			0x05
#define CC1120_ADDR_SYNC1			0x06
#define CC1120_ADDR_SYNC0			0x07
#define CC1120_ADDR_SYNC_CFG1		0x08
#define CC1120_ADDR_SYNC_CFG0		0x09
#define CC1120_ADDR_DEVIATION_M		0x0A
#define CC1120_ADDR_MODCFG_DEV_E	0x0B
#define CC1120_ADDR_DCFILT_CFG		0x0C
#define CC1120_ADDR_PREAMBLE_CFG1	0x0D
#define CC1120_ADDR_PREAMBLE_CFG0	0x0E
#define CC1120_ADDR_FREQ_IF_CFG		0x0F
#define CC1120_ADDR_IQIC			0x10
#define CC1120_ADDR_CHAN_BW			0x11
#define CC1120_ADDR_MDMCFG1			0x12
#define CC1120_ADDR_MDMCFG0			0x13
#define CC1120_ADDR_SYMBOL_RATE2	0x14
#define CC1120_ADDR_SYMBOL_RATE1	0x15
#define CC1120_ADDR_SYMBOL_RATE0	0x16
#define CC1120_ADDR_AGC_REF			0x17
#define CC1120_ADDR_AGC_CS_THR		0x18
#define CC1120_ADDR_AGC_GAIN_ADJUST	0x19
#define CC1120_ADDR_AGC_CFG3		0x1A
#define CC1120_ADDR_AGC_CFG2		0x1B
#define CC1120_ADDR_AGC_CFG1		0x1C
#define CC1120_ADDR_AGC_CFG0		0x1D
#define CC1120_ADDR_FIFO_CFG		0x1E
#define CC1120_ADDR_DEV_ADDR		0x1F
#define CC1120_ADDR_SETTLING_CFG	0x20
#define CC1120_ADDR_FS_CFG			0x21
#define CC1120_ADDR_WOR_CFG1		0x22
#define CC1120_ADDR_WOR_CFG0		0x23
#define CC1120_ADDR_WOR_EVENT0_MSB	0x24
#define CC1120_ADDR_WOR_EVENT0_LSB	0x25
#define CC1120_ADDR_PKT_CFG2		0x26
#define CC1120_ADDR_PKT_CFG1		0x27
#define CC1120_ADDR_PKT_CFG0		0x28
#define CC1120_ADDR_RFEND_CFG1		0x29
#define CC1120_ADDR_RFEND_CFG0		0x2A
#define CC1120_ADDR_PA_CFG2			0x2B
#define CC1120_ADDR_PA_CFG1			0x2C
#define CC1120_ADDR_PA_CFG0			0x2D
#define CC1120_ADDR_PKT_LEN			0x2E
#define CC1120_ADDR_EXTENDED_MEMORY_ACCESS	0x2F


/* ------------------ CC1120 Command Strobe Addresses --------------------- */
/* Command strobes 0x30 to 0x3D do NOT function if the burst bit is set when strobing. */ 
#define CC1120_STROBE_SRES			0x30
#define CC1120_STROBE_SFSTXON		0x31
#define CC1120_STROBE_SXOFF			0x32
#define CC1120_STROBE_SCAL			0x33
#define CC1120_STROBE_SRX			0x34
#define CC1120_STROBE_STX			0x35
#define CC1120_STROBE_SIDLE			0x36
#define CC1120_STROBE_SAFC			0x37
#define CC1120_STROBE_SWOR			0x38
#define CC1120_STROBE_SPWD			0x39
#define CC1120_STROBE_SFRX			0x3A
#define CC1120_STROBE_SFTX			0x3B
#define CC1120_STROBE_SWORRST		0x3C
#define CC1120_STROBE_SNOP			0x3D
#define CC1120_DIRECT_MEMORY_ACCESS	0x3E
#define CC1120_FIFO_ACCESS			0x3F


/* --------------- CC1120 Extended Memory Addresses ----------------------- */
#define CC1120_ADDR_IF_MIX_CFG			0x2F00
#define CC1120_ADDR_FREQOFF_CFG			0x2F01
#define CC1120_ADDR_TOC_CFG				0x2F02
#define CC1120_ADDR_MARC_SPARE			0x2F03
#define CC1120_ADDR_ECG_CFG				0x2F04
#define CC1120_ADDR_SOFT_TX_DATA_CFG	0x2F05
#define CC1120_ADDR_EXT_CTRL			0x2F06
#define CC1120_ADDR_RCCAL_FINE			0x2F07
#define CC1120_ADDR_RCCAL_COARSE		0x2F08
#define CC1120_ADDR_RCCAL_OFFSET		0x2F09
#define CC1120_ADDR_FREQOFF1			0x2F0A
#define CC1120_ADDR_FREQOFF0			0x2F0B
#define CC1120_ADDR_FREQ2				0x2F0C
#define CC1120_ADDR_FREQ1				0x2F0D
#define CC1120_ADDR_FREQ0				0x2F0E
#define CC1120_ADDR_IF_ADC2				0x2F0F
#define CC1120_ADDR_IF_ADC1				0x2F10
#define CC1120_ADDR_IF_ADC0				0x2F11
#define CC1120_ADDR_FS_DIG1				0x2F12
#define CC1120_ADDR_FS_DIG0				0x2F13
#define CC1120_ADDR_FS_CAL3				0x2F14
#define CC1120_ADDR_FS_CAL2				0x2F15
#define CC1120_ADDR_FS_CAL1				0x2F16
#define CC1120_ADDR_FS_CAL0				0x2F17
#define CC1120_ADDR_FS_CHP				0x2F18
#define CC1120_ADDR_FS_DIVTWO			0x2F19
#define CC1120_ADDR_FS_DSM1				0x2F1A
#define CC1120_ADDR_FS_DSM0				0x2F1B
#define CC1120_ADDR_FS_DVC1				0x2F1C
#define CC1120_ADDR_FS_DVC0				0x2F1D
#define CC1120_ADDR_FS_LBI				0x2F1E
#define CC1120_ADDR_FS_PFD				0x2F1F
#define CC1120_ADDR_FS_PRE				0x2F20
#define CC1120_ADDR_FS_REG_DIV_CML		0x2F21
#define CC1120_ADDR_FS_SPARE			0x2F22
#define CC1120_ADDR_FS_VCO4				0x2F23
#define CC1120_ADDR_FS_VCO3				0x2F24
#define CC1120_ADDR_FS_VCO2				0x2F25
#define CC1120_ADDR_FS_VCO1				0x2F26
#define CC1120_ADDR_FS_VCO0				0x2F27
#define CC1120_ADDR_GBIAS6				0x2F28
#define CC1120_ADDR_GBIAS5				0x2F29
#define CC1120_ADDR_GBIAS4				0x2F2A
#define CC1120_ADDR_GBIAS3				0x2F2B
#define CC1120_ADDR_GBIAS2				0x2F2C
#define CC1120_ADDR_GBIAS1				0x2F2D
#define CC1120_ADDR_GBIAS0				0x2F2E
#define CC1120_ADDR_IFAMP				0x2F2F
#define CC1120_ADDR_LNA					0x2F30
#define CC1120_ADDR_RXMIX				0x2F31
#define CC1120_ADDR_XOSC5				0x2F32
#define CC1120_ADDR_XOSC4				0x2F33
#define CC1120_ADDR_XOSC3				0x2F34
#define CC1120_ADDR_XOSC2				0x2F35
#define CC1120_ADDR_XOSC1				0x2F36
#define CC1120_ADDR_XOSC0				0x2F37
#define CC1120_ADDR_ANALOG_SPARE		0x2F38
#define CC1120_ADDR_PA_CFG3				0x2F39
#define CC1120_ADDR_WOR_TIME1			0x2F64
#define CC1120_ADDR_WOR_TIME0			0x2F65
#define CC1120_ADDR_WOR_CAPTURE1		0x2F66
#define CC1120_ADDR_WOR_CAPTURE0		0x2F67
#define CC1120_ADDR_BIST				0x2F68
#define CC1120_ADDR_DCFILTOFFSET_I1		0x2F69
#define CC1120_ADDR_DCFILTOFFSET_I0		0x2F6A
#define CC1120_ADDR_DCFILTOFFSET_Q1		0x2F6B
#define CC1120_ADDR_DCFILTOFFSET_Q0		0x2F6C
#define CC1120_ADDR_IQIE_I1				0x2F6D
#define CC1120_ADDR_IQIE_I0				0x2F6E
#define CC1120_ADDR_IQIE_Q1				0x2F6F
#define CC1120_ADDR_IQIE_Q0				0x2F70
#define CC1120_ADDR_RSSI1				0x2F71
#define CC1120_ADDR_RSSI0				0x2F72
#define CC1120_ADDR_MARCSTATE			0x2F73
#define CC1120_ADDR_LQI_VAL				0x2F74
#define CC1120_ADDR_PQT_SYNC_ERR		0x2F75
#define CC1120_ADDR_DEM_STATUS			0x2F76
#define CC1120_ADDR_FREQOFF_EST1		0x2F77
#define CC1120_ADDR_FREQOFF_EST0		0x2F78
#define CC1120_ADDR_AGC_GAIN3			0x2F79
#define CC1120_ADDR_AGC_GAIN2			0x2F7A
#define CC1120_ADDR_AGC_GAIN1			0x2F7B
#define CC1120_ADDR_AGC_GAIN0			0x2F7C
#define CC1120_ADDR_SOFT_RX_DATA_OUT	0x2F7D
#define CC1120_ADDR_SOFT_TX_DATA_IN		0x2F7E
#define CC1120_ADDR_ASK_SOFT_RX_DATA	0x2F7F
#define CC1120_ADDR_RNDGEN				0x2F80
#define CC1120_ADDR_MAGN2				0x2F81
#define CC1120_ADDR_MAGN1				0x2F82
#define CC1120_ADDR_MAGN0				0x2F83
#define CC1120_ADDR_ANG1				0x2F84
#define CC1120_ADDR_ANG0				0x2F85
#define CC1120_ADDR_CHFILT_I2			0x2F86
#define CC1120_ADDR_CHFILT_I1			0x2F87
#define CC1120_ADDR_CHFILT_I0			0x2F88
#define CC1120_ADDR_CHFILT_Q2			0x2F89
#define CC1120_ADDR_CHFILT_Q1			0x2F8A
#define CC1120_ADDR_CHFILT_Q0			0x2F8B
#define CC1120_ADDR_GPIO_STATUS			0x2F8C
#define CC1120_ADDR_FSCAL_CTRL			0x2F8D
#define CC1120_ADDR_PHASE_ADJUST		0x2F8E
#define CC1120_ADDR_PARTNUMBER			0x2F8F
#define CC1120_ADDR_PARTVERSION			0x2F90
#define CC1120_ADDR_SERIAL_STATUS		0x2F91
#define CC1120_ADDR_MODEM_STATUS1		0x2F92
#define CC1120_ADDR_MODEM_STATUS2		0x2F93
#define CC1120_ADDR_MARC_STATUS1		0x2F94
#define CC1120_ADDR_MARC_STATUS0		0x2F95
#define CC1120_ADDR_PA_IFAMP_TEST		0x2F96
#define CC1120_ADDR_FSRF_TEST			0x2F97
#define CC1120_ADDR_PRE_TEST			0x2F98
#define CC1120_ADDR_PRE_OVR				0x2F99
#define CC1120_ADDR_ADC_TEST			0x2F9A
#define CC1120_ADDR_DVC_TEST			0x2F9B
#define CC1120_ADDR_ATEST				0x2F9C
#define CC1120_ADDR_ATEST_LVDS			0x2F9D
#define CC1120_ADDR_ATEST_MODE			0x2F9E
#define CC1120_ADDR_XOSC_TEST1			0x2F9F
#define CC1120_ADDR_XOSC_TEST0			0x2FA0
#define CC1120_ADDR_RXFIRST				0x2FD2
#define CC1120_ADDR_TXFIRST				0x2FD3
#define CC1120_ADDR_RXLAST				0x2FD4
#define CC1120_ADDR_TXLAST				0x2FD5
#define CC1120_ADDR_NUM_TXBYTES			0x2FD6
#define CC1120_ADDR_NUM_RXBYTES			0x2FD7
#define CC1120_ADDR_FIFO_NUM_TXBYTES	0x2FD8
#define CC1120_ADDR_FIFO_NUM_RXBYTES	0x2FD9



/* ---------------- CC1120 Register Access Modifiers ---------------------- */
#define CC1120_READ_BIT 			0x80
#define CC1120_WRITE_BIT			0x00
#define CC1120_BURST_BIT			0x40
#define CC1120_STANDARD_BIT			0x00


/* ------------------------- CC1120 Masks -------------------------------- */
#define CC1120_EXTENDED_MEMORY_ACCESS_MASK	0x2F00
#define CC1120_ADDRESS_MASK					0xFF

#define CC1120_MARC_STATUS_OUT_NO_FAILURE			0x00
#define CC1120_MARC_STATUS_OUT_RX_TIMEOUT			0x01
#define CC1120_MARC_STATUS_OUT_RX_TERMINATION		0x02
#define CC1120_MARC_STATUS_OUT_EWOR_SYNC_LOST		0x03
#define CC1120_MARC_STATUS_OUT_PKT_DISCARD_LEN		0x04
#define CC1120_MARC_STATUS_OUT_PKT_DISCARD_ADR		0x05
#define CC1120_MARC_STATUS_OUT_PKT_DISCARD_CRC		0x06
#define CC1120_MARC_STATUS_OUT_TX_OVERFLOW			0x07
#define CC1120_MARC_STATUS_OUT_TX_UNDERFLOW			0x08
#define CC1120_MARC_STATUS_OUT_RX_OVERFLOW			0x09
#define CC1120_MARC_STATUS_OUT_RX_UNDERFLOW			0x0A
#define CC1120_MARC_STATUS_OUT_TX_ON_CCA_FAIL		0x0B
#define CC1120_MARC_STATUS_OUT_TX_FINISHED			0x40
#define CC1120_MARC_STATUS_OUT_RX_FINISHED			0x80

//Bits 7-4 not used
#define CC1120_MARC_STATUS0_RESERVED3				0x08
#define CC1120_MARC_STATUS0_TXONCCA_FAILED			0x04
#define CC1120_MARC_STATUS0_RESERVED1				0x02
#define CC1120_MARC_STATUS0_RCC_CAL_VALID			0x01

#define CC1120_MARC_STATE_NOT_USED_MASK				0x80
#define CC1120_MARC_STATE_2PIN_STATE_MASK			0x60
#define CC1120_MARC_STATE_2PIN_STATE_SETTLING		0x00
#define CC1120_MARC_STATE_2PIN_STATE_TX				0x20
#define CC1120_MARC_STATE_2PIN_STATE_IDLE			0x40
#define CC1120_MARC_STATE_2PIN_STATE_RX				0x60
#define CC1120_MARC_STATE_MARC_STATE_MASK			0x1F
#define CC1120_MARC_STATE_MARC_STATE_SLEEP			0x00
#define CC1120_MARC_STATE_MARC_STATE_IDLE			0x01
#define CC1120_MARC_STATE_MARC_STATE_XOFF			0x02
#define CC1120_MARC_STATE_MARC_STATE_BIAS_SETTLE_MC	0x03
#define CC1120_MARC_STATE_MARC_STATE_REG_SETTLE_MC	0x40
#define CC1120_MARC_STATE_MARC_STATE_MANCAL			0x05
#define CC1120_MARC_STATE_MARC_STATE_BIAS_SETTLE 	0x06
#define CC1120_MARC_STATE_MARC_STATE_REG_SETTLE 	0x07
#define CC1120_MARC_STATE_MARC_STATE_STARTCAL		0x08
#define CC1120_MARC_STATE_MARC_STATE_BWBOOST		0x09
#define CC1120_MARC_STATE_MARC_STATE_FS_LOCK		0x0A
#define CC1120_MARC_STATE_MARC_STATE_IDADCON		0x0B
#define CC1120_MARC_STATE_MARC_STATE_ENDCAL			0x0C
#define CC1120_MARC_STATE_MARC_STATE_RX				0x0D
#define CC1120_MARC_STATE_MARC_STATE_RX_END			0x0E
// Reserved 						0x0F
#define CC1120_MARC_STATE_MARC_STATE_TXRX_SWITCH	0x10
#define CC1120_MARC_STATE_MARC_STATE_RX_FIFO_ERR	0x11
#define CC1120_MARC_STATE_MARC_STATE_FSTXON			0x12
#define CC1120_MARC_STATE_MARC_STATE_TX 			0x13
#define CC1120_MARC_STATE_MARC_STATE_TX_END			0x14
#define CC1120_MARC_STATE_MARC_STATE_RXTX_SWITCH	0x15
#define CC1120_MARC_STATE_MARC_STATE_TX_FIFO_ERR	0x16
#define CC1120_MARC_STATE_MARC_STATE_IFADCON_TXRX	0x17

#define CC1120_STATUS_CHIP_RDY_MASK				0x80
#define CC1120_STATUS_STATE_MASK				0x70 
#define CC1120_STATUS_IDLE 					0x00
#define CC1120_STATUS_RX					0x10
#define CC1120_STATUS_TX 					0x20				
#define CC1120_STATUS_FSTXON						0x30
#define CC1120_STATUS_CALIBRATE						0x40
#define CC1120_STATUS_SETTLING						0x50
#define CC1120_STATUS_RX_FIFO_ERROR					0x60
#define CC1120_STATUS_TX_FIFO_ERROR					0x70
// bits 3:0 reserved

// bit 7 not used.				0x80
#define CC1120_RSSI0_LSB_MASK_MASK					0x78
#define CC1120_RSSI0_CARRIER_SENSE					0x04
#define CC1120_CARRIER_SENSE_VALID					0x02
#define CC1120_RSSI_VALID						0x01

#define CC1120_LQI_PKT_CRC_OK_MASK					0x80
#define CC1120_LQI_MASK							0x2F

#define CC1120_PQT_SYNC_ERR_PQT_ERROR_MASK			0xF0
#define CC1120_PQT_SYNC_ERR_SYNC_ERROR				0x0F

#define CC1120_DEM_STATUS_RSSI_STEP_FOUND			0x80
#define CC1120_DEM_STATUS_COLLISION_FOUND			0x40
#define CC1120_DEM_STATUS_SYNC_LOW0_HIGH1			0x20
#define CC1120_DEM_STATUS_SRO_INDICATOR_MASK		0x1E
#define CC1120_DEM_STATUS_IMAGE_FOUND				0x01

#define CC1120_RNDGEN_RNDGEN_EN						0x80
#define CC1120_RNDGEN_VALUE_MASK					0x7F 

#define CC1120_PART_NUM_CC1121						0x40
#define CC1120_PART_NUM_CC1120						0x48
#define CC1120_PART_NUM_CC1125						0x58
#define CC1120_PART_NUM_CC1175						0x5A

//Bits 7-5 unused
#define CC1120_SERIAL_STATUS_CLK32K					0x10
#define CC1120_SERIAL_STATUS_IOC_SYNC_PINS_EN		0x08
#define CC1120_SERIAL_STATUS_CFM_TX_DATA_CLK		0x04
#define CC1120_SERIAL_STATUS_SERIAL_RX				0x02
#define CC1120_SERIAL_STATUS_SERIAL_RX_CLK			0x01

#define CC1120_MODEM_STATUS1_SYNC_FOUND				0x80
#define CC1120_MODEM_STATUS1_RXFIFO_FULL			0x40
#define CC1120_MODEM_STATUS1_RXFIFO_THR				0x20
#define CC1120_MODEM_STATUS1_RXFIFIO_EMPTY			0x10
#define CC1120_MODEM_STATUS1_RXFIFO_OVERFLOW		0x08
#define CC1120_MODEM_STATUS1_RXFIFO_UNDERFLOW		0x04
#define CC1120_MODEM_STATUS1_PQT_REACHED			0x02
#define CC1120_MODEM_STATUS1_PQT_VALID				0x01

//Bits 7-6 unused
#define CC1120_MODEM_STATUS0_RESERVED5				0x20
#define CC1120_MODEM_STATUS0_SYNC_SENT				0x10
#define CC1120_MODEM_STATUS0_TXFIFO_FULL			0x08
#define CC1120_MODEM_STATUS0_TXFIFO_THR				0x04
#define CC1120_MODEM_STATUS0_TXFIFO_OVERFLOW		0x02
#define CC1120_MODEM_STATUS0_TXFIFO_UNDERFLOW		0x01

#define CC1120_GPIO_ATRAN_MASK						0x80
#define CC1120_GPIO_INV_MASK						0x40
#define CC1120_CFG_MASK								0x3F




/* ------------------------- GPIO Functions ------------------------------- */
#define CC1120_GPIO_RXFIFO_THR			0
#define CC1120_GPIO_RXFIFO_THR_PKT		1
#define CC1120_GPIO_TXFIFO_THR			2
#define CC1120_GPIO_TXFIFO_THR_PKT		3
#define CC1120_GPIO_RXFIFO_OVERFLOW		4
#define CC1120_GPIO_TXFIFO_UNDERFLOW		5
#define CC1120_GPIO_PKT_SYNC_RXTX		6
#define CC1120_GPIO_CRC_OK			7
#define CC1120_GPIO_SERIAL_CLK			8
#define CC1120_GPIO_SERIAL_RX			9
// Reserved					10
#define CC1120_GPIO_PQT_REACHED			11
#define CC1120_GPIO_PQT_VALID			12
#define CC1120_GPIO_RSSI_VALID			13
#define CC1120_GPIO_RSSI_SIGNALS		14
#define CC1120_GPIO_CLEAR_CHANEL_ASSESSMENT	15
#define CC1120_GPIO_CARRIER_SENSE_VALID		16
#define CC1120_GPIO_CARRIER_SENSE 		17
#define CC1120_GPIO_DSSS_SIGNALS		18
#define CC1120_GPIO_PKT_CRC_OK			19
#define CC1120_GPIO_MCU_WAKEUP			20
#define CC1120_GPIO_SYNC_LOW0_HIGH1		21
// Reserved					22
#define CC1120_GPIO_LNA_PA_REG_PD		23
#define CC1120_GPIO_LNA_PD			24
#define CC1120_GPIO_PA_PD 			25
#define CC1120_GPIO_RX0TX1_CFG			26
// Reserved					27
#define CC1120_GPIO_IMAGE_FOUND			28
#define CC1120_GPIO_CLKEN_CFM			29
#define CC1120_GPIO_CFM_TX_DATA_CLK		30
// Reserved					31
// Reserved					32
#define CC1120_GPIO_RSSI_STEP_FOUND		33
#define CC1120_GPIO_RSSI_STEP_EVENT		34
#define CC1120_GPIO_LOCK			35
#define CC1120_GPIO_ANTENNA_SELECT		36
#define CC1120_GPIO_MARC_2PIN_STATUS1		37
#define CC1120_GPIO_MARC_2PIN_STATUS0		38
#define CC1120_GPIO_2_TXFIFO_OVERFLOW		39 // pins 1 & 3 are reserved
#define CC1120_GPIO_0_RXFIFO_UNDERFLOW		39
#define CC1120_GPIO_3_MAGN_VALID		40
#define CC1120_GPIO_2_CHFILT_VALID		40
#define CC1120_GPIO_1_RCC_CAL_VALID		40
#define CC1120_GPIO_0_CHFILT_STARTUP_VALID	40
#define CC1120_GPIO_3_COLLISION_FOUND		41
#define CC1120_GPIO_2_SYNC_EVENT		41
#define CC1120_GPIO_1_COLLISION_FOUND		41
#define CC1120_GPIO_0_COLLISION_EVENT		41
#define CC1120_GPIO_PA_RAMP_UP			42

#define CC1120_GPIO_0_UART_FRAMING_ERROR	43
#define CC1120_GPIO_1_ADDR_FAILED		43
#define CC1120_GPIO_2_LENGTH_FAILED		43
#define CC1120_GPIO_3_CRC_FAILED		43

#define CC1120_GPIO_AGC_STABLE_GAIN		44
#define CC1120_GPIO_AGC_UPDATE			45
#define CC1120_GPIO_ADC_DATA			46
// Reserved				47
#define CC1120_GPIO_HIGHZ			48
#define CC1120_GPIO_EXT_CLOCK			49
#define CC1120_GPIO_CHIP_RDYN			50
#define CC1120_GPIO_HW0				51
// Reserved				52
// Reserved				53
#define CC1120_GPIO_CLOCK_32K			54
#define CC1120_GPIO_WOR_EVENT0			55
#define CC1120_GPIO_WOW_EVENT1			56
#define CC1120_GPIO_WOR_EVENT2			57
// Reserved				58
#define CC1120_GPIO_XOSC_STABLE			59
#define CC1120_GPIO_EXT_OSC_EN			60
// Reserved				61
// Reserved				62
// Reserved				63


#endif /* CC1120_CONST_H */
