
---------- Begin Simulation Statistics ----------
final_tick                               937995025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701528                       # Number of bytes of host memory used
host_op_rate                                    63855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17375.20                       # Real time elapsed on the host
host_tick_rate                               53984703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105863525                       # Number of instructions simulated
sim_ops                                    1109488894                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.937995                       # Number of seconds simulated
sim_ticks                                937995025500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.977322                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141267597                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160572741                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14614938                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220186266                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18891194                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19066360                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          175166                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280776059                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859360                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9414992                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260691962                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28550763                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56218279                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050780752                       # Number of instructions committed
system.cpu0.commit.committedOps            1052594747                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1734490653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.606861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1229095396     70.86%     70.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    299190636     17.25%     88.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72157344      4.16%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68118901      3.93%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22078118      1.27%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7536678      0.43%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4008965      0.23%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3753852      0.22%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28550763      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1734490653                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857637                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015968777                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326222116                       # Number of loads committed
system.cpu0.commit.membars                    3625356                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625362      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583935116     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033582     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127157995     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052594747                       # Class of committed instruction
system.cpu0.commit.refs                     455191605                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050780752                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052594747                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.781352                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.781352                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            331985815                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5207866                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139720891                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1130215002                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               632294910                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                770074178                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9423108                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14679670                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4921700                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280776059                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189521731                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1116608199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5099836                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1154836591                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29246124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150002                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         617468311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160158791                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616962                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1748699711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               943622972     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               592307382     33.87%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109115605      6.24%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79846614      4.57%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18569296      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2974660      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340907      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     603      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1921672      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1748699711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      123110513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9562962                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267756095                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587455                       # Inst execution rate
system.cpu0.iew.exec_refs                   483807788                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134100428                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              280174315                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349649917                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816601                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4637918                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135379815                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1108795882                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349707360                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6671429                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1099604480                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1636338                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2740445                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9423108                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6285815                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106631                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17081624                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        87565                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8345                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4337769                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23427801                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6410326                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8345                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1190991                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8371971                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498195495                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089851828                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837560                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417268513                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582245                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089936082                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1344730660                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695937118                       # number of integer regfile writes
system.cpu0.ipc                              0.561371                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.561371                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626841      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605860010     54.77%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140469      0.74%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354084534     32.01%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132752480     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106275909                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2134360                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001929                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 352580     16.52%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1573148     73.71%     90.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               208618      9.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1104783373                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3963505316                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089851777                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1165004401                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1103352854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106275909                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443028                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56201132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119533                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1632                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18912941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1748699711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.632628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          978931955     55.98%     55.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          516808565     29.55%     85.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182930204     10.46%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59625563      3.41%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8745078      0.50%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             665969      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             673072      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             172782      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             146523      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1748699711                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591019                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17192245                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3810233                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349649917                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135379815                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1871810224                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4180047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              300061955                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670634553                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12503753                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               642904834                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7559154                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25765                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1376114405                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1124250777                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          721237169                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                763462116                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12474485                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9423108                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32715927                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50602612                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1376114361                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131771                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4649                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24820650                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4637                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2814733871                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2231850387                       # The number of ROB writes
system.cpu0.timesIdled                       19262117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.923884                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9538173                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10048233                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1953928                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18564983                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            327494                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         484584                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157090                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20261331                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4751                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1141299                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203545                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1081228                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20801478                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55082773                       # Number of instructions committed
system.cpu1.commit.committedOps              56894147                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326539998                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174233                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810033                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302422934     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12065874      3.70%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4101257      1.26%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3763202      1.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       915215      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       326316      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1653915      0.51%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       210057      0.06%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1081228      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326539998                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502652                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52979903                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126841                       # Number of loads committed
system.cpu1.commit.membars                    3622515                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622515      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015277     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938037     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318177      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894147                       # Class of committed instruction
system.cpu1.commit.refs                      21256226                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55082773                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894147                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.998198                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.998198                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            280574953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               818898                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8431559                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84852026                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13976489                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30351727                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1141731                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1184786                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3902548                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20261331                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14456977                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311947336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               128246                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      98122131                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3908720                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061324                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16045737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9865667                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.296982                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329947448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.308776                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.794807                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270375881     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34243453     10.38%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14774904      4.48%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6531619      1.98%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2491133      0.76%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  663040      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  863735      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3668      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329947448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         449927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1187130                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14607717                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192093                       # Inst execution rate
system.cpu1.iew.exec_refs                    22324445                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5217647                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              241831095                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22182152                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712108                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2269994                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7101587                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77687509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17106798                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           768056                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63467062                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1778113                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1479724                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1141731                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4969786                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          306109                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10414                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2723                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6055311                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1972202                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           449                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195666                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991464                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36523680                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63091445                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840627                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30702784                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190956                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63104715                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79305553                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41744057                       # number of integer regfile writes
system.cpu1.ipc                              0.166717                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166717                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622618      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38182099     59.44%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19009504     29.59%     94.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3420754      5.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64235118                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1852586                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028841                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264909     14.30%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434597     77.44%     91.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               153076      8.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62465070                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460371764                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63091433                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         98481220                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69552207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64235118                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135302                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20793361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           101522                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701044                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14402576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329947448                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633735                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288889615     87.56%     87.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28356761      8.59%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6714533      2.04%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2918825      0.88%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2280949      0.69%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             299019      0.09%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             384409      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              59225      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44112      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329947448                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194418                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16156043                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2005240                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22182152                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7101587                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       330397375                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1545574086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              259208846                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999343                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10915609                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16499737                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1896858                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16223                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101196428                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82152750                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55378592                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29929696                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9078192                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1141731                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23141249                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17379249                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101196416                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26189                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21293741                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403154135                       # The number of ROB reads
system.cpu1.rob.rob_writes                  158802927                       # The number of ROB writes
system.cpu1.timesIdled                          23218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2805796                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2863607                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10245685                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5728724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11419678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       340926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        59459                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44346801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3586597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88675620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3646056                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3297368                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2732090                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2958714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2430791                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2430784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3297368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17147830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17147830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    541455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               541455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5728874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5728874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5728874                       # Request fanout histogram
system.membus.respLayer1.occupancy        30117824022                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23960292929                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   937995025500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   937995025500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    261253437.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   409155354.624922                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       291000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1086388000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   935904998000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2090027500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    163964170                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       163964170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    163964170                       # number of overall hits
system.cpu0.icache.overall_hits::total      163964170                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25557561                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25557561                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25557561                       # number of overall misses
system.cpu0.icache.overall_misses::total     25557561                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 325625996498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 325625996498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 325625996498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 325625996498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189521731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189521731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189521731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189521731                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134853                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134853                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134853                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134853                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12740.886992                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12740.886992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12740.886992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12740.886992                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2732                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.305085                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22847674                       # number of writebacks
system.cpu0.icache.writebacks::total         22847674                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2709854                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2709854                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2709854                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2709854                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22847707                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22847707                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22847707                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22847707                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280020884998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280020884998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280020884998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280020884998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120555                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120555                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120555                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120555                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12255.973214                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12255.973214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12255.973214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12255.973214                       # average overall mshr miss latency
system.cpu0.icache.replacements              22847674                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    163964170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      163964170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25557561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25557561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 325625996498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 325625996498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189521731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189521731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134853                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134853                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12740.886992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12740.886992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2709854                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2709854                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22847707                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22847707                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280020884998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280020884998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120555                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120555                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12255.973214                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12255.973214                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          186810395                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22847674                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.176342                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        401891168                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       401891168                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428061766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428061766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428061766                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428061766                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26952313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26952313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26952313                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26952313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 836635732157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 836635732157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 836635732157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 836635732157                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455014079                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455014079                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455014079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455014079                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059234                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31041.333341                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31041.333341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31041.333341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31041.333341                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5602664                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       356582                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           123997                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4530                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.183867                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.715673                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19740209                       # number of writebacks
system.cpu0.dcache.writebacks::total         19740209                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7963189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7963189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7963189                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7963189                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18989124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18989124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18989124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18989124                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 385243302970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 385243302970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 385243302970                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 385243302970                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041733                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041733                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041733                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041733                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20287.576350                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20287.576350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20287.576350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20287.576350                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19740209                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    306885910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      306885910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20973244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20973244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 545989446500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 545989446500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327859154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327859154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26032.665548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26032.665548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4333919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4333919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16639325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16639325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 289754818000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 289754818000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17413.856512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17413.856512                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121175856                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121175856                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5979069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5979069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 290646285657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 290646285657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127154925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127154925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48610.625778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48610.625778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3629270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3629270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2349799                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2349799                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95488484970                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95488484970                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018480                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018480                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40636.873609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40636.873609                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9726500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9726500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.436485                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.436485                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7094.456601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7094.456601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 80633.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80633.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       603000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       603000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4246.478873                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4246.478873                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3246.478873                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3246.478873                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760489                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760489                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65718285500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65718285500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86415.826527                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86415.826527                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760489                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760489                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64957796500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64957796500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419818                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419818                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85415.826527                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85415.826527                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986581                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448867178                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19749392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.728152                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986581                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999581                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999581                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933412990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933412990                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22791485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17697312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258971                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40775220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22791485                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17697312                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27452                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258971                       # number of overall hits
system.l2.overall_hits::total                40775220                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2042243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1451766                       # number of demand (read+write) misses
system.l2.demand_misses::total                3552619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56222                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2042243                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2388                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1451766                       # number of overall misses
system.l2.overall_misses::total               3552619                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4738160999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 197686956471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    213600499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145653230498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     348291948467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4738160999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 197686956471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    213600499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145653230498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    348291948467                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22847707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19739555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44327839                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22847707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19739555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44327839                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.080027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.080027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84275.923998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96798.939436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89447.445142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100328.310828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98038.080770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84275.923998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96798.939436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89447.445142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100328.310828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98038.080770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8428                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       178                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.348315                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1851839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2732091                       # number of writebacks
system.l2.writebacks::total                   2732091                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          69044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31784                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              100891                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         69044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31784                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             100891                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1973199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1419982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3451728                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1973199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1419982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2299914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5751642                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4174952501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 172891833482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    187422999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128556629498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 305810838480                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4174952501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 172891833482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    187422999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128556629498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 185671873521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 491482712001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.078418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.830041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.078418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.830041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129752                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74278.159322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87620.069482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80095.298718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90533.985289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88596.447484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74278.159322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87620.069482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80095.298718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90533.985289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80729.920128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85450.852470                       # average overall mshr miss latency
system.l2.replacements                        9302591                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4592736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4592736                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4592736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4592736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39574072                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39574072                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39574072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39574072                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2299914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2299914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 185671873521                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 185671873521                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80729.920128                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80729.920128                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3202.127660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       480500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       456000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       936500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.870370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20020.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19826.086957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19925.531915                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1698061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           113242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1811303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1402638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1102394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2505032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 136404617981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110610454999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247015072980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3100699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4316335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.452362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.580361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97248.625790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100336.590184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98607.551912                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25453                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1351828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1076941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2428769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 118754207490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97264681999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216018889489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.435975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.562692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87847.128104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90315.701602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88941.718825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22791485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22818937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4738160999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    213600499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4951761498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22847707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22877547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.080027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84275.923998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89447.445142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84486.631940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4174952501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    187422999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4362375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.078418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74278.159322                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80095.298718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74510.658104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15999251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16144980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       639605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       349372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          988977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61282338490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35042775499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96325113989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16638856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       495101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17133957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.705658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95812.788346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100302.186492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97398.740303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6331                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24565                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       621371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       343041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       964412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54137625992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31291947499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85429573491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.692871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87126.090519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91219.263875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88582.030803                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                57                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             180                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3000000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       163500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3163500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          225                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.760000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.759494                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17543.859649                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18166.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        17575                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2485997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        97500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2583497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.564444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.416667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.556962                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19574.779528                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19571.946970                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999893                       # Cycle average of tags in use
system.l2.tags.total_refs                    90634930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9302695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.742868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.821347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.649137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.740721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.830361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.942182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.512834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.233472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 717262327                       # Number of tag accesses
system.l2.tags.data_accesses                717262327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3597184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     126360704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        149760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90932480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    145561600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          366601728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3597184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       149760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3746944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    174853760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       174853760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1974386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1420820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2274400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5728152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2732090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2732090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3834971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        134713618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           159660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96943457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    155183765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390835471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3834971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       159660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3994631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186412247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186412247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186412247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3834971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       134713618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          159660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96943457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    155183765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            577247718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2716777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1948022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1399851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2270852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008034609250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12675449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2555786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5728152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2732090                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5728152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2732090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50881                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15313                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            286054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            282446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            313754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            614983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            336377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            395773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            394260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            382557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            392096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            377366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           387084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           291534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           344547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           311289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           265498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           301653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            173513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            219997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            210346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           193092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148068                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 170348497968                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28386355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            276797329218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30005.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48755.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3730910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1594922                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5728152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2732090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2063589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1346018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  636428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  200290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  138336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  114342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   84069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   56357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  32777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 177881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3068180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.092851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.550166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.053927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1886400     61.48%     61.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       547644     17.85%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       245993      8.02%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       140910      4.59%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59051      1.92%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34564      1.13%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18979      0.62%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15146      0.49%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119493      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3068180                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.067700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.953344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    348.805832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166645    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.282226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145123     87.08%     87.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2343      1.41%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12597      7.56%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4435      2.66%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1477      0.89%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              466      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              136      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363345344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3256384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173871744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               366601728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            174853760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  937994991500                       # Total gap between requests
system.mem_ctrls.avgGap                     110870.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3597184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    124673408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       149760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89590464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    145334528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173871744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3834971.297510361765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132914785.911090090871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159659.695338117745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95512728.281521141529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 154941683.110237330198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185365315.671388924122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1974386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1420820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2274400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2732090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1850550329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  91275013578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89488538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69741455170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 113840821603                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22343029583299                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32924.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46229.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38242.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49085.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50053.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8177999.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11040846180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5868337530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19071418380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7235776080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74044451520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179530266600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     209006707680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       505797803970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.232928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 541420123837                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31321680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 365253221663                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10865994720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5775405570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21464296560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6945638040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74044451520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288517344600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     117228115680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       524841246690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.535213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 301740711879                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31321680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 604932633621                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9306688584.337349                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42015105569.990387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307378750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165539873000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 772455152500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14424530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14424530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14424530                       # number of overall hits
system.cpu1.icache.overall_hits::total       14424530                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32447                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32447                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32447                       # number of overall misses
system.cpu1.icache.overall_misses::total        32447                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    652531499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    652531499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    652531499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    652531499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14456977                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14456977                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14456977                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14456977                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002244                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002244                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002244                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002244                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20110.688168                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20110.688168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20110.688168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20110.688168                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29808                       # number of writebacks
system.cpu1.icache.writebacks::total            29808                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2607                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2607                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2607                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2607                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29840                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29840                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    577560500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    577560500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    577560500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    577560500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19355.244638                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19355.244638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19355.244638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19355.244638                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29808                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14424530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14424530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32447                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32447                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    652531499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    652531499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14456977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14456977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002244                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002244                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20110.688168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20110.688168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2607                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2607                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    577560500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    577560500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19355.244638                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19355.244638                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.961563                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14336453                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           480.959910                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341300500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.961563                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998799                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998799                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28943794                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28943794                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16312187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16312187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16312187                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16312187                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3722289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3722289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3722289                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3722289                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347336850184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347336850184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347336850184                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347336850184                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20034476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20034476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20034476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20034476                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185794                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185794                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185794                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185794                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93312.703604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93312.703604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93312.703604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93312.703604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1232044                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       184669                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20218                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2273                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.937976                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.244611                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710344                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710344                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2710692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2710692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2710692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2710692                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011597                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90637064065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90637064065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90637064065                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90637064065                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050493                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89597.996104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89597.996104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89597.996104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89597.996104                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710344                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14511091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14511091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2205640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2205640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 173517226500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 173517226500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16716731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16716731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131942                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131942                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78669.785867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78669.785867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1710314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1710314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  37635996500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37635996500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029631                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029631                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75982.275310                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75982.275310                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1801096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1801096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1516649                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1516649                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173819623684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173819623684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317745                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317745                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114607.680277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114607.680277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1000378                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1000378                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53001067565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53001067565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102661.330125                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102661.330125                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5861000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5861000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.349036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.349036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35957.055215                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35957.055215                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64826.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64826.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       654500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       654500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5741.228070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5741.228070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       540500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       540500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4741.228070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4741.228070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102743                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102743                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708453                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708453                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61845760500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61845760500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87296.913839                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87296.913839                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708453                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708453                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61137307500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61137307500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86296.913839                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86296.913839                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.958168                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19128236                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719942                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.121442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341312000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.958168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967443                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967443                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45413127                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45413127                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 937995025500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40012234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7324827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39735285                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6570500                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3915264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4334469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4334468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22877547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17134688                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68543087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59229777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        89488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5141332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133003684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2924504320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2526704320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3817472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218948800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5673974912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13237244                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176061184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57565418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070617                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53559774     93.04%     93.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3946180      6.86%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59458      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57565418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88665867427                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29627158294                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34310172616                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580864875                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44886247                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1011416096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 498051                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707092                       # Number of bytes of host memory used
host_op_rate                                   499684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2457.03                       # Real time elapsed on the host
host_tick_rate                               29882048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223725431                       # Number of instructions simulated
sim_ops                                    1227738099                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073421                       # Number of seconds simulated
sim_ticks                                 73421070500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.388694                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13136121                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14066072                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2427515                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23705176                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48052                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14310                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25775606                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8976                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5009                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1756656                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12673972                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3176112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513041                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36953843                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60384303                       # Number of instructions committed
system.cpu0.commit.committedOps              60636514                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127235362                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.476570                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.500558                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    105293289     82.75%     82.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12198546      9.59%     92.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2463837      1.94%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1881185      1.48%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       630910      0.50%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       368777      0.29%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       468624      0.37%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       754082      0.59%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3176112      2.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127235362                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65610                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59379707                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14221952                       # Number of loads committed
system.cpu0.commit.membars                     379339                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379978      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43715144     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6271      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14226417     23.46%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2303859      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60636514                       # Class of committed instruction
system.cpu0.commit.refs                      16531114                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60384303                       # Number of Instructions Simulated
system.cpu0.committedOps                     60636514                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.390902                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.390902                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63488342                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               674584                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11647817                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105870252                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12541401                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54058970                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1758358                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2009854                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1918200                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25775606                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8177262                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    119867617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               110726                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          644                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119738611                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                4858434                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.178535                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11467618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13169863                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.829370                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         133765271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.904264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.060317                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                59473086     44.46%     44.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42182962     31.54%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21784308     16.29%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8378146      6.26%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  695196      0.52%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  646562      0.48%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  372799      0.28%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35029      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  197183      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           133765271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2634                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1936                       # number of floating regfile writes
system.cpu0.idleCycles                       10607698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1938883                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17738427                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595510                       # Inst execution rate
system.cpu0.iew.exec_refs                    24106738                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2386018                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26778878                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23072202                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            237005                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1021957                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2576862                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97550824                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21720720                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2000579                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85975593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                281864                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4547697                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1758358                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5069019                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       226066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           37737                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8850250                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       267700                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           299                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       514567                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1424316                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64023540                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83078084                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.805913                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51597377                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.575441                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83293562                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110923742                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62966997                       # number of integer regfile writes
system.cpu0.ipc                              0.418252                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.418252                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381427      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62810741     71.40%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6602      0.01%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1824      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1291      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22387570     25.45%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2384889      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            581      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           295      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87976172                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3135                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6254                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3094                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3209                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     786694                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008942                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 545794     69.38%     69.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     69.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     40      0.01%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                221878     28.20%     97.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18940      2.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88378304                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         310683218                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83074990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134462218                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96805228                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87976172                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             745596                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36914312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           185163                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        232555                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16550358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    133765271                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657691                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.185964                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           87655767     65.53%     65.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24557633     18.36%     83.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11012118      8.23%     92.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4922193      3.68%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3536694      2.64%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             732800      0.55%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             713997      0.53%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             539586      0.40%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              94483      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      133765271                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.609367                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           481100                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           22508                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23072202                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2576862                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4767                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       144372969                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2469189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               38502895                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45440174                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1114446                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15134390                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8273758                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               346254                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            131999328                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102189781                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77651803                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52718512                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                823037                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1758358                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11111748                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32211633                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2686                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       131996642                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14539368                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            233565                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6078784                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        233560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   221632746                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201734071                       # The number of ROB writes
system.cpu0.timesIdled                         104843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1444                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.298094                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12689417                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13041794                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2346703                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22227112                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13137                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15963                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2826                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24202843                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1316                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4345                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1716478                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12011410                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2969421                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37434167                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57477603                       # Number of instructions committed
system.cpu1.commit.committedOps              57612691                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114608927                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.502689                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.532982                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93645506     81.71%     81.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11751735     10.25%     91.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2280905      1.99%     93.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1747103      1.52%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664546      0.58%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       366705      0.32%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       470282      0.41%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       712724      0.62%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2969421      2.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114608927                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22293                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56543366                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13509101                       # Number of loads committed
system.cpu1.commit.membars                     203660                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203660      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41961635     72.83%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13513446     23.46%     96.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1933367      3.36%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57612691                       # Class of committed instruction
system.cpu1.commit.refs                      15446813                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57477603                       # Number of Instructions Simulated
system.cpu1.committedOps                     57612691                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.145741                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.145741                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             53691918                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               633636                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11450070                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103312050                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10397592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53509172                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1717293                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1967752                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1840175                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24202843                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7562439                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109814558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77211                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     115223497                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4695036                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.196241                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8994074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12702554                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.934254                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121156150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.954114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.015090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                48701837     40.20%     40.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41587907     34.33%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21226032     17.52%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8152773      6.73%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  676924      0.56%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  631846      0.52%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   89735      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19583      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   69513      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121156150                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2175909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1904783                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17165031                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.674962                       # Inst execution rate
system.cpu1.iew.exec_refs                    22974481                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2043672                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27287238                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22359594                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             95958                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1038158                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2251207                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95013769                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20930809                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2044957                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83244459                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                278709                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3308961                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1717293                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3830103                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       192403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           27196                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8850493                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       313495                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           107                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       531143                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1373640                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62245183                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80439169                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804962                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50105035                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.652216                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80689721                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107381279                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61371938                       # number of integer regfile writes
system.cpu1.ipc                              0.466039                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.466039                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204395      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61438074     72.03%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 282      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21603434     25.33%     97.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2042913      2.40%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85289416                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     727707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008532                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 535307     73.56%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                191212     26.28%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1188      0.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85812728                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         292646621                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80439169                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132414950                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94681272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85289416                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             332497                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37401078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           183932                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         55834                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16958995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121156150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.703963                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.213112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           76772714     63.37%     63.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23086997     19.06%     82.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11042923      9.11%     91.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4821351      3.98%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3471277      2.87%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             682444      0.56%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             675790      0.56%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             520780      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              81874      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121156150                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.691543                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           340693                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           23496                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22359594                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2251207                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    735                       # number of misc regfile reads
system.cpu1.numCycles                       123332059                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    23420358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37613255                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43544986                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1039094                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12954980                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7665611                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               333112                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129059627                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99778139                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76268436                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52116402                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                232727                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1717293                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9782665                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32723450                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129059627                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6971555                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             91603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5548555                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         91640                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206682516                       # The number of ROB reads
system.cpu1.rob.rob_writes                  196662027                       # The number of ROB writes
system.cpu1.timesIdled                          20391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2167260                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21500                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2368644                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4720144                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3695446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7242198                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       511450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100242                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3209692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1929135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6420340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2029377                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3544824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       347473                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3199638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            45751                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8928                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95064                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3544824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10881943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10881943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255182016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255182016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            50006                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3695086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3695086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3695086                       # Request fanout histogram
system.membus.respLayer1.occupancy        18836798157                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9290372429                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    73421070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    73421070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                292                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8456626.712329                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13034659.151769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          146    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43745500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72186403000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1234667500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8072456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8072456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8072456                       # number of overall hits
system.cpu0.icache.overall_hits::total        8072456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       104805                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        104805                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       104805                       # number of overall misses
system.cpu0.icache.overall_misses::total       104805                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7881311485                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7881311485                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7881311485                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7881311485                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8177261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8177261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8177261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8177261                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012817                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012817                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012817                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012817                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75199.766089                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75199.766089                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75199.766089                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75199.766089                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20884                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              269                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.635688                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        97985                       # number of writebacks
system.cpu0.icache.writebacks::total            97985                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6793                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6793                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6793                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6793                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        98012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        98012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        98012                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        98012                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7368842485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7368842485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7368842485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7368842485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011986                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011986                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011986                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011986                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75183.064166                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75183.064166                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75183.064166                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75183.064166                       # average overall mshr miss latency
system.cpu0.icache.replacements                 97985                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8072456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8072456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       104805                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       104805                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7881311485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7881311485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8177261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8177261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75199.766089                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75199.766089                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6793                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6793                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        98012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        98012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7368842485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7368842485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75183.064166                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75183.064166                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999354                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8171949                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            98044                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.349812                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999354                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16452534                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16452534                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16117240                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16117240                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16117240                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16117240                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6650514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6650514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6650514                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6650514                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 408850979981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 408850979981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 408850979981                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 408850979981                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22767754                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22767754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22767754                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22767754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.292102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.292102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.292102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.292102                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61476.598648                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61476.598648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61476.598648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61476.598648                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9353994                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        49833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           250637                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            677                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.320882                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.608567                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1583874                       # number of writebacks
system.cpu0.dcache.writebacks::total          1583874                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5004658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5004658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5004658                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5004658                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1645856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1645856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1645856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1645856                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 102434646197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102434646197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 102434646197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102434646197                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072289                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072289                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072289                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072289                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62237.915223                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62237.915223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62237.915223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62237.915223                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1583832                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14557538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14557538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6032672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6032672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367418044500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367418044500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20590210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20590210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.292987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.292987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60904.694387                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60904.694387                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4510545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4510545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1522127                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1522127                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  95691311000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  95691311000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073925                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073925                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 62866.837655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62866.837655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1559702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1559702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       617842                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       617842                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  41432935481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  41432935481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2177544                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2177544                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283733                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283733                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67060.729897                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67060.729897                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       494113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       494113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       123729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       123729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6743335197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6743335197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54500.846180                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54500.846180                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125909                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125909                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40733000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40733000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31093.893130                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31093.893130                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          938                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          938                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          372                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          372                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4034500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4034500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10845.430108                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10845.430108                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4798                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4798                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29488500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29488500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037921                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037921                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6145.998333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6145.998333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4720                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4720                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24796500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24796500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5253.495763                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5253.495763                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       588000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       588000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2948                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2948                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    105319000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    105319000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5009                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5009                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.588541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.588541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35725.576662                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35725.576662                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2948                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2948                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    102371000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    102371000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.588541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.588541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34725.576662                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34725.576662                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.848471                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18026186                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1624386                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.097231                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.848471                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995265                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995265                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47677372                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47677372                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              590700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              559712                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1164060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10914                       # number of overall hits
system.l2.overall_hits::.cpu0.data             590700                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2734                       # number of overall hits
system.l2.overall_hits::.cpu1.data             559712                       # number of overall hits
system.l2.overall_hits::total                 1164060                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            989925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            877851                       # number of demand (read+write) misses
system.l2.demand_misses::total                1971619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87070                       # number of overall misses
system.l2.overall_misses::.cpu0.data           989925                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16773                       # number of overall misses
system.l2.overall_misses::.cpu1.data           877851                       # number of overall misses
system.l2.overall_misses::total               1971619                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7091706499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91851068988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1444894499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  81322386489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181710056475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7091706499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91851068988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1444894499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  81322386489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181710056475                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           97984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1580625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1437563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3135679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          97984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1580625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1437563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3135679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.888614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.626287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.859845                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.610652                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.628769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.888614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.626287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.859845                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.610652                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.628769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81448.334662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92785.886797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86144.070768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92638.029106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92162.865379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81448.334662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92785.886797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86144.070768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92638.029106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92162.865379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8033                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       199                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.366834                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1505352                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              347471                       # number of writebacks
system.l2.writebacks::total                    347471                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          35396                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               57979                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         35396                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              57979                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       954529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       855715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1913640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       954529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       855715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1770131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3683771                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6214330500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80465319009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1266935502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71755349504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 159701934515                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6214330500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80465319009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1266935502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71755349504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 130152146818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 289854081333                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.886971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.603893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.845184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.595254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.610279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.886971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.603893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.845184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.595254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.174792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71503.877619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84298.454011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76844.513981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 83854.261646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83454.534037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71503.877619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84298.454011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76844.513981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 83854.261646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73526.844521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78684.066228                       # average overall mshr miss latency
system.l2.replacements                        5520400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468319                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       468320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2238848                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2238848                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2238849                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2238849                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1770131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1770131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 130152146818                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 130152146818                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73526.844521                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73526.844521                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3293                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6459                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2071                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4259                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2298500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1567000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3865500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10718                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.395455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.399197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.397369                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1109.850314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   716.179159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   907.607420                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2068                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2186                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4254                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     41632982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     43924487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     85557469                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.394883                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.398832                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.396902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20132.002901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20093.543916                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20112.240009                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          328                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              539                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2042500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       728500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2771000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          447                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          326                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            773                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.733781                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.647239                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.697283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6227.134146                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3452.606635                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5141.001855                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          325                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          207                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          532                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6592500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10737500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.727069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.634969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.688228                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20284.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20024.154589                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20183.270677                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              105672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6043505500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4031189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10074695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.715216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.709260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94342.801168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96873.320837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95339.304641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10899                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        55610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4915340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3494153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8409494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.620883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.667502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88389.507283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89220.782371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88733.014677                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           103843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7091706499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1444894499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8536600998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        97984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         117491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.888614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.859845                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.883838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81448.334662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86144.070768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82206.802558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          161                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           447                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       103396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6214330500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1266935502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7481266002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.886971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.845184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71503.877619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76844.513981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72355.468316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       565193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       542654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1107847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       925866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       836238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1762104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  85807563488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77291196989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163098760477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1491059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1378892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2869951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.620945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.606456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92678.166698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92427.271888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92559.100074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        46633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       898919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       816552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1715471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75549978509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68261196004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 143811174513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.602873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.592180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84045.368391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83596.875648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83831.889034                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          652                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               658                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          657                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             694                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9819500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       350000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10169500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1309                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.501910                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.860465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.513314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14945.966514                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9459.459459                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14653.458213                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          171                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          178                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          486                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9348998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       587499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9936497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.371276                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.697674                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.381657                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19236.621399                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.300000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19256.777132                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999493                       # Cycle average of tags in use
system.l2.tags.total_refs                     7553873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5521297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.368134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.081764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.096278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.466989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.327737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.483651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.543074                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.391903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.116672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.101307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.367861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52367313                       # Number of tag accesses
system.l2.tags.data_accesses                 52367313                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5562240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61124992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1055168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54781824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    110419456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          232943680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5562240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1055168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6617408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22238272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22238272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         955078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         855966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1725304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3639745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       347473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             347473                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         75758089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        832526570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14371460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        746132188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1503920540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3172708848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     75758089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14371460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90129549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302886785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302886785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302886785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        75758089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       832526570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14371460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       746132188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1503920540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3475595633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    337118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    943330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    847562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1715124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000413316250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6608518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             318128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3639745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     347474                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3639745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   347474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10356                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            148556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            157739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            157849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            214179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            226015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            220038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            173238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           213463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           167673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           159982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           259913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           421901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           554494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23475                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88860628553                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18047060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156537103553                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24619.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43369.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3126299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  300738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3639745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               347474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  708745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  642695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  530051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  433822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  380261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  274053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  195707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  140373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  101514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   72295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       519490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.200296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.786078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.355360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121531     23.39%     23.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        86174     16.59%     39.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56155     10.81%     50.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42495      8.18%     58.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21917      4.22%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16222      3.12%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12853      2.47%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10880      2.09%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151263     29.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       519490                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.280400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    117.352773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.837523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16181     78.58%     78.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3640     17.68%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          606      2.94%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           57      0.28%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           31      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           17      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           14      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17210     83.58%     83.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              562      2.73%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1800      8.74%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              722      3.51%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              207      1.01%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               61      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              231002368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1941312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21575808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               232943680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22238336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3146.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3172.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73421024000                       # Total gap between requests
system.mem_ctrls.avgGap                      18414.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5562240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60373120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1055104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54243968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    109767936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21575808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 75758089.089698031545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 822286022.103150844574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14370588.617337035015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 738806552.813745737076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1495046793.140941619873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 293863980.095468640327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       955078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       855966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1725304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       347474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2621849420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41018316713                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    583194155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36389431025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  75924312240                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1809877635430                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30167.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42947.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35372.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42512.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44006.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5208670.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2242716840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1192024680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15227649360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          878849640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5795440560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32615776200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        727774080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58680231360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        799.228763                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1572368762                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2451540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69397161738                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1466491740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            779439870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10543552320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          880927200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5795440560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30129307380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2821642560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52416801630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        713.920422                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6969865546                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2451540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63999664954                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                878                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          440                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    26716501.136364                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76935317.792708                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    796056500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            440                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61665810000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11755260500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7541913                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7541913                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7541913                       # number of overall hits
system.cpu1.icache.overall_hits::total        7541913                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20526                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20526                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20526                       # number of overall misses
system.cpu1.icache.overall_misses::total        20526                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1591468000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1591468000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1591468000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1591468000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7562439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7562439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7562439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7562439                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002714                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002714                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002714                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002714                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77534.249245                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77534.249245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77534.249245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77534.249245                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          413                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19507                       # number of writebacks
system.cpu1.icache.writebacks::total            19507                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1019                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1019                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1019                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1019                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19507                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19507                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19507                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19507                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1507420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1507420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1507420500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1507420500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002579                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002579                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002579                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002579                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77275.875327                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77275.875327                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77275.875327                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77275.875327                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19507                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7541913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7541913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1591468000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1591468000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7562439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7562439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002714                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002714                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77534.249245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77534.249245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1019                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1019                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19507                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19507                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1507420500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1507420500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77275.875327                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77275.875327                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7679337                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19539                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           393.026102                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15144385                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15144385                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15577572                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15577572                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15577572                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15577572                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6304842                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6304842                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6304842                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6304842                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 385695654982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 385695654982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 385695654982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 385695654982                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21882414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21882414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21882414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21882414                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288124                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288124                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288124                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288124                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61174.515552                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61174.515552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61174.515552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61174.515552                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7105626                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        69874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           209926                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            868                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.848242                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1436963                       # number of writebacks
system.cpu1.dcache.writebacks::total          1436963                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4804654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4804654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4804654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4804654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1500188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1500188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1500188                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1500188                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91225937529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91225937529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91225937529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91225937529                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068557                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068557                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068557                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068557                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 60809.670207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60809.670207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 60809.670207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60809.670207                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1436930                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14173394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14173394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5843576                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5843576                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 355606162000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 355606162000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20016970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20016970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.291931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.291931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60854.203317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60854.203317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4434795                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4434795                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1408781                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1408781                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86685510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86685510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61532.282519                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61532.282519                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1404178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1404178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       461266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       461266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  30089492982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30089492982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1865444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1865444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.247269                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.247269                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65232.410327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65232.410327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       369859                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       369859                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        91407                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        91407                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4540427029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4540427029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49672.640268                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49672.640268                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          763                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          763                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32598000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32598000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42723.460026                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42723.460026                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          577                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          577                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32628.249567                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32628.249567                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4573                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4573                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25181000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25181000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67841                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67841                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5506.450908                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5506.450908                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4494                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4494                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20705000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20705000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4607.254117                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4607.254117                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       392000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       392000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    110928499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    110928499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652704                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652704                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 39114.421368                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 39114.421368                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    108092499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    108092499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652704                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652704                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 38114.421368                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 38114.421368                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.112522                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17230381                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1478784                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.651723                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.112522                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45524087                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45524087                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73421070500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3050114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2669918                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5172929                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2953578                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           52186                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          61354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169193                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        117518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2932595                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1352                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       293981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4826616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4389701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9568819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12542080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202524928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2496896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183966912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401530816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8607513                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27593152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11756058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.441363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9145058     77.79%     77.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2510059     21.35%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100529      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    412      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11756058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6351753795                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2455823679                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         147115804                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2238706901                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29419681                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
