
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-523B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2873129 heartbeat IPC: 3.48053 cumulative IPC: 3.48053 (Simulation time: 0 hr 5 min 42 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5707520 heartbeat IPC: 3.52809 cumulative IPC: 3.50415 (Simulation time: 0 hr 10 min 4 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9206156 heartbeat IPC: 2.85826 cumulative IPC: 3.25869 (Simulation time: 0 hr 16 min 17 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12473347 heartbeat IPC: 3.06073 cumulative IPC: 3.20684 (Simulation time: 0 hr 20 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15548323 heartbeat IPC: 3.25206 cumulative IPC: 3.21578 (Simulation time: 0 hr 26 min 55 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15548323 (Simulation time: 0 hr 26 min 55 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 37543157 heartbeat IPC: 0.454652 cumulative IPC: 0.454652 (Simulation time: 0 hr 34 min 4 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 58841857 heartbeat IPC: 0.469512 cumulative IPC: 0.461963 (Simulation time: 0 hr 40 min 31 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 77933025 heartbeat IPC: 0.523802 cumulative IPC: 0.480887 (Simulation time: 0 hr 46 min 35 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 94926893 heartbeat IPC: 0.588448 cumulative IPC: 0.503914 (Simulation time: 0 hr 51 min 44 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 114382552 heartbeat IPC: 0.513989 cumulative IPC: 0.505898 (Simulation time: 0 hr 56 min 32 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 144462604 heartbeat IPC: 0.332446 cumulative IPC: 0.465426 (Simulation time: 1 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 174857609 heartbeat IPC: 0.329001 cumulative IPC: 0.439397 (Simulation time: 1 hr 8 min 28 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 196235656 heartbeat IPC: 0.46777 cumulative IPC: 0.442754 (Simulation time: 1 hr 20 min 27 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 217882559 heartbeat IPC: 0.46196 cumulative IPC: 0.444809 (Simulation time: 1 hr 30 min 47 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 239816982 heartbeat IPC: 0.455904 cumulative IPC: 0.445894 (Simulation time: 1 hr 39 min 43 sec) 
Finished CPU 0 instructions: 100000002 cycles: 224268659 cumulative IPC: 0.445894 (Simulation time: 1 hr 39 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.445894 instructions: 100000002 cycles: 224268659

CPU 0 Average Load ROB stall cycles: 4.79896e+07
CPU 0 Fraction of times ROB stalled by Loads: 38.8018
CPU 0 Percentage of Load stall cycles in Total stall cycles: 1.89861e+08
Issued all: 182140665
Issued LT all: 173111365
rob_not_full_when_issued_lt_all: 30916559
Issued LT one: 158202178
rob_not_full_when_issued_lt_one: 25621165
 Total stall cycles: 199611682
 Total load stall cycles: 378984421191798
Unique Load IPs: 551
CPU 0 NUM of IPS identified critical: 6
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 2
gt_90_percent_before_Mac: 2
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 2
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0207476
average_stall_proportion_after: 0.0200547
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 149144
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709402472
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 335.406
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 5.20055e-11
Critical_IP_ROB_Stalls_Bucket_0: 173
Non-critical_IP_ROB_Stalls_Bucket_0: 14361
Critical_IP_ROB_Stalls_Bucket_1: 154
Non-critical_IP_ROB_Stalls_Bucket_1: 14764
Critical_IP_ROB_Stalls_Bucket_2: 191
Non-critical_IP_ROB_Stalls_Bucket_2: 16313
Critical_IP_ROB_Stalls_Bucket_3: 308
Non-critical_IP_ROB_Stalls_Bucket_3: 36865
Critical_IP_ROB_Stalls_Bucket_4: 333
Non-critical_IP_ROB_Stalls_Bucket_4: 57849
Critical_IP_ROB_Stalls_Bucket_5: 2534
Non-critical_IP_ROB_Stalls_Bucket_5: 390763
Critical_IP_ROB_Stalls_Bucket_6: 40544
Non-critical_IP_ROB_Stalls_Bucket_6: 2489115
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 14273
Critical_ROB_Stalls_Percent_0_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 14908
Critical_ROB_Stalls_Percent_0_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 16243
Critical_ROB_Stalls_Percent_0_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 36672
Critical_ROB_Stalls_Percent_0_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 57799
Critical_ROB_Stalls_Percent_0_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 387576
Critical_ROB_Stalls_Percent_0_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_1_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 14273
Critical_ROB_Stalls_Percent_1_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 14908
Critical_ROB_Stalls_Percent_1_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 16243
Critical_ROB_Stalls_Percent_1_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 36672
Critical_ROB_Stalls_Percent_1_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 57799
Critical_ROB_Stalls_Percent_1_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 387576
Critical_ROB_Stalls_Percent_1_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_2_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 14273
Critical_ROB_Stalls_Percent_2_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 14908
Critical_ROB_Stalls_Percent_2_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 16243
Critical_ROB_Stalls_Percent_2_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 36672
Critical_ROB_Stalls_Percent_2_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 57799
Critical_ROB_Stalls_Percent_2_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 387576
Critical_ROB_Stalls_Percent_2_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_3_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 14273
Critical_ROB_Stalls_Percent_3_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 14908
Critical_ROB_Stalls_Percent_3_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 16243
Critical_ROB_Stalls_Percent_3_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 36672
Critical_ROB_Stalls_Percent_3_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 57799
Critical_ROB_Stalls_Percent_3_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 387576
Critical_ROB_Stalls_Percent_3_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_4_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 14273
Critical_ROB_Stalls_Percent_4_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 14908
Critical_ROB_Stalls_Percent_4_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 16243
Critical_ROB_Stalls_Percent_4_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 36672
Critical_ROB_Stalls_Percent_4_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 57799
Critical_ROB_Stalls_Percent_4_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 387576
Critical_ROB_Stalls_Percent_4_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_5_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 14273
Critical_ROB_Stalls_Percent_5_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 14908
Critical_ROB_Stalls_Percent_5_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 16243
Critical_ROB_Stalls_Percent_5_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 36672
Critical_ROB_Stalls_Percent_5_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 57799
Critical_ROB_Stalls_Percent_5_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 387576
Critical_ROB_Stalls_Percent_5_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_6_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 14273
Critical_ROB_Stalls_Percent_6_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 14908
Critical_ROB_Stalls_Percent_6_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 16243
Critical_ROB_Stalls_Percent_6_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 36672
Critical_ROB_Stalls_Percent_6_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 57799
Critical_ROB_Stalls_Percent_6_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 387576
Critical_ROB_Stalls_Percent_6_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_7_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 14273
Critical_ROB_Stalls_Percent_7_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 14908
Critical_ROB_Stalls_Percent_7_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 16243
Critical_ROB_Stalls_Percent_7_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 36672
Critical_ROB_Stalls_Percent_7_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 57799
Critical_ROB_Stalls_Percent_7_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 387576
Critical_ROB_Stalls_Percent_7_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 2387652
Critical_ROB_Stalls_Percent_8_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 14273
Critical_ROB_Stalls_Percent_8_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 14908
Critical_ROB_Stalls_Percent_8_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 16243
Critical_ROB_Stalls_Percent_8_Bucket_3: 501
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 36672
Critical_ROB_Stalls_Percent_8_Bucket_4: 383
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 57799
Critical_ROB_Stalls_Percent_8_Bucket_5: 5721
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 387576
Critical_ROB_Stalls_Percent_8_Bucket_6: 142007
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 2387652
Average ROB occupancy Load Stall Begin: 312.993
Average ROB occupancy Load Stall End: 329.396
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 320.853
Average ROB occupancy Critical Load Stall End: 329.447
Min ROB occupancy Critical Load Stall Begin: 8
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 8
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 19992
 ROB Load Stall End Bucket Count 0: 14534
 ROB Critical Load Stall Begin Bucket Count 0: 73
 ROB Critical Load Stall End Bucket Count 0: 67
 ROB Load Stall Begin Bucket Count 1: 18784
 ROB Load Stall End Bucket Count 1: 14918
 ROB Critical Load Stall Begin Bucket Count 1: 26
 ROB Critical Load Stall End Bucket Count 1: 30
 ROB Load Stall Begin Bucket Count 2: 19501
 ROB Load Stall End Bucket Count 2: 16504
 ROB Critical Load Stall Begin Bucket Count 2: 28
 ROB Critical Load Stall End Bucket Count 2: 28
 ROB Load Stall Begin Bucket Count 3: 52035
 ROB Load Stall End Bucket Count 3: 37173
 ROB Critical Load Stall Begin Bucket Count 3: 33
 ROB Critical Load Stall End Bucket Count 3: 33
 ROB Load Stall Begin Bucket Count 4: 93861
 ROB Load Stall End Bucket Count 4: 58182
 ROB Critical Load Stall Begin Bucket Count 4: 60
 ROB Critical Load Stall End Bucket Count 4: 39
 ROB Load Stall Begin Bucket Count 5: 758220
 ROB Load Stall End Bucket Count 5: 393297
 ROB Critical Load Stall Begin Bucket Count 5: 1776
 ROB Critical Load Stall End Bucket Count 5: 683
 ROB Load Stall Begin Bucket Count 6: 2101874
 ROB Load Stall End Bucket Count 6: 2529659
 ROB Critical Load Stall Begin Bucket Count 6: 6045
 ROB Critical Load Stall End Bucket Count 6: 7161
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 6
CIC Tag Read Accesses: 368210355
CIC Read Accesses: 0
CIC Tag Write Accesses: 787794
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   16650313  HIT:   16650313  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   16650313  HIT:   16650313  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   19307360	FORWARD:          0	MERGED:    2657048	TO_CACHE:   16650312

DTLB TOTAL     ACCESS:   21452495  HIT:   21401131  MISS:      51364  HIT %:    99.7606  MISS %:   0.239431   MPKI: 0.51364
DTLB LOAD TRANSLATION ACCESS:   21452495  HIT:   21401131  MISS:      51364  HIT %:    99.7606  MISS %:   0.239431   MPKI: 0.51364
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 109.96 cycles
DTLB RQ	ACCESS:   24355574	FORWARD:          0	MERGED:    2864060	TO_CACHE:   21491514

STLB TOTAL     ACCESS:      67723  HIT:      16730  MISS:      50993  HIT %:    24.7036  MISS %:    75.2964   MPKI: 0.50993
STLB LOAD TRANSLATION ACCESS:      51364  HIT:        371  MISS:      50993  HIT %:   0.722296  MISS %:    99.2777   MPKI: 0.50993
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      16359  HIT:      16359  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 101.475 cycles
STLB RQ	ACCESS:      70417	FORWARD:          0	MERGED:       2694	TO_CACHE:      67723

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   19560961  HIT:   17317748  MISS:    2243213  HIT %:    88.5322  MISS %:    11.4678   MPKI: 22.4321
L1D LOAD      ACCESS:   16220050  HIT:   14628527  MISS:    1591523  HIT %:    90.1879  MISS %:    9.81207   MPKI: 15.9152
L1D RFO       ACCESS:    3322261  HIT:    2689196  MISS:     633065  HIT %:    80.9448  MISS %:    19.0552   MPKI: 6.33065
L1D PREFETCH  ACCESS:      18650  HIT:         25  MISS:      18625  HIT %:   0.134048  MISS %:     99.866   MPKI: 0.18625
L1D PREFETCH  REQUESTED:      38106  ISSUED:      38106  USEFUL:      17444  USELESS:       1229
L1D USEFUL LOAD PREFETCHES:      17444 PREFETCH ISSUED TO LOWER LEVEL:      18851  ACCURACY: 92.5362
L1D TIMELY PREFETCHES:      17444 LATE PREFETCHES: 226 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 18851 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 13236.4 cycles
L1D RQ	ACCESS:   37840706	FORWARD:          0	MERGED:   19437082	TO_CACHE:   18402952
L1D WQ	ACCESS:    5952622	FORWARD:        672	MERGED:          0	TO_CACHE:    5952622
L1D PQ	ACCESS:      19053	FORWARD:          0	MERGED:          0	TO_CACHE:      19053

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 2729589
L1D ROI Sum of L1D PQ occupancy: 251064
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   19307344  HIT:   19307312  MISS:         32  HIT %:    99.9998  MISS %: 0.00016574   MPKI: 0.00032
L1I LOAD      ACCESS:   19307344  HIT:   19307312  MISS:         32  HIT %:    99.9998  MISS %: 0.00016574   MPKI: 0.00032
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 254.344 cycles
L1I RQ	ACCESS:   29912054	FORWARD:          0	MERGED:   10604694	TO_CACHE:   19307360

BTB TOTAL     ACCESS:    6884701  HIT:    6884655  MISS:         46  HIT %:    99.9993  MISS %: 0.000668148   MPKI: 0.00046
BTB BRANCH_DIRECT_JUMP	ACCESS:     801243  HIT:     801238  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    6083458  HIT:    6083417  MISS:         41
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    3135907  HIT:     878967  MISS:    2256940  HIT %:    28.0291  MISS %:    71.9709   MPKI: 22.5694
L2C LOAD      ACCESS:    1591329  HIT:        308  MISS:    1591021  HIT %:  0.0193549  MISS %:    99.9806   MPKI: 15.9102
L2C DATA LOAD MPKI: 15.9099
L2C INSTRUCTION LOAD MPKI: 0.00032
L2C RFO       ACCESS:     633064  HIT:          0  MISS:     633064  HIT %:          0  MISS %:        100   MPKI: 6.33064
L2C PREFETCH  ACCESS:      94327  HIT:      74444  MISS:      19883  HIT %:    78.9212  MISS %:    21.0788   MPKI: 0.19883
L2C DATA PREFETCH MPKI: 0.19883
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     766108  HIT:     763854  MISS:       2254  HIT %:    99.7058  MISS %:   0.294214   MPKI: 0.02254
L2C LOAD TRANSLATION ACCESS:      51079  HIT:      40361  MISS:      10718  HIT %:    79.0168  MISS %:    20.9832   MPKI: 0.10718
L2C PREFETCH  REQUESTED:      92413  ISSUED:      92413  USEFUL:         26  USELESS:      26142
L2C USEFUL LOAD PREFETCHES:         26 PREFETCH ISSUED TO LOWER LEVEL:      19910  ACCURACY: 0.130588
L2C TIMELY PREFETCHES:         26 LATE PREFETCHES: 27 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 16599 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 216.885 cycles
L2C RQ	ACCESS:    2275472	FORWARD:          0	MERGED:          0	TO_CACHE:    2275472
L2C WQ	ACCESS:     766108	FORWARD:          0	MERGED:          0	TO_CACHE:     766108
L2C PQ	ACCESS:     111264	FORWARD:          0	MERGED:      10436	TO_CACHE:     100828

L2C Instructions Evicting Data 32
L2C Translations Evicting Data 10675
L2C Data Evicting Data 2233271
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 32
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 43
L2C Data Evicting Translations 10633
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      50993  HIT:      50870  MISS:        123  HIT %:    99.7588  MISS %:    0.24121   MPKI: 0.00123
PSCL2 LOAD TRANSLATION ACCESS:      50993  HIT:      50870  MISS:        123  HIT %:    99.7588  MISS %:    0.24121   MPKI: 0.00123
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3017645  HIT:     751004  MISS:    2266641  HIT %:    24.8871  MISS %:    75.1129   MPKI: 22.6664
LLC LOAD      ACCESS:    1590994  HIT:        439  MISS:    1590555  HIT %:  0.0275928  MISS %:    99.9724   MPKI: 15.9055
LLC RFO       ACCESS:     633064  HIT:          0  MISS:     633064  HIT %:          0  MISS %:        100   MPKI: 6.33064
LLC PREFETCH  ACCESS:      19910  HIT:         22  MISS:      19888  HIT %:   0.110497  MISS %:    99.8895   MPKI: 0.19888
LLC WRITEBACK ACCESS:     762959  HIT:     750505  MISS:      12454  HIT %:    98.3677  MISS %:    1.63233   MPKI: 0.12454
LLC LOAD TRANSLATION ACCESS:      10718  HIT:         38  MISS:      10680  HIT %:   0.354544  MISS %:    99.6455   MPKI: 0.1068
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          4  USELESS:      44791
LLC USEFUL LOAD PREFETCHES:          4 PREFETCH ISSUED TO LOWER LEVEL:      19888  ACCURACY: 0.0201126
LLC TIMELY PREFETCHES:          4 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 186.024 cycles
LLC RQ	ACCESS:    2234776	FORWARD:          0	MERGED:          0	TO_CACHE:    2234776
LLC WQ	ACCESS:     762959	FORWARD:          0	MERGED:          0	TO_CACHE:     762959
LLC PQ	ACCESS:      19910	FORWARD:          0	MERGED:          0	TO_CACHE:      19910

LLC Dense regions hint to LLC: 0

RAW hits: 13310
Loads Generated: 37854020
Loads sent to L1D: 37840706
Stores Generated: 5952623
Stores sent to L1D: 5952622
Major fault: 0 Minor fault: 27917
Allocated PAGES: 27917

stream: 
stream:times selected: 1627349
stream:pref_filled: 944799
stream:pref_useful: 892266
stream:pref_late: 1087
stream:misses: 43
stream:misses_by_poll: 0

CS: 
CS:times selected: 1538338
CS:pref_filled: 1520
CS:pref_useful: 1481
CS:pref_late: 5
CS:misses: 21834
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 88951
CPLX:pref_filled: 1561
CPLX:pref_useful: 1398
CPLX:pref_late: 0
CPLX:misses: 757
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 11
NL:pref_filled: 9
NL:pref_useful: 9
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 3254649
total_filled: 18625
total_useful: 17444
total_late: 1097
total_polluted: 0
total_misses_after_warmup: 1607
conflicts: 5
Degree Incremented Times: 59250
Degree Decremented Times: 0

L1 IP Table Write Accesses: 388664
L1 IP Table Read Accesses: 388659
L1 RST Write Accesses: 21431
L1 RST Read Accesses: 42862
L1 CSPT Write Accesses: 21431
L1 CSPT Read Accesses: 23453
L1 RR Filter Tag Write Accesses: 19053
L1 RR Filter Tag Read Accesses: 5407361
L1 IP Table Tag Write Accesses: 388670
L1 IP Table Tag Read Accesses: 388670
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 189504
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 183693
test: 41461
L2 IP Table Read Accesses: 32771
L2 IP Table Write Accesses: 32086
L2 IP Table Tag Read Accesses: 16386
L2 IP Table Tag Write Accesses: 16386

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      68594  ROW_BUFFER_MISS:    2185592
 DBUS_CONGESTED:        342
 WQ ROW_BUFFER_HIT:     586785  ROW_BUFFER_MISS:     168008  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 5391645
0banks busy for write cycles: 32010
1banks busy for read cycles: 61350465
1banks busy for write cycles: 6806275
2banks busy for read cycles: 48854057
2banks busy for write cycles: 5553182
3banks busy for read cycles: 40692993
3banks busy for write cycles: 4307085
4banks busy for read cycles: 12096303
4banks busy for write cycles: 3723845
5banks busy for read cycles: 193349
5banks busy for write cycles: 3517344
6banks busy for read cycles: 22339
6banks busy for write cycles: 3580093
7banks busy for read cycles: 48837
7banks busy for write cycles: 5268056
8banks busy for read cycles: 50483
8banks busy for write cycles: 22780299

CPU 0 Branch Prediction Accuracy: 99.8514% MPKI: 0.10457 Average ROB Occupancy at Mispredict: 323.432
Branch types
NOT_BRANCH: 92964080 92.9641%
BRANCH_DIRECT_JUMP: 801243 0.801243%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 6234637 6.23464%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 27917
