// Seed: 4074859419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge (1)) id_4 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    output logic   id_0,
    input  uwire   id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5 = id_4;
  tri1 id_6;
  reg  id_7 = 1;
  tri0 id_8;
  always @(id_8 or posedge id_1) id_0 <= id_7(id_5);
  always @(posedge 1 or posedge {id_6, 1'h0});
  wire id_9;
  generate
    wire id_10;
  endgenerate
  assign id_8 = 1'h0;
  wire id_11 = id_9;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_6,
      id_10,
      id_10,
      id_10,
      id_9,
      id_6,
      id_4,
      id_4,
      id_9,
      id_10,
      id_10
  );
endmodule
