m255
K4
z2
Z0 !s99 nomlopt
R0
R0
!s11f MIXED_VERSIONS
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/truong/intelFPGA_lite/21.1/questa_fse/bin
T_opt
!s110 1670784277
VM?]P0f;`:`jIgN1OM^H0_1
04 14 4 work tb_adc_ltc2308 fast 0
=1-000ae431a4f1-63962514-de306-f26
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2021.2;73
R1
vadc_ltc2308
Z3 !s110 1719339820
!i10b 1
!s100 7ThlAEmHo4VHC>UHMdDFP1
Z4 !s11b Dg1SIo80bB@j0V0VzS_@n1
Iib;z;D6H:aONTMSNXIPa:2
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench
w1719338912
8D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/adc_ltc2308.v
FD:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/adc_ltc2308.v
!i122 143
L0 109 133
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1719339820.000000
!s107 D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/adc_ltc2308.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/adc_ltc2308.v|
!i113 1
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_adc_ltc2308
R3
!i10b 1
!s100 3UJzaBl;C]2n4OUDPlkC_2
R4
IzZZMhkYTBjRL0z@o5<>fL3
R5
R6
w1719338698
8D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/tb_adc_ltc2308.v
FD:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/tb_adc_ltc2308.v
!i122 144
L0 5 83
R7
r1
!s85 0
31
R8
!s107 D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/tb_adc_ltc2308.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/GitHub/adc_f2h_uart_de10nano/adc_f2h_uart_testbench/tb_adc_ltc2308.v|
!i113 1
R9
R2
