--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Nexys3_Master.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 153 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.824ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_15 (SLICE_X22Y24.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_0 (FF)
  Destination:          XLXI_240/cnt_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_0 to XLXI_240/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_0
    SLICE_X22Y21.A5      net (fanout=1)        0.390   XLXI_240/cnt<0>
    SLICE_X22Y21.COUT    Topcya                0.379   XLXI_240/cnt<3>
                                                       XLXI_240/Mcount_cnt_lut<0>_INV_0
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.314   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.292ns logic, 0.478ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_4 (FF)
  Destination:          XLXI_240/cnt_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_4 to XLXI_240/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.AQ      Tcko                  0.447   XLXI_240/cnt<7>
                                                       XLXI_240/cnt_4
    SLICE_X22Y22.A5      net (fanout=1)        0.390   XLXI_240/cnt<4>
    SLICE_X22Y22.COUT    Topcya                0.379   XLXI_240/cnt<7>
                                                       XLXI_240/cnt<4>_rt
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.314   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.216ns logic, 0.475ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_3 (FF)
  Destination:          XLXI_240/cnt_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_3 to XLXI_240/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.DQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_3
    SLICE_X22Y21.D5      net (fanout=1)        0.363   XLXI_240/cnt<3>
    SLICE_X22Y21.COUT    Topcyd                0.261   XLXI_240/cnt<3>
                                                       XLXI_240/cnt<3>_rt
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.314   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (1.174ns logic, 0.451ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_13 (SLICE_X22Y24.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_0 (FF)
  Destination:          XLXI_240/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_0 to XLXI_240/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_0
    SLICE_X22Y21.A5      net (fanout=1)        0.390   XLXI_240/cnt<0>
    SLICE_X22Y21.COUT    Topcya                0.379   XLXI_240/cnt<3>
                                                       XLXI_240/Mcount_cnt_lut<0>_INV_0
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.304   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (1.282ns logic, 0.478ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_4 (FF)
  Destination:          XLXI_240/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_4 to XLXI_240/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.AQ      Tcko                  0.447   XLXI_240/cnt<7>
                                                       XLXI_240/cnt_4
    SLICE_X22Y22.A5      net (fanout=1)        0.390   XLXI_240/cnt<4>
    SLICE_X22Y22.COUT    Topcya                0.379   XLXI_240/cnt<7>
                                                       XLXI_240/cnt<4>_rt
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.304   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.206ns logic, 0.475ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_3 (FF)
  Destination:          XLXI_240/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_3 to XLXI_240/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.DQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_3
    SLICE_X22Y21.D5      net (fanout=1)        0.363   XLXI_240/cnt<3>
    SLICE_X22Y21.COUT    Topcyd                0.261   XLXI_240/cnt<3>
                                                       XLXI_240/cnt<3>_rt
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CLK     Tcinck                0.304   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
                                                       XLXI_240/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (1.164ns logic, 0.451ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_16 (SLICE_X22Y25.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_0 (FF)
  Destination:          XLXI_240/cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_0 to XLXI_240/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_0
    SLICE_X22Y21.A5      net (fanout=1)        0.390   XLXI_240/cnt<0>
    SLICE_X22Y21.COUT    Topcya                0.379   XLXI_240/cnt<3>
                                                       XLXI_240/Mcount_cnt_lut<0>_INV_0
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CLK     Tcinck                0.214   XLXI_240/cnt<16>
                                                       XLXI_240/Mcount_cnt_xor<16>
                                                       XLXI_240/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.268ns logic, 0.481ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_4 (FF)
  Destination:          XLXI_240/cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_4 to XLXI_240/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.AQ      Tcko                  0.447   XLXI_240/cnt<7>
                                                       XLXI_240/cnt_4
    SLICE_X22Y22.A5      net (fanout=1)        0.390   XLXI_240/cnt<4>
    SLICE_X22Y22.COUT    Topcya                0.379   XLXI_240/cnt<7>
                                                       XLXI_240/cnt<4>_rt
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CLK     Tcinck                0.214   XLXI_240/cnt<16>
                                                       XLXI_240/Mcount_cnt_xor<16>
                                                       XLXI_240/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (1.192ns logic, 0.478ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_240/cnt_3 (FF)
  Destination:          XLXI_240/cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.604ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         clk_out rising at 0.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_240/cnt_3 to XLXI_240/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.DQ      Tcko                  0.447   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_3
    SLICE_X22Y21.D5      net (fanout=1)        0.363   XLXI_240/cnt<3>
    SLICE_X22Y21.COUT    Topcyd                0.261   XLXI_240/cnt<3>
                                                       XLXI_240/cnt<3>_rt
                                                       XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   XLXI_240/cnt<7>
                                                       XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   XLXI_240/cnt<11>
                                                       XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   XLXI_240/Mcount_cnt_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   XLXI_240/cnt<15>
                                                       XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   XLXI_240/Mcount_cnt_cy<15>
    SLICE_X22Y25.CLK     Tcinck                0.214   XLXI_240/cnt<16>
                                                       XLXI_240/Mcount_cnt_xor<16>
                                                       XLXI_240/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (1.150ns logic, 0.454ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_16 (SLICE_X22Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_240/cnt_16 (FF)
  Destination:          XLXI_240/cnt_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out rising at 10.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_240/cnt_16 to XLXI_240/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.234   XLXI_240/cnt<16>
                                                       XLXI_240/cnt_16
    SLICE_X22Y25.A6      net (fanout=10)       0.030   XLXI_240/cnt<16>
    SLICE_X22Y25.CLK     Tah         (-Th)    -0.243   XLXI_240/cnt<16>
                                                       XLXI_240/cnt<16>_rt
                                                       XLXI_240/Mcount_cnt_xor<16>
                                                       XLXI_240/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.477ns logic, 0.030ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_1 (SLICE_X22Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_240/cnt_1 (FF)
  Destination:          XLXI_240/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out rising at 10.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_240/cnt_1 to XLXI_240/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.BQ      Tcko                  0.234   XLXI_240/cnt<3>
                                                       XLXI_240/cnt_1
    SLICE_X22Y21.B5      net (fanout=1)        0.058   XLXI_240/cnt<1>
    SLICE_X22Y21.CLK     Tah         (-Th)    -0.237   XLXI_240/cnt<3>
                                                       XLXI_240/cnt<1>_rt
                                                       XLXI_240/Mcount_cnt_cy<3>
                                                       XLXI_240/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_240/cnt_5 (SLICE_X22Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_240/cnt_5 (FF)
  Destination:          XLXI_240/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out rising at 10.000ns
  Destination Clock:    clk_out rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_240/cnt_5 to XLXI_240/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BQ      Tcko                  0.234   XLXI_240/cnt<7>
                                                       XLXI_240/cnt_5
    SLICE_X22Y22.B5      net (fanout=1)        0.058   XLXI_240/cnt<5>
    SLICE_X22Y22.CLK     Tah         (-Th)    -0.237   XLXI_240/cnt<7>
                                                       XLXI_240/cnt<5>_rt
                                                       XLXI_240/Mcount_cnt_cy<7>
                                                       XLXI_240/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_29/I0
  Logical resource: XLXI_29/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_240/cnt<3>/CLK
  Logical resource: XLXI_240/cnt_0/CK
  Location pin: SLICE_X22Y21.CLK
  Clock network: clk_out
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_240/cnt<3>/CLK
  Logical resource: XLXI_240/cnt_1/CK
  Location pin: SLICE_X22Y21.CLK
  Clock network: clk_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.824|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153 paths, 0 nets, and 27 connections

Design statistics:
   Minimum period:   1.824ns{1}   (Maximum frequency: 548.246MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 21 09:21:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



