# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs_valid

.latch       n102 Memory[0][0]  2
.latch       n107 Memory[0][1]  2
.latch       n112 Memory[0][2]  2
.latch       n117 Memory[0][3]  2
.latch       n122 Memory[0][4]  2
.latch       n127 Memory[0][5]  2
.latch       n132 Memory[0][6]  2
.latch       n137 Memory[0][7]  2
.latch       n142 Memory[0][8]  2
.latch       n147 Memory[0][9]  2
.latch       n152 Memory[0][10]  2
.latch       n157 Memory[0][11]  2
.latch       n162 Memory[0][12]  2
.latch       n167 Memory[0][13]  2
.latch       n172 Memory[0][14]  2
.latch       n177 Memory[0][15]  2
.latch       n182 Memory[0][16]  2
.latch       n187 Memory[0][17]  2
.latch       n192 Memory[0][18]  2
.latch       n197 Memory[0][19]  2
.latch       n202 Memory[0][20]  2
.latch       n207 Memory[0][21]  2
.latch       n212 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n121
10 1
.names ins[0] ins_ready new_n122_1
11 1
.names new_n121 new_n122_1 n102
00 0
.names Memory[0][1] ins_ready new_n124
10 1
.names ins[1] ins_ready new_n125
11 1
.names new_n124 new_n125 n107
00 0
.names Memory[0][2] ins_ready new_n127_1
10 1
.names ins[2] ins_ready new_n128
11 1
.names new_n127_1 new_n128 n112
00 0
.names Memory[0][3] ins_ready new_n130
10 1
.names ins[3] ins_ready new_n131
11 1
.names new_n130 new_n131 n117
00 0
.names Memory[0][4] ins_ready new_n133
10 1
.names ins[4] ins_ready new_n134
11 1
.names new_n133 new_n134 n122
00 0
.names Memory[0][5] ins_ready new_n136
10 1
.names ins[5] ins_ready new_n137_1
11 1
.names new_n136 new_n137_1 n127
00 0
.names Memory[0][6] ins_ready new_n139
10 1
.names ins[6] ins_ready new_n140
11 1
.names new_n139 new_n140 n132
00 0
.names Memory[0][7] ins_ready new_n142_1
10 1
.names ins[7] ins_ready new_n143
11 1
.names new_n142_1 new_n143 n137
00 0
.names Memory[0][8] ins_ready new_n145
10 1
.names ins[8] ins_ready new_n146
11 1
.names new_n145 new_n146 n142
00 0
.names Memory[0][9] ins_ready new_n148
10 1
.names ins[9] ins_ready new_n149
11 1
.names new_n148 new_n149 n147
00 0
.names Memory[0][10] ins_ready new_n151
10 1
.names ins[10] ins_ready new_n152_1
11 1
.names new_n151 new_n152_1 n152
00 0
.names Memory[0][11] ins_ready new_n154
10 1
.names ins[11] ins_ready new_n155
11 1
.names new_n154 new_n155 n157
00 0
.names Memory[0][12] ins_ready new_n157_1
10 1
.names ins[12] ins_ready new_n158
11 1
.names new_n157_1 new_n158 n162
00 0
.names Memory[0][13] ins_ready new_n160
10 1
.names ins[13] ins_ready new_n161
11 1
.names new_n160 new_n161 n167
00 0
.names Memory[0][14] ins_ready new_n163
10 1
.names ins[14] ins_ready new_n164
11 1
.names new_n163 new_n164 n172
00 0
.names Memory[0][15] ins_ready new_n166
10 1
.names ins[15] ins_ready new_n167_1
11 1
.names new_n166 new_n167_1 n177
00 0
.names Memory[0][16] ins_ready new_n169
10 1
.names ins[16] ins_ready new_n170
11 1
.names new_n169 new_n170 n182
00 0
.names Memory[0][17] ins_ready new_n172_1
10 1
.names ins[17] ins_ready new_n173
11 1
.names new_n172_1 new_n173 n187
00 0
.names Memory[0][18] ins_ready new_n175
10 1
.names ins[18] ins_ready new_n176
11 1
.names new_n175 new_n176 n192
00 0
.names Memory[0][19] ins_ready new_n178
10 1
.names ins[19] ins_ready new_n179
11 1
.names new_n178 new_n179 n197
00 0
.names Memory[0][20] ins_ready new_n181
10 1
.names ins[20] ins_ready new_n182_1
11 1
.names new_n181 new_n182_1 n202
00 0
.names Memory[0][21] ins_ready new_n184
10 1
.names ins[21] ins_ready new_n185
11 1
.names new_n184 new_n185 n207
00 0
.names ins_valid ins_ready new_n187_1
01 1
.names rst new_n187_1 n212
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names control.valid_reg outs_valid
1 1
.end
