Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 17 01:27:14 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_interface_spi_control_sets_placed.rpt
| Design       : top_interface_spi
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   525 |
|    Minimum number of control sets                        |   525 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   525 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   514 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4199 |         1474 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+
|                   Clock Signal                  |                      Enable Signal                      |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG                                | master_race_spi/clk_divider_spi/mosi                    | rst_i_IBUF                        |                1 |              1 |
|  clk_i_IBUF_BUFG                                |                                                         |                                   |                3 |              3 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/contador[3]_i_1_n_1         | rst_i_IBUF                        |                2 |              4 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/reg_shift_mosi[0]           | rst_i_IBUF                        |                2 |              7 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_23[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_80[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_88[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/hold_ctrl_reg_0[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/hold_ctrl_reg_1[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_83[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_15[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_18[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_86[0]           | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_19[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_21[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_23[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_24[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_25[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_26[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_27[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_29[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_33[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_22[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_14[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_31[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_34[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_17[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_30[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_32[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_35[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_36[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_28[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_37[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_10[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_11[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_1[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_16[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[0]_20[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_118[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_29[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_21[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_28[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_18[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_13[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_17[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_8[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_112[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_117[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_3[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_119[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_12[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_121[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_116[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_123[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_124[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_127[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_22[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_6[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_7[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_111[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_14[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_120[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_125[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_13[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_19[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_105[0]         | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_143[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_16[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_25[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_122[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_4[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_126[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_129[0]         | rst_i_IBUF                        |                8 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_115[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_130[0]         | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_104[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_128[0]         | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_131[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_108[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_5[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_132[0]         | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_11[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_100[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_109[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_110[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_26[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_103[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_15[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_24[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_0[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_12[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_9[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_2[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_101[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_27[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_10[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_102[0]         | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_106[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[2]_20[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_113[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_114[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_107[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_27[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_28[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_148[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_172[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_139[0]         | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_153[0]         | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_158[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_145[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_166[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_142[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_154[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_157[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_136[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_133[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_169[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_138[0]         | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_141[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_140[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_159[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_173[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_164[0]         | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_175[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_168[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_177[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_179[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_178[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_19[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_2[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_171[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_89[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_152[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_20[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_21[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_22[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_134[0]         | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_149[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_163[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_165[0]         | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_146[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_150[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_144[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_156[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_16[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_135[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_155[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_160[0]         | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_161[0]         | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_174[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_15[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_176[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_167[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_14[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_162[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_180[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_18[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_24[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_25[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_26[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_137[0]         | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_151[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_147[0]         | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_17[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_170[0]         | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_23[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_3[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_30[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_59[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_62[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_43[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_5[0]           | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_60[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_42[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_32[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_55[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_34[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_37[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_41[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_58[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_57[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_64[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_67[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_33[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_38[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_68[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_7[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_54[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_4[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_70[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_52[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_74[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_44[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_72[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_75[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_76[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_79[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_81[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_49[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_63[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_29[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_53[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_65[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_56[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_6[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_83[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_84[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_35[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_85[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_78[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_51[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_86[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_31[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_36[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_73[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_40[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_50[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_77[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_39[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_80[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_45[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_47[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_8[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_82[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_66[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_69[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_46[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_71[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_48[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_61[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_99[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_89[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_91[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_95[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_88[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_96[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_98[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_9[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_87[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_90[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_93[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_92[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_94[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2_reg[4]_97[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/clk_divider_spi/clk_fn                  | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_9[0]            | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_90[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_129[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_131[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_107[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_110[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_112[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_124[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_128[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_130[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_132[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_133[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_139[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_109[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_104[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_125[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_120[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_101[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_140[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_142[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_127[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_134[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_10[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_136[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_138[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_141[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_108[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_114[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_143[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_13[0]           | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_135[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_144[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_145[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_137[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_146[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_14[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_147[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_105[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_148[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_0[0]            | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_100[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_106[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_11[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_119[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_115[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_111[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_12[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_1[0]            | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_122[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_102[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_121[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_123[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_126[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_116[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_103[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_118[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_113[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_117[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_184[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_195[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_196[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_203[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_194[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_204[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_205[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_165[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_167[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_175[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_177[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_186[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_149[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_192[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_202[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_150[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_15[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_181[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_17[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_154[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_155[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_18[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_168[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_178[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_16[0]           | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_170[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_180[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_185[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_189[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_188[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_190[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_193[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_187[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_198[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_161[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_164[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_171[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_169[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_174[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_179[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_2[0]            | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_201[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_159[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_151[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_156[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_182[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_19[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_163[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_162[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_172[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_157[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_173[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_197[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_152[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_183[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_191[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_20[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_166[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_160[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_176[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_199[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_200[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_158[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_153[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_234[0]          | rst_i_IBUF                        |                8 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_237[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_240[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_230[0]          | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_221[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_247[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_233[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_255[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_219[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_259[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_224[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_238[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_26[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_245[0]          | rst_i_IBUF                        |                8 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_215[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_209[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_214[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_222[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_207[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_232[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_243[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_256[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_257[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_260[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_208[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_261[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_262[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_23[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_263[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_235[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_213[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_228[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_218[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_22[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_229[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_241[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_246[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_206[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_231[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_254[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_236[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_24[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_244[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_21[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_248[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_251[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_252[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_253[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_239[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_212[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_258[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_242[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_249[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_210[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_25[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_216[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_225[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_250[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_220[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_223[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_226[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_227[0]          | rst_i_IBUF                        |                8 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_217[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_211[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_29[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_31[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_46[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_68[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_7[0]            | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_70[0]           | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_71[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_72[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_36[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_268[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_32[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_59[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_53[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_27[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_69[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_43[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_276[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_62[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_40[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_50[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_35[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_54[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_33[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_39[0]           | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_56[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_58[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_61[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_47[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_66[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_266[0]          | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_3[0]            | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_38[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_37[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_55[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_57[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_269[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_6[0]            | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_5[0]            | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_44[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_48[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_30[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_264[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_51[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_4[0]            | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_272[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_45[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_49[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_65[0]           | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_28[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_64[0]           | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_67[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_267[0]          | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_273[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_271[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_274[0]          | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_275[0]          | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_270[0]          | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_41[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_52[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_42[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_63[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_60[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_34[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_265[0]          | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_98[0]           | rst_i_IBUF                        |                7 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_94[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_84[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_74[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_97[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_81[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_87[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_79[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_76[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_77[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_85[0]           | rst_i_IBUF                        |                5 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_96[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_8[0]            | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_78[0]           | rst_i_IBUF                        |                6 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_93[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_73[0]           | rst_i_IBUF                        |                4 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_75[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_82[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_91[0]           | rst_i_IBUF                        |                3 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_92[0]           | rst_i_IBUF                        |                1 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_95[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/we_ram2_reg_99[0]           | rst_i_IBUF                        |                2 |              8 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/addr2[8]_i_1_n_1            | rst_i_IBUF                        |                3 |              9 |
|  clk_i_IBUF_BUFG                                | master_race_spi/control_spi/rx[9]_i_1_n_1               | rst_i_IBUF                        |                3 |             10 |
|  registro_control/guardar_datos_reg[31]_i_1_n_1 |                                                         |                                   |               12 |             31 |
|  clk_i_IBUF_BUFG                                |                                                         | master_race_spi/control_spi/SR[0] |                9 |             32 |
|  clk_i_IBUF_BUFG                                | master_race_spi/clk_divider_spi/cntr_flankn[31]_i_1_n_1 | master_race_spi/control_spi/SR[0] |                8 |             32 |
|  clk_i_IBUF_BUFG                                | master_race_spi/clk_divider_spi/cntr_flankp[31]_i_1_n_1 | master_race_spi/control_spi/SR[0] |                8 |             32 |
|  n_0_2507_BUFG                                  |                                                         |                                   |               13 |             32 |
|  clk_i_IBUF_BUFG                                |                                                         | rst_i_IBUF                        |               15 |             42 |
+-------------------------------------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+


