<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='624' type='bool llvm::X86Subtarget::hasCMov() const'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='622'>// SSE codegen depends on cmovs, and all SSE1+ processors support them.
  // All 64-bit processors support cmov.</doc>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='11214' u='c' c='_ZN12_GLOBAL__N_111X86FastISel31fastEmit_X86ISD_FCMP_MVT_f32_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='11232' u='c' c='_ZN12_GLOBAL__N_111X86FastISel31fastEmit_X86ISD_FCMP_MVT_f64_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='11241' u='c' c='_ZN12_GLOBAL__N_111X86FastISel31fastEmit_X86ISD_FCMP_MVT_f80_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13663' u='c' c='_ZN12_GLOBAL__N_111X86FastISel38fastEmit_X86ISD_STRICT_FCMP_MVT_f32_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13681' u='c' c='_ZN12_GLOBAL__N_111X86FastISel38fastEmit_X86ISD_STRICT_FCMP_MVT_f64_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13690' u='c' c='_ZN12_GLOBAL__N_111X86FastISel38fastEmit_X86ISD_STRICT_FCMP_MVT_f80_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13719' u='c' c='_ZN12_GLOBAL__N_111X86FastISel39fastEmit_X86ISD_STRICT_FCMPS_MVT_f32_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13737' u='c' c='_ZN12_GLOBAL__N_111X86FastISel39fastEmit_X86ISD_STRICT_FCMPS_MVT_f64_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13746' u='c' c='_ZN12_GLOBAL__N_111X86FastISel39fastEmit_X86ISD_STRICT_FCMPS_MVT_f80_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='2041' u='c' c='_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='288018' u='c' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='288019' u='c' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='288020' u='c' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='288021' u='c' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='5365' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='207' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22496' u='c' c='_ZNK4llvm17X86TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23650' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23683' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23738' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23819' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42204' u='c' c='_ZL11combineCMovPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3311' u='c' c='_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='165' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector30computeAvailableModuleFeaturesEPKN4llvm12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='167' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector30computeAvailableModuleFeaturesEPKN4llvm12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='342' u='c' c='_ZNK4llvm12X86Subtarget23enableEarlyIfConversionEv'/>
