#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 10 00:37:09 2024
# Process ID: 5896
# Current directory: E:/Project/Capstone/Architecture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18848 E:\Project\Capstone\Architecture\Architecture.xpr
# Log file: E:/Project/Capstone/Architecture/vivado.log
# Journal file: E:/Project/Capstone/Architecture\vivado.jou
# Running On: DESKTOP-TDU015C, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 12, Host memory: 34306 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/Capstone/Architecture/Architecture.xpr
update_compile_order -fileset sources_1
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
set_param general.maxThreads 24
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 12
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_param general.maxThreads 6
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_Motherboard_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list CLK_IBUF]]
set_property mark_debug true [get_nets [list design_1_i/clk_wiz_0/clk_out1]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/ram_data_out[0]} {design_1_i/Motherboard_0/inst/ram_data_out[4]} {design_1_i/Motherboard_0/inst/ram_data_out[7]} {design_1_i/Motherboard_0/inst/ram_data_out[11]} {design_1_i/Motherboard_0/inst/ram_data_out[17]} {design_1_i/Motherboard_0/inst/ram_data_out[20]} {design_1_i/Motherboard_0/inst/ram_data_out[3]} {design_1_i/Motherboard_0/inst/ram_data_out[8]} {design_1_i/Motherboard_0/inst/ram_data_out[1]} {design_1_i/Motherboard_0/inst/ram_data_out[9]} {design_1_i/Motherboard_0/inst/ram_data_out[13]} {design_1_i/Motherboard_0/inst/ram_data_out[15]} {design_1_i/Motherboard_0/inst/ram_data_out[21]} {design_1_i/Motherboard_0/inst/ram_data_out[30]} {design_1_i/Motherboard_0/inst/ram_data_out[26]} {design_1_i/Motherboard_0/inst/ram_data_out[27]} {design_1_i/Motherboard_0/inst/ram_data_out[5]} {design_1_i/Motherboard_0/inst/ram_data_out[6]} {design_1_i/Motherboard_0/inst/ram_data_out[12]} {design_1_i/Motherboard_0/inst/ram_data_out[22]} {design_1_i/Motherboard_0/inst/ram_data_out[23]} {design_1_i/Motherboard_0/inst/ram_data_out[25]} {design_1_i/Motherboard_0/inst/ram_data_out[28]} {design_1_i/Motherboard_0/inst/ram_data_out[14]} {design_1_i/Motherboard_0/inst/ram_data_out[2]} {design_1_i/Motherboard_0/inst/ram_data_out[10]} {design_1_i/Motherboard_0/inst/ram_data_out[16]} {design_1_i/Motherboard_0/inst/ram_data_out[18]} {design_1_i/Motherboard_0/inst/ram_data_out[19]} {design_1_i/Motherboard_0/inst/ram_data_out[24]} {design_1_i/Motherboard_0/inst/ram_data_out[29]} {design_1_i/Motherboard_0/inst/ram_data_out[31]}]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/ram_address[2]} {design_1_i/Motherboard_0/inst/ram_address[4]} {design_1_i/Motherboard_0/inst/ram_address[6]} {design_1_i/Motherboard_0/inst/ram_address[7]} {design_1_i/Motherboard_0/inst/ram_address[8]} {design_1_i/Motherboard_0/inst/ram_address[9]} {design_1_i/Motherboard_0/inst/ram_address[12]} {design_1_i/Motherboard_0/inst/ram_address[3]} {design_1_i/Motherboard_0/inst/ram_address[5]} {design_1_i/Motherboard_0/inst/ram_address[10]} {design_1_i/Motherboard_0/inst/ram_address[11]}]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/ram_write_enable[0]} {design_1_i/Motherboard_0/inst/ram_write_enable[1]} {design_1_i/Motherboard_0/inst/ram_write_enable[2]} {design_1_i/Motherboard_0/inst/ram_write_enable[3]}]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[0]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[1]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[2]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[3]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[4]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[5]}]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[1]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[5]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[10]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[13]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[14]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[16]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[24]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[6]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[11]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[15]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[17]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[18]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[21]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[28]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[29]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[3]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[4]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[7]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[12]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[22]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[25]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[26]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[31]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[19]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[0]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[2]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[8]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[9]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[20]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[23]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[27]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[30]}]]
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[2]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[21]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[24]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[25]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[29]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[31]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[1]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[4]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[5]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[6]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[10]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[13]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[26]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[27]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[8]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[0]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[7]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[11]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[14]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[15]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[16]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[19]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[22]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[12]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[3]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[9]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[17]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[18]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[20]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[23]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[28]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[30]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 6 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[0]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[1]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[2]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[3]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[4]} {design_1_i/Motherboard_0/inst/amo_v1/control_unit/next_state[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[0]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[1]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[2]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[3]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[4]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[5]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[6]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[7]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[8]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[9]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[10]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[11]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[12]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[13]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[14]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[15]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[16]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[17]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[18]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[19]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[20]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[21]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[22]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[23]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[24]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[25]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[26]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[27]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[28]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[29]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[30]} {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Motherboard_0/inst/ram_write_enable[0]} {design_1_i/Motherboard_0/inst/ram_write_enable[1]} {design_1_i/Motherboard_0/inst/ram_write_enable[2]} {design_1_i/Motherboard_0/inst/ram_write_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Motherboard_0/inst/ram_address[2]} {design_1_i/Motherboard_0/inst/ram_address[3]} {design_1_i/Motherboard_0/inst/ram_address[4]} {design_1_i/Motherboard_0/inst/ram_address[5]} {design_1_i/Motherboard_0/inst/ram_address[6]} {design_1_i/Motherboard_0/inst/ram_address[7]} {design_1_i/Motherboard_0/inst/ram_address[8]} {design_1_i/Motherboard_0/inst/ram_address[9]} {design_1_i/Motherboard_0/inst/ram_address[10]} {design_1_i/Motherboard_0/inst/ram_address[11]} {design_1_i/Motherboard_0/inst/ram_address[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[0]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[1]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[2]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[3]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[4]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[5]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[6]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[7]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[8]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[9]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[10]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[11]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[12]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[13]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[14]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[15]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[16]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[17]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[18]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[19]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[20]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[21]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[22]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[23]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[24]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[25]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[26]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[27]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[28]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[29]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[30]} {design_1_i/Motherboard_0/inst/amo_v1/Din_BIG[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Motherboard_0/inst/ram_data_out[0]} {design_1_i/Motherboard_0/inst/ram_data_out[1]} {design_1_i/Motherboard_0/inst/ram_data_out[2]} {design_1_i/Motherboard_0/inst/ram_data_out[3]} {design_1_i/Motherboard_0/inst/ram_data_out[4]} {design_1_i/Motherboard_0/inst/ram_data_out[5]} {design_1_i/Motherboard_0/inst/ram_data_out[6]} {design_1_i/Motherboard_0/inst/ram_data_out[7]} {design_1_i/Motherboard_0/inst/ram_data_out[8]} {design_1_i/Motherboard_0/inst/ram_data_out[9]} {design_1_i/Motherboard_0/inst/ram_data_out[10]} {design_1_i/Motherboard_0/inst/ram_data_out[11]} {design_1_i/Motherboard_0/inst/ram_data_out[12]} {design_1_i/Motherboard_0/inst/ram_data_out[13]} {design_1_i/Motherboard_0/inst/ram_data_out[14]} {design_1_i/Motherboard_0/inst/ram_data_out[15]} {design_1_i/Motherboard_0/inst/ram_data_out[16]} {design_1_i/Motherboard_0/inst/ram_data_out[17]} {design_1_i/Motherboard_0/inst/ram_data_out[18]} {design_1_i/Motherboard_0/inst/ram_data_out[19]} {design_1_i/Motherboard_0/inst/ram_data_out[20]} {design_1_i/Motherboard_0/inst/ram_data_out[21]} {design_1_i/Motherboard_0/inst/ram_data_out[22]} {design_1_i/Motherboard_0/inst/ram_data_out[23]} {design_1_i/Motherboard_0/inst/ram_data_out[24]} {design_1_i/Motherboard_0/inst/ram_data_out[25]} {design_1_i/Motherboard_0/inst/ram_data_out[26]} {design_1_i/Motherboard_0/inst/ram_data_out[27]} {design_1_i/Motherboard_0/inst/ram_data_out[28]} {design_1_i/Motherboard_0/inst/ram_data_out[29]} {design_1_i/Motherboard_0/inst/ram_data_out[30]} {design_1_i/Motherboard_0/inst/ram_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list CLK_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/clk_wiz_0/clk_out1 ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/amo_v1/register_file/registers_reg[4]_4} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/ram_address} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/ram_data_out} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/ram_write_enable} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/clk_wiz_0/clk_out1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw_manager
open_bd_design {E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
close_hw_manager
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/ram_0/douta[4]} {design_1_i/Motherboard_0/inst/ram_0/douta[5]} {design_1_i/Motherboard_0/inst/ram_0/douta[11]} {design_1_i/Motherboard_0/inst/ram_0/douta[16]} {design_1_i/Motherboard_0/inst/ram_0/douta[22]} {design_1_i/Motherboard_0/inst/ram_0/douta[27]} {design_1_i/Motherboard_0/inst/ram_0/douta[28]} {design_1_i/Motherboard_0/inst/ram_0/douta[7]} {design_1_i/Motherboard_0/inst/ram_0/douta[9]} {design_1_i/Motherboard_0/inst/ram_0/douta[12]} {design_1_i/Motherboard_0/inst/ram_0/douta[17]} {design_1_i/Motherboard_0/inst/ram_0/douta[18]} {design_1_i/Motherboard_0/inst/ram_0/douta[23]} {design_1_i/Motherboard_0/inst/ram_0/douta[25]} {design_1_i/Motherboard_0/inst/ram_0/douta[26]} {design_1_i/Motherboard_0/inst/ram_0/douta[3]} {design_1_i/Motherboard_0/inst/ram_0/douta[0]} {design_1_i/Motherboard_0/inst/ram_0/douta[1]} {design_1_i/Motherboard_0/inst/ram_0/douta[6]} {design_1_i/Motherboard_0/inst/ram_0/douta[13]} {design_1_i/Motherboard_0/inst/ram_0/douta[14]} {design_1_i/Motherboard_0/inst/ram_0/douta[20]} {design_1_i/Motherboard_0/inst/ram_0/douta[24]} {design_1_i/Motherboard_0/inst/ram_0/douta[30]} {design_1_i/Motherboard_0/inst/ram_0/douta[2]} {design_1_i/Motherboard_0/inst/ram_0/douta[8]} {design_1_i/Motherboard_0/inst/ram_0/douta[10]} {design_1_i/Motherboard_0/inst/ram_0/douta[15]} {design_1_i/Motherboard_0/inst/ram_0/douta[19]} {design_1_i/Motherboard_0/inst/ram_0/douta[21]} {design_1_i/Motherboard_0/inst/ram_0/douta[29]} {design_1_i/Motherboard_0/inst/ram_0/douta[31]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Motherboard_0/inst/ram_0/douta[0]} {design_1_i/Motherboard_0/inst/ram_0/douta[1]} {design_1_i/Motherboard_0/inst/ram_0/douta[2]} {design_1_i/Motherboard_0/inst/ram_0/douta[3]} {design_1_i/Motherboard_0/inst/ram_0/douta[4]} {design_1_i/Motherboard_0/inst/ram_0/douta[5]} {design_1_i/Motherboard_0/inst/ram_0/douta[6]} {design_1_i/Motherboard_0/inst/ram_0/douta[7]} {design_1_i/Motherboard_0/inst/ram_0/douta[8]} {design_1_i/Motherboard_0/inst/ram_0/douta[9]} {design_1_i/Motherboard_0/inst/ram_0/douta[10]} {design_1_i/Motherboard_0/inst/ram_0/douta[11]} {design_1_i/Motherboard_0/inst/ram_0/douta[12]} {design_1_i/Motherboard_0/inst/ram_0/douta[13]} {design_1_i/Motherboard_0/inst/ram_0/douta[14]} {design_1_i/Motherboard_0/inst/ram_0/douta[15]} {design_1_i/Motherboard_0/inst/ram_0/douta[16]} {design_1_i/Motherboard_0/inst/ram_0/douta[17]} {design_1_i/Motherboard_0/inst/ram_0/douta[18]} {design_1_i/Motherboard_0/inst/ram_0/douta[19]} {design_1_i/Motherboard_0/inst/ram_0/douta[20]} {design_1_i/Motherboard_0/inst/ram_0/douta[21]} {design_1_i/Motherboard_0/inst/ram_0/douta[22]} {design_1_i/Motherboard_0/inst/ram_0/douta[23]} {design_1_i/Motherboard_0/inst/ram_0/douta[24]} {design_1_i/Motherboard_0/inst/ram_0/douta[25]} {design_1_i/Motherboard_0/inst/ram_0/douta[26]} {design_1_i/Motherboard_0/inst/ram_0/douta[27]} {design_1_i/Motherboard_0/inst/ram_0/douta[28]} {design_1_i/Motherboard_0/inst/ram_0/douta[29]} {design_1_i/Motherboard_0/inst/ram_0/douta[30]} {design_1_i/Motherboard_0/inst/ram_0/douta[31]} ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {E:/Project/Capstone/Architecture/Architecture.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
save_wave_config {E:/Project/Capstone/Architecture/Architecture.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
save_wave_config {E:/Project/Capstone/Architecture/Architecture.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/ram_0/douta} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hFFFF_FFFF [get_hw_probes design_1_i/Motherboard_0/inst/ram_0/douta -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
save_wave_config {E:/Project/Capstone/Architecture/Architecture.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
close_hw_manager
reset_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 6
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_Motherboard_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/PC[14]} {design_1_i/Motherboard_0/inst/amo_v1/PC[1]} {design_1_i/Motherboard_0/inst/amo_v1/PC[2]} {design_1_i/Motherboard_0/inst/amo_v1/PC[3]} {design_1_i/Motherboard_0/inst/amo_v1/PC[11]} {design_1_i/Motherboard_0/inst/amo_v1/PC[18]} {design_1_i/Motherboard_0/inst/amo_v1/PC[19]} {design_1_i/Motherboard_0/inst/amo_v1/PC[24]} {design_1_i/Motherboard_0/inst/amo_v1/PC[28]} {design_1_i/Motherboard_0/inst/amo_v1/PC[4]} {design_1_i/Motherboard_0/inst/amo_v1/PC[15]} {design_1_i/Motherboard_0/inst/amo_v1/PC[20]} {design_1_i/Motherboard_0/inst/amo_v1/PC[25]} {design_1_i/Motherboard_0/inst/amo_v1/PC[29]} {design_1_i/Motherboard_0/inst/amo_v1/PC[6]} {design_1_i/Motherboard_0/inst/amo_v1/PC[7]} {design_1_i/Motherboard_0/inst/amo_v1/PC[8]} {design_1_i/Motherboard_0/inst/amo_v1/PC[10]} {design_1_i/Motherboard_0/inst/amo_v1/PC[17]} {design_1_i/Motherboard_0/inst/amo_v1/PC[23]} {design_1_i/Motherboard_0/inst/amo_v1/PC[27]} {design_1_i/Motherboard_0/inst/amo_v1/PC[30]} {design_1_i/Motherboard_0/inst/amo_v1/PC[12]} {design_1_i/Motherboard_0/inst/amo_v1/PC[0]} {design_1_i/Motherboard_0/inst/amo_v1/PC[5]} {design_1_i/Motherboard_0/inst/amo_v1/PC[9]} {design_1_i/Motherboard_0/inst/amo_v1/PC[13]} {design_1_i/Motherboard_0/inst/amo_v1/PC[16]} {design_1_i/Motherboard_0/inst/amo_v1/PC[21]} {design_1_i/Motherboard_0/inst/amo_v1/PC[22]} {design_1_i/Motherboard_0/inst/amo_v1/PC[26]} {design_1_i/Motherboard_0/inst/amo_v1/PC[31]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Motherboard_0/inst/amo_v1/PC[0]} {design_1_i/Motherboard_0/inst/amo_v1/PC[1]} {design_1_i/Motherboard_0/inst/amo_v1/PC[2]} {design_1_i/Motherboard_0/inst/amo_v1/PC[3]} {design_1_i/Motherboard_0/inst/amo_v1/PC[4]} {design_1_i/Motherboard_0/inst/amo_v1/PC[5]} {design_1_i/Motherboard_0/inst/amo_v1/PC[6]} {design_1_i/Motherboard_0/inst/amo_v1/PC[7]} {design_1_i/Motherboard_0/inst/amo_v1/PC[8]} {design_1_i/Motherboard_0/inst/amo_v1/PC[9]} {design_1_i/Motherboard_0/inst/amo_v1/PC[10]} {design_1_i/Motherboard_0/inst/amo_v1/PC[11]} {design_1_i/Motherboard_0/inst/amo_v1/PC[12]} {design_1_i/Motherboard_0/inst/amo_v1/PC[13]} {design_1_i/Motherboard_0/inst/amo_v1/PC[14]} {design_1_i/Motherboard_0/inst/amo_v1/PC[15]} {design_1_i/Motherboard_0/inst/amo_v1/PC[16]} {design_1_i/Motherboard_0/inst/amo_v1/PC[17]} {design_1_i/Motherboard_0/inst/amo_v1/PC[18]} {design_1_i/Motherboard_0/inst/amo_v1/PC[19]} {design_1_i/Motherboard_0/inst/amo_v1/PC[20]} {design_1_i/Motherboard_0/inst/amo_v1/PC[21]} {design_1_i/Motherboard_0/inst/amo_v1/PC[22]} {design_1_i/Motherboard_0/inst/amo_v1/PC[23]} {design_1_i/Motherboard_0/inst/amo_v1/PC[24]} {design_1_i/Motherboard_0/inst/amo_v1/PC[25]} {design_1_i/Motherboard_0/inst/amo_v1/PC[26]} {design_1_i/Motherboard_0/inst/amo_v1/PC[27]} {design_1_i/Motherboard_0/inst/amo_v1/PC[28]} {design_1_i/Motherboard_0/inst/amo_v1/PC[29]} {design_1_i/Motherboard_0/inst/amo_v1/PC[30]} {design_1_i/Motherboard_0/inst/amo_v1/PC[31]} ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {is25lp256d-qspi-x4-single}] 0]
set_property PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Motherboard_0/inst/amo_v1/PC} }
set_property TRIGGER_COMPARE_VALUE eq32'h0000_0168 [get_hw_probes design_1_i/Motherboard_0/inst/amo_v1/PC -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'h0000_0170 [get_hw_probes design_1_i/Motherboard_0/inst/amo_v1/PC -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'h0000_0174 [get_hw_probes design_1_i/Motherboard_0/inst/amo_v1/PC -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
save_wave_config {E:/Project/Capstone/Architecture/Architecture.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
