# remove\_all\_constraints

## Description

Removes all timing constraints from analysis.

```
remove_all_constraints
```

## Supported Families

<table id="GUID-56F9E300-6CAB-48D0-9D92-B4EC8F62D904"><tbody><tr><td>

PolarFire®

</td></tr><tr><td>

PolarFire SoC

</td></tr><tr><td>

SmartFusion® 2

</td></tr><tr><td>

IGLOO® 2

</td></tr><tr><td>

RTG4™

</td></tr></tbody>
</table>## Example

The following example removes all timing constraints from analysis.

```
remove_all_constraints
```

## Related Examples on GitHub

-   [remove\_all\_constraints](https://github.com/MicrochipTech/Libero-SoC-Design-Suite-Tcl-Examples/tree/basic_tcl_examples/SmartTime/remove_all_constraints)

## See Also

-   [check\_constraints](GUID-0950CBD0-564F-4931-A877-286AFEF62950.md)

**Parent topic:**[SmartTime Tcl Commands](GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670.md)

