// Seed: 1115600079
module module_0 (
    input wor   id_0,
    input tri   id_1,
    input uwire id_2
);
  integer id_4;
  ;
  always @(posedge id_0 == 1)
    if (-1'h0) begin : LABEL_0
      id_4 <= id_2;
    end else id_4 <= #1 1 - id_4;
  wire id_5;
  assign module_1.id_36 = 0;
endmodule
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    output wor module_1,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    output wire id_11
    , id_34,
    input wire id_12,
    input supply0 id_13,
    input tri id_14,
    output supply0 id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input tri1 id_19,
    input wire id_20,
    input uwire id_21,
    input tri id_22,
    input tri id_23,
    output wire id_24,
    input tri0 id_25,
    output wire id_26,
    output tri1 id_27,
    output tri1 id_28,
    input tri1 id_29,
    input wand id_30,
    output tri0 id_31,
    input wand id_32
);
  parameter id_35 = 1 ? 1 : -1'b0 ? 1 : (1) == -1;
  assign #id_36 id_0 = id_21 == -1;
  logic id_37 = id_1 == id_20;
  parameter id_38 = -1;
  assign id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_30
  );
  logic id_39 = id_34;
endmodule
