<root><simulation><result_generated_time />2023-05-16 18:36:36<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 75, 'OX': 75, 'IY': 77, 'IX': 77, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />6480000<total_data_size_element />{'W': 1152, 'I': 758912, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 8.538539382695227, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/4</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [675, 1, 1], 'O': [225, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OX', 3), ('OY', 3)]], [[], [('FY', 3)]], [], []]<I />[[], [[('OY', 25)], [('FY', 3), ('OX', 3), ('OY', 3)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 25)], [('OX', 3), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('OX', 5), ('FX', 3)], [], []]<I />[[('OX', 5), ('OX', 5), ('FX', 3)], [], []]<O />[[('OX', 5), ('OX', 5), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [225.0, 25, 1, 1], 'I': [2.92, 2.92, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [216, 47432, 47432], 'O': [200, 45000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 45000, 45000]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.39, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.39, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [216, 47432, 47432], 'O': [200, 45000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 45000, 45000]}<total_unit_count />{'W': [675, 3, 1, 1], 'I': [675, 675, 1, 1], 'O': [675, 225, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [231, 231, 1, 1], 'O': [225, 225, 1, 1]}<duplicate_unit_count />{'W': [225.0, 1.0, 1.0, 1.0], 'I': [2.9220779220779223, 2.9220779220779223, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1152, 1152], [1152, 1152], [1152, 0]]<I />[[6480000, 2217600], [758912, 758912], [758912, 0]]<O />[[(1440000, 2160000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(1440000, 2160000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[144, 144], [18, 18], [4, 0]]<I />[[810000, 277200], [11858, 11858], [2964, 0]]<O />[[(180000, 270000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([180000, 270000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />6480000<idle />3350400</mac_count></basic_info><energy><total_energy />14345645.9<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[371.2, 2355.2, 3942.4]<O />[192.0, 2227.2, 3750.4]</mem_energy_breakdown><MAC_energy><active_MAC />14165280.0<idle_MAC />167520.0<total />14332800.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2616<utilization_without_data_loading />0.5618<utilization_spatial />0.6592<utilization_temporal_with_data_loading />0.3968<mac_utilize_temporal_without_data_loading />0.8523</mac_array_utilization><latency><latency_cycle_with_data_loading />24192<latency_cycle_without_data_loading />11264<ideal_computing_cycle />9600<data_loading><load_cycle_total />12928<load_cycle_individual />{'W': [128, 128, 0], 'I': [12544, 11904, 0]}<load_cycle_combined />{'W': 256, 'I': 12672}</data_loading><mem_stalling><mem_stall_cycle_total />1664<mem_stall_cycle_individual />{'W': [[-9472], [-9600, -9600], [-9600, -9600]], 'I': [[-9472], [-9600, -9600], [-9600, -9600]], 'O': [[-9600], [-9216, 1664], [1664, -6784]]}<mem_stall_cycle_shared />{'W': [[-9472], [-9600, 0], [0, 0]], 'I': [[-9472], [-9600, 0], [0, 0]], 'O': [[-9600], [-9216, 1664], [1664, -6784]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [216, 47432, 47432], 'O': [200, 45000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 45000, 45000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [49896, 47432, 47432], 'O': [45000, 45000, 45000]}<loop_cycles_each_level />{'W': [75, 75, 75], 'I': [75, 75, 75], 'O': [75, 75, 75]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [1.0, 1.0], [1.0, 1.0]], 'I': [[8.0, 2.9], [665.3, 632.4], [632.4, 632.4]], 'O': [[8.0, 2.7], [600.0, 600.0], [600.0, 600.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [1.0, 1.0], [1.0, 1.0]], 'I': [[8.0, 8.6], [1995.8, 632.4], [632.4, 632.4]], 'O': [[8.0, 8.0], [1800.0, 600.0], [600.0, 600.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [1.0, 1.0], [1.0, 0]], 'I': [[8.0, 2.9], [665.3, 632.4], [632.4, 0]], 'O': [[8.0, 2.7], [600.0, 600.0], [600.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [1266.2, 1233.4], [633.4, 600.0]], 'I': [[8.0, 2.9], [1266.2, 1233.4], [633.4, 600.0]], 'O': [[8.0, 2.7], [1266.2, 1233.4], [633.4, 600.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 75], [75, 75, 1], [75, 75, 1]], 'I': [[1, 1, 75], [75, 75, 1], [75, 75, 1]], 'O': [[1, 1, 75], [75, 75, 1], [75, 75, 1]]}<trans_time_real />{'W': [[0, 1, 75], [[0, 75, 1], [0, 75, 1]], [[0, 75, 1], [0, 75, 1]]], 'I': [[0, 1, 75], [[3, 75, 1], [97, 75, 1]], [[93, 75, 1], [23, 75, 1]]], 'O': [[0, 1, 75], [[3, 75, 1], [88, 75, 1]], [[88, 75, 1], [22, 75, 1]]]}<single_stall_cycle />{'W': [[-1], [-75, -75], [-75, -75]], 'I': [[-1], [-72, 22], [18, -52]], 'O': [[-1], [-72, 13], [13, -53]]}<single_stall_count />{'W': [74, 0, 0], 'I': [74, 0, 0], 'O': [75, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [75, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [75, 75]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-75, -75], [0, -75]], 1: [[-75, -75], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.9<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>