
*** Running vivado
    with args -log iir_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iir_filter.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan  8 20:02:04 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source iir_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 601.348 ; gain = 213.016
Command: synth_design -top iir_filter -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4432
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1105.082 ; gain = 500.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iir_filter' [C:/Users/Dousik Manokaran/Downloads/Centient/Kalman Filter and Fault Detection - KFFD/Kalman Filter and Fault Detection - KFFD.srcs/sources_1/new/iit_filter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'iir_filter' (0#1) [C:/Users/Dousik Manokaran/Downloads/Centient/Kalman Filter and Fault Detection - KFFD/Kalman Filter and Fault Detection - KFFD.srcs/sources_1/new/iit_filter.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1211.215 ; gain = 606.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1211.215 ; gain = 606.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1211.215 ; gain = 606.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1211.215 ; gain = 606.852
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 6     
+---Multipliers : 
	               9x32  Multipliers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP state_ax1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_ax1 is absorbed into DSP state_ax1.
DSP Report: operator state_ax2 is absorbed into DSP state_ax1.
DSP Report: Generating DSP state_ay1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_ay1 is absorbed into DSP state_ay1.
DSP Report: operator state_ay2 is absorbed into DSP state_ay1.
DSP Report: Generating DSP state_az1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_az1 is absorbed into DSP state_az1.
DSP Report: operator state_az2 is absorbed into DSP state_az1.
DSP Report: Generating DSP state_gx1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_gx1 is absorbed into DSP state_gx1.
DSP Report: operator state_gx2 is absorbed into DSP state_gx1.
DSP Report: Generating DSP state_gy1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_gy1 is absorbed into DSP state_gy1.
DSP Report: operator state_gy2 is absorbed into DSP state_gy1.
DSP Report: Generating DSP state_gz1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator state_gz1 is absorbed into DSP state_gz1.
DSP Report: operator state_gz2 is absorbed into DSP state_gz1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1427.375 ; gain = 823.012
---------------------------------------------------------------------------------
 Sort Area is  state_ax1_0 : 0 0 : 494 494 : Used 1 time 0
 Sort Area is  state_ay1_2 : 0 0 : 494 494 : Used 1 time 0
 Sort Area is  state_az1_3 : 0 0 : 494 494 : Used 1 time 0
 Sort Area is  state_gx1_4 : 0 0 : 494 494 : Used 1 time 0
 Sort Area is  state_gy1_5 : 0 0 : 494 494 : Used 1 time 0
 Sort Area is  state_gz1_6 : 0 0 : 494 494 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|iir_filter  | C+A*(B:0x1a) | 25     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1443.168 ; gain = 838.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1443.168 ; gain = 838.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|iir_filter  | (C+A*B)'    | 30     | 5      | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   126|
|3     |DSP48E1 |     6|
|4     |LUT1    |     1|
|5     |LUT2    |   306|
|6     |LUT3    |   294|
|7     |LUT4    |   132|
|8     |LUT5    |   138|
|9     |LUT6    |   264|
|10    |FDCE    |   102|
|11    |IBUF    |    99|
|12    |OBUF    |    96|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1565|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.414 ; gain = 1059.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1679.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'iir_filter' is not ideal for floorplanning, since the cellview 'iir_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1799.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9b37ddb0
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 1799.895 ; gain = 1198.547
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1799.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dousik Manokaran/Downloads/Centient/Kalman Filter and Fault Detection - KFFD/Kalman Filter and Fault Detection - KFFD.runs/synth_1/iir_filter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file iir_filter_utilization_synth.rpt -pb iir_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 20:03:34 2026...
