vendor_name = ModelSim
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/Multiplexor/Multiplexor.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/OutputPort/OutputPort.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/ProgramMemory/ProgramMemory.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/Memory/Memory.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/DataMemory/DataMemory.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/regs/regs.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/puertos_salida/puertos_salida.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/process_unit/process_unit.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/pc/pc.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/mestados_p/mestados_p.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/MEMORIA/MEMORIA.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/mem_programa/mem_programa.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/mem_datos/mem_datos.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/data_path/data_path.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/ALU/ALU.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/CPU.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/CPU.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/db/altsyncram_apm1.tdf
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/db/cpu.ram0_datamemory_5d7c1658.hdl.mif
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/db/altsyncram_j371.tdf
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/procesador_8bits/CPU/db/cpu.ram0_programmemory_85930c83.hdl.mif
design_name = hard_block
design_name = CPU
instance = comp, \port_out_00[0]~output\, port_out_00[0]~output, CPU, 1
instance = comp, \port_out_00[1]~output\, port_out_00[1]~output, CPU, 1
instance = comp, \port_out_00[2]~output\, port_out_00[2]~output, CPU, 1
instance = comp, \port_out_00[3]~output\, port_out_00[3]~output, CPU, 1
instance = comp, \port_out_00[4]~output\, port_out_00[4]~output, CPU, 1
instance = comp, \port_out_00[5]~output\, port_out_00[5]~output, CPU, 1
instance = comp, \port_out_00[6]~output\, port_out_00[6]~output, CPU, 1
instance = comp, \port_out_00[7]~output\, port_out_00[7]~output, CPU, 1
instance = comp, \port_out_01[0]~output\, port_out_01[0]~output, CPU, 1
instance = comp, \port_out_01[1]~output\, port_out_01[1]~output, CPU, 1
instance = comp, \port_out_01[2]~output\, port_out_01[2]~output, CPU, 1
instance = comp, \port_out_01[3]~output\, port_out_01[3]~output, CPU, 1
instance = comp, \port_out_01[4]~output\, port_out_01[4]~output, CPU, 1
instance = comp, \port_out_01[5]~output\, port_out_01[5]~output, CPU, 1
instance = comp, \port_out_01[6]~output\, port_out_01[6]~output, CPU, 1
instance = comp, \port_out_01[7]~output\, port_out_01[7]~output, CPU, 1
instance = comp, \port_out_02[0]~output\, port_out_02[0]~output, CPU, 1
instance = comp, \port_out_02[1]~output\, port_out_02[1]~output, CPU, 1
instance = comp, \port_out_02[2]~output\, port_out_02[2]~output, CPU, 1
instance = comp, \port_out_02[3]~output\, port_out_02[3]~output, CPU, 1
instance = comp, \port_out_02[4]~output\, port_out_02[4]~output, CPU, 1
instance = comp, \port_out_02[5]~output\, port_out_02[5]~output, CPU, 1
instance = comp, \port_out_02[6]~output\, port_out_02[6]~output, CPU, 1
instance = comp, \port_out_02[7]~output\, port_out_02[7]~output, CPU, 1
instance = comp, \port_out_03[0]~output\, port_out_03[0]~output, CPU, 1
instance = comp, \port_out_03[1]~output\, port_out_03[1]~output, CPU, 1
instance = comp, \port_out_03[2]~output\, port_out_03[2]~output, CPU, 1
instance = comp, \port_out_03[3]~output\, port_out_03[3]~output, CPU, 1
instance = comp, \port_out_03[4]~output\, port_out_03[4]~output, CPU, 1
instance = comp, \port_out_03[5]~output\, port_out_03[5]~output, CPU, 1
instance = comp, \port_out_03[6]~output\, port_out_03[6]~output, CPU, 1
instance = comp, \port_out_03[7]~output\, port_out_03[7]~output, CPU, 1
instance = comp, \port_out_04[0]~output\, port_out_04[0]~output, CPU, 1
instance = comp, \port_out_04[1]~output\, port_out_04[1]~output, CPU, 1
instance = comp, \port_out_04[2]~output\, port_out_04[2]~output, CPU, 1
instance = comp, \port_out_04[3]~output\, port_out_04[3]~output, CPU, 1
instance = comp, \port_out_04[4]~output\, port_out_04[4]~output, CPU, 1
instance = comp, \port_out_04[5]~output\, port_out_04[5]~output, CPU, 1
instance = comp, \port_out_04[6]~output\, port_out_04[6]~output, CPU, 1
instance = comp, \port_out_04[7]~output\, port_out_04[7]~output, CPU, 1
instance = comp, \port_out_05[0]~output\, port_out_05[0]~output, CPU, 1
instance = comp, \port_out_05[1]~output\, port_out_05[1]~output, CPU, 1
instance = comp, \port_out_05[2]~output\, port_out_05[2]~output, CPU, 1
instance = comp, \port_out_05[3]~output\, port_out_05[3]~output, CPU, 1
instance = comp, \port_out_05[4]~output\, port_out_05[4]~output, CPU, 1
instance = comp, \port_out_05[5]~output\, port_out_05[5]~output, CPU, 1
instance = comp, \port_out_05[6]~output\, port_out_05[6]~output, CPU, 1
instance = comp, \port_out_05[7]~output\, port_out_05[7]~output, CPU, 1
instance = comp, \port_out_06[0]~output\, port_out_06[0]~output, CPU, 1
instance = comp, \port_out_06[1]~output\, port_out_06[1]~output, CPU, 1
instance = comp, \port_out_06[2]~output\, port_out_06[2]~output, CPU, 1
instance = comp, \port_out_06[3]~output\, port_out_06[3]~output, CPU, 1
instance = comp, \port_out_06[4]~output\, port_out_06[4]~output, CPU, 1
instance = comp, \port_out_06[5]~output\, port_out_06[5]~output, CPU, 1
instance = comp, \port_out_06[6]~output\, port_out_06[6]~output, CPU, 1
instance = comp, \port_out_06[7]~output\, port_out_06[7]~output, CPU, 1
instance = comp, \port_out_07[0]~output\, port_out_07[0]~output, CPU, 1
instance = comp, \port_out_07[1]~output\, port_out_07[1]~output, CPU, 1
instance = comp, \port_out_07[2]~output\, port_out_07[2]~output, CPU, 1
instance = comp, \port_out_07[3]~output\, port_out_07[3]~output, CPU, 1
instance = comp, \port_out_07[4]~output\, port_out_07[4]~output, CPU, 1
instance = comp, \port_out_07[5]~output\, port_out_07[5]~output, CPU, 1
instance = comp, \port_out_07[6]~output\, port_out_07[6]~output, CPU, 1
instance = comp, \port_out_07[7]~output\, port_out_07[7]~output, CPU, 1
instance = comp, \port_out_08[0]~output\, port_out_08[0]~output, CPU, 1
instance = comp, \port_out_08[1]~output\, port_out_08[1]~output, CPU, 1
instance = comp, \port_out_08[2]~output\, port_out_08[2]~output, CPU, 1
instance = comp, \port_out_08[3]~output\, port_out_08[3]~output, CPU, 1
instance = comp, \port_out_08[4]~output\, port_out_08[4]~output, CPU, 1
instance = comp, \port_out_08[5]~output\, port_out_08[5]~output, CPU, 1
instance = comp, \port_out_08[6]~output\, port_out_08[6]~output, CPU, 1
instance = comp, \port_out_08[7]~output\, port_out_08[7]~output, CPU, 1
instance = comp, \port_out_09[0]~output\, port_out_09[0]~output, CPU, 1
instance = comp, \port_out_09[1]~output\, port_out_09[1]~output, CPU, 1
instance = comp, \port_out_09[2]~output\, port_out_09[2]~output, CPU, 1
instance = comp, \port_out_09[3]~output\, port_out_09[3]~output, CPU, 1
instance = comp, \port_out_09[4]~output\, port_out_09[4]~output, CPU, 1
instance = comp, \port_out_09[5]~output\, port_out_09[5]~output, CPU, 1
instance = comp, \port_out_09[6]~output\, port_out_09[6]~output, CPU, 1
instance = comp, \port_out_09[7]~output\, port_out_09[7]~output, CPU, 1
instance = comp, \port_out_10[0]~output\, port_out_10[0]~output, CPU, 1
instance = comp, \port_out_10[1]~output\, port_out_10[1]~output, CPU, 1
instance = comp, \port_out_10[2]~output\, port_out_10[2]~output, CPU, 1
instance = comp, \port_out_10[3]~output\, port_out_10[3]~output, CPU, 1
instance = comp, \port_out_10[4]~output\, port_out_10[4]~output, CPU, 1
instance = comp, \port_out_10[5]~output\, port_out_10[5]~output, CPU, 1
instance = comp, \port_out_10[6]~output\, port_out_10[6]~output, CPU, 1
instance = comp, \port_out_10[7]~output\, port_out_10[7]~output, CPU, 1
instance = comp, \port_out_11[0]~output\, port_out_11[0]~output, CPU, 1
instance = comp, \port_out_11[1]~output\, port_out_11[1]~output, CPU, 1
instance = comp, \port_out_11[2]~output\, port_out_11[2]~output, CPU, 1
instance = comp, \port_out_11[3]~output\, port_out_11[3]~output, CPU, 1
instance = comp, \port_out_11[4]~output\, port_out_11[4]~output, CPU, 1
instance = comp, \port_out_11[5]~output\, port_out_11[5]~output, CPU, 1
instance = comp, \port_out_11[6]~output\, port_out_11[6]~output, CPU, 1
instance = comp, \port_out_11[7]~output\, port_out_11[7]~output, CPU, 1
instance = comp, \port_out_12[0]~output\, port_out_12[0]~output, CPU, 1
instance = comp, \port_out_12[1]~output\, port_out_12[1]~output, CPU, 1
instance = comp, \port_out_12[2]~output\, port_out_12[2]~output, CPU, 1
instance = comp, \port_out_12[3]~output\, port_out_12[3]~output, CPU, 1
instance = comp, \port_out_12[4]~output\, port_out_12[4]~output, CPU, 1
instance = comp, \port_out_12[5]~output\, port_out_12[5]~output, CPU, 1
instance = comp, \port_out_12[6]~output\, port_out_12[6]~output, CPU, 1
instance = comp, \port_out_12[7]~output\, port_out_12[7]~output, CPU, 1
instance = comp, \port_out_13[0]~output\, port_out_13[0]~output, CPU, 1
instance = comp, \port_out_13[1]~output\, port_out_13[1]~output, CPU, 1
instance = comp, \port_out_13[2]~output\, port_out_13[2]~output, CPU, 1
instance = comp, \port_out_13[3]~output\, port_out_13[3]~output, CPU, 1
instance = comp, \port_out_13[4]~output\, port_out_13[4]~output, CPU, 1
instance = comp, \port_out_13[5]~output\, port_out_13[5]~output, CPU, 1
instance = comp, \port_out_13[6]~output\, port_out_13[6]~output, CPU, 1
instance = comp, \port_out_13[7]~output\, port_out_13[7]~output, CPU, 1
instance = comp, \port_out_14[0]~output\, port_out_14[0]~output, CPU, 1
instance = comp, \port_out_14[1]~output\, port_out_14[1]~output, CPU, 1
instance = comp, \port_out_14[2]~output\, port_out_14[2]~output, CPU, 1
instance = comp, \port_out_14[3]~output\, port_out_14[3]~output, CPU, 1
instance = comp, \port_out_14[4]~output\, port_out_14[4]~output, CPU, 1
instance = comp, \port_out_14[5]~output\, port_out_14[5]~output, CPU, 1
instance = comp, \port_out_14[6]~output\, port_out_14[6]~output, CPU, 1
instance = comp, \port_out_14[7]~output\, port_out_14[7]~output, CPU, 1
instance = comp, \port_out_15[0]~output\, port_out_15[0]~output, CPU, 1
instance = comp, \port_out_15[1]~output\, port_out_15[1]~output, CPU, 1
instance = comp, \port_out_15[2]~output\, port_out_15[2]~output, CPU, 1
instance = comp, \port_out_15[3]~output\, port_out_15[3]~output, CPU, 1
instance = comp, \port_out_15[4]~output\, port_out_15[4]~output, CPU, 1
instance = comp, \port_out_15[5]~output\, port_out_15[5]~output, CPU, 1
instance = comp, \port_out_15[6]~output\, port_out_15[6]~output, CPU, 1
instance = comp, \port_out_15[7]~output\, port_out_15[7]~output, CPU, 1
instance = comp, \CLK~input\, CLK~input, CPU, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, CPU, 1
instance = comp, \RST~input\, RST~input, CPU, 1
instance = comp, \RST~inputclkctrl\, RST~inputclkctrl, CPU, 1
instance = comp, \C1|C2|CR|B_reg[5]\, C1|C2|CR|B_reg[5], CPU, 1
instance = comp, \C1|C1|EDO.Decode~clkctrl\, C1|C1|EDO.Decode~clkctrl, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[0]~feeder\, C1|C2|CR|IR_reg[0]~feeder, CPU, 1
instance = comp, \C1|C2|CR|B_reg[2]\, C1|C2|CR|B_reg[2], CPU, 1
instance = comp, \C1|C2|CR|B_reg[3]\, C1|C2|CR|B_reg[3], CPU, 1
instance = comp, \C1|C2|CR|B_reg[4]\, C1|C2|CR|B_reg[4], CPU, 1
instance = comp, \C1|C2|CR|A_reg[4]\, C1|C2|CR|A_reg[4], CPU, 1
instance = comp, \C1|C2|C1|cuenta[0]~8\, C1|C2|C1|cuenta[0]~8, CPU, 1
instance = comp, \C1|C1|FUT.STOREA~0\, C1|C1|FUT.STOREA~0, CPU, 1
instance = comp, \C1|C1|EDO.STOREA\, C1|C1|EDO.STOREA, CPU, 1
instance = comp, \C1|C1|EDO.STOREA2\, C1|C1|EDO.STOREA2, CPU, 1
instance = comp, \C1|C1|WideOr9~0\, C1|C1|WideOr9~0, CPU, 1
instance = comp, \C1|C2|CR|B_reg[7]~feeder\, C1|C2|CR|B_reg[7]~feeder, CPU, 1
instance = comp, \C1|C2|CR|B_reg[7]\, C1|C2|CR|B_reg[7], CPU, 1
instance = comp, \C1|C2|CR|A_reg[7]\, C1|C2|CR|A_reg[7], CPU, 1
instance = comp, \C1|C2|C1|cuenta[4]~17\, C1|C2|C1|cuenta[4]~17, CPU, 1
instance = comp, \C1|C2|C1|cuenta[5]~19\, C1|C2|C1|cuenta[5]~19, CPU, 1
instance = comp, \C1|C1|Selector10~2\, C1|C1|Selector10~2, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_NZ~4\, C1|C1|FUT.JCC1_NZ~4, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_NZ\, C1|C1|EDO.JCC1_NZ, CPU, 1
instance = comp, \C1|C1|WideOr1~3\, C1|C1|WideOr1~3, CPU, 1
instance = comp, \C1|C1|WideOr26~0\, C1|C1|WideOr26~0, CPU, 1
instance = comp, \C1|C1|WideOr26~0clkctrl\, C1|C1|WideOr26~0clkctrl, CPU, 1
instance = comp, \C1|C1|Equal23~0\, C1|C1|Equal23~0, CPU, 1
instance = comp, \C1|C1|Equal6~3\, C1|C1|Equal6~3, CPU, 1
instance = comp, \C1|C1|Equal24~0\, C1|C1|Equal24~0, CPU, 1
instance = comp, \C1|C1|FUT.NOT_B~0\, C1|C1|FUT.NOT_B~0, CPU, 1
instance = comp, \C1|C1|EDO.NOT_B\, C1|C1|EDO.NOT_B, CPU, 1
instance = comp, \C1|C1|WideOr34\, C1|C1|WideOr34, CPU, 1
instance = comp, \C1|C1|ALU_Select[0]\, C1|C1|ALU_Select[0], CPU, 1
instance = comp, \C1|C1|FUT.NOT_A~0\, C1|C1|FUT.NOT_A~0, CPU, 1
instance = comp, \C1|C1|EDO.NOT_A\, C1|C1|EDO.NOT_A, CPU, 1
instance = comp, \C1|C1|ALU_Select~0\, C1|C1|ALU_Select~0, CPU, 1
instance = comp, \C1|C1|ALU_Select[4]\, C1|C1|ALU_Select[4], CPU, 1
instance = comp, \C1|C1|Equal17~0\, C1|C1|Equal17~0, CPU, 1
instance = comp, \C1|C1|FUT.OR_AB~0\, C1|C1|FUT.OR_AB~0, CPU, 1
instance = comp, \C1|C1|EDO.OR_AB\, C1|C1|EDO.OR_AB, CPU, 1
instance = comp, \C1|C1|Equal8~0\, C1|C1|Equal8~0, CPU, 1
instance = comp, \C1|C1|Equal15~0\, C1|C1|Equal15~0, CPU, 1
instance = comp, \C1|C1|FUT.DEC_A~0\, C1|C1|FUT.DEC_A~0, CPU, 1
instance = comp, \C1|C1|EDO.DEC_A\, C1|C1|EDO.DEC_A, CPU, 1
instance = comp, \C1|C1|FUT.INC_B~0\, C1|C1|FUT.INC_B~0, CPU, 1
instance = comp, \C1|C1|EDO.INC_B\, C1|C1|EDO.INC_B, CPU, 1
instance = comp, \C1|C1|WideOr32~0\, C1|C1|WideOr32~0, CPU, 1
instance = comp, \C1|C1|ALU_Select[1]\, C1|C1|ALU_Select[1], CPU, 1
instance = comp, \C1|C1|ALU_Select[3]\, C1|C1|ALU_Select[3], CPU, 1
instance = comp, \C1|C1|FUT.XOR_AB~0\, C1|C1|FUT.XOR_AB~0, CPU, 1
instance = comp, \C1|C1|EDO.XOR_AB\, C1|C1|EDO.XOR_AB, CPU, 1
instance = comp, \C1|C1|WideOr30~0\, C1|C1|WideOr30~0, CPU, 1
instance = comp, \C1|C1|ALU_Select[2]\, C1|C1|ALU_Select[2], CPU, 1
instance = comp, \C1|C2|C2|Add0~12\, C1|C2|C2|Add0~12, CPU, 1
instance = comp, \C1|C1|ALU_Select[6]\, C1|C1|ALU_Select[6], CPU, 1
instance = comp, \C1|C2|C2|Mux8~0\, C1|C2|C2|Mux8~0, CPU, 1
instance = comp, \C1|C2|C2|Mux6~0\, C1|C2|C2|Mux6~0, CPU, 1
instance = comp, \C1|C2|C2|Mux7~0\, C1|C2|C2|Mux7~0, CPU, 1
instance = comp, \C1|C2|C2|Mux8~3\, C1|C2|C2|Mux8~3, CPU, 1
instance = comp, \C1|C2|C2|Mux8~2\, C1|C2|C2|Mux8~2, CPU, 1
instance = comp, \C1|C2|C2|Mux8~5\, C1|C2|C2|Mux8~5, CPU, 1
instance = comp, \C1|C2|C2|Mux8~4\, C1|C2|C2|Mux8~4, CPU, 1
instance = comp, \C1|C2|CR|A_reg[1]\, C1|C2|CR|A_reg[1], CPU, 1
instance = comp, \C1|C2|Mux6~0\, C1|C2|Mux6~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~2\, C1|C2|C2|TempResult~2, CPU, 1
instance = comp, \C1|C2|C2|Add0~14\, C1|C2|C2|Add0~14, CPU, 1
instance = comp, \C1|C2|C2|Add0~48\, C1|C2|C2|Add0~48, CPU, 1
instance = comp, \C1|C2|C2|Add0~21\, C1|C2|C2|Add0~21, CPU, 1
instance = comp, \C1|C2|Mux7~2\, C1|C2|Mux7~2, CPU, 1
instance = comp, \C1|C2|CR|A_reg[0]\, C1|C2|CR|A_reg[0], CPU, 1
instance = comp, \C1|C2|Mux7~3\, C1|C2|Mux7~3, CPU, 1
instance = comp, \C1|C2|C2|Add0~15\, C1|C2|C2|Add0~15, CPU, 1
instance = comp, \C1|C2|C2|Add0~13\, C1|C2|C2|Add0~13, CPU, 1
instance = comp, \C1|C2|C2|Add0~16\, C1|C2|C2|Add0~16, CPU, 1
instance = comp, \C1|C2|C2|Add0~18\, C1|C2|C2|Add0~18, CPU, 1
instance = comp, \C1|C2|C2|Add0~19\, C1|C2|C2|Add0~19, CPU, 1
instance = comp, \C1|C2|C2|Add0~23\, C1|C2|C2|Add0~23, CPU, 1
instance = comp, \C1|C2|C2|Mux7~1\, C1|C2|C2|Mux7~1, CPU, 1
instance = comp, \C1|C2|C2|Mux7~2\, C1|C2|C2|Mux7~2, CPU, 1
instance = comp, \C1|C2|C2|Mux7~3\, C1|C2|C2|Mux7~3, CPU, 1
instance = comp, \C1|C2|C2|TempResult~3\, C1|C2|C2|TempResult~3, CPU, 1
instance = comp, \C1|C2|C2|Add0~25\, C1|C2|C2|Add0~25, CPU, 1
instance = comp, \C1|C2|C2|Add0~49\, C1|C2|C2|Add0~49, CPU, 1
instance = comp, \C1|C2|C2|Add0~26\, C1|C2|C2|Add0~26, CPU, 1
instance = comp, \C1|C2|C2|Mux6~1\, C1|C2|C2|Mux6~1, CPU, 1
instance = comp, \C1|C2|C2|Mux6~2\, C1|C2|C2|Mux6~2, CPU, 1
instance = comp, \C1|C2|C2|Equal0~0\, C1|C2|C2|Equal0~0, CPU, 1
instance = comp, \C1|C2|Mux7~4\, C1|C2|Mux7~4, CPU, 1
instance = comp, \C1|C2|C2|Mux8~1\, C1|C2|C2|Mux8~1, CPU, 1
instance = comp, \C1|C2|C2|TempResult~9\, C1|C2|C2|TempResult~9, CPU, 1
instance = comp, \C1|C2|C2|Mux8~6\, C1|C2|C2|Mux8~6, CPU, 1
instance = comp, \C1|C2|C2|Mux8~7\, C1|C2|C2|Mux8~7, CPU, 1
instance = comp, \C1|C2|C2|Mux8~8\, C1|C2|C2|Mux8~8, CPU, 1
instance = comp, \C1|C2|C2|Mux4~0\, C1|C2|C2|Mux4~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~5\, C1|C2|C2|TempResult~5, CPU, 1
instance = comp, \C1|C2|C2|Add0~51\, C1|C2|C2|Add0~51, CPU, 1
instance = comp, \C1|C2|C2|Add0~31\, C1|C2|C2|Add0~31, CPU, 1
instance = comp, \C1|C2|C2|Add0~50\, C1|C2|C2|Add0~50, CPU, 1
instance = comp, \C1|C2|C2|Add0~28\, C1|C2|C2|Add0~28, CPU, 1
instance = comp, \C1|C2|C2|Add0~29\, C1|C2|C2|Add0~29, CPU, 1
instance = comp, \C1|C2|C2|Add0~32\, C1|C2|C2|Add0~32, CPU, 1
instance = comp, \C1|C2|C2|Mux4~1\, C1|C2|C2|Mux4~1, CPU, 1
instance = comp, \C1|C2|C2|Mux4~2\, C1|C2|C2|Mux4~2, CPU, 1
instance = comp, \C1|C2|C2|Mux4~3\, C1|C2|C2|Mux4~3, CPU, 1
instance = comp, \C1|C2|C2|Mux3~0\, C1|C2|C2|Mux3~0, CPU, 1
instance = comp, \C1|C2|CR|A_reg[5]\, C1|C2|CR|A_reg[5], CPU, 1
instance = comp, \C1|C2|Mux2~0\, C1|C2|Mux2~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~6\, C1|C2|C2|TempResult~6, CPU, 1
instance = comp, \C1|C2|C2|Add0~52\, C1|C2|C2|Add0~52, CPU, 1
instance = comp, \C1|C2|C2|Add0~34\, C1|C2|C2|Add0~34, CPU, 1
instance = comp, \C1|C2|C2|Add0~35\, C1|C2|C2|Add0~35, CPU, 1
instance = comp, \C1|C2|C2|Mux3~1\, C1|C2|C2|Mux3~1, CPU, 1
instance = comp, \C1|C2|C2|Mux3~2\, C1|C2|C2|Mux3~2, CPU, 1
instance = comp, \C1|C2|C2|Mux3~3\, C1|C2|C2|Mux3~3, CPU, 1
instance = comp, \C1|C2|C2|Mux1~0\, C1|C2|C2|Mux1~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~8\, C1|C2|C2|TempResult~8, CPU, 1
instance = comp, \C1|C2|C2|Add0~22\, C1|C2|C2|Add0~22, CPU, 1
instance = comp, \C1|C2|C2|Add0~42\, C1|C2|C2|Add0~42, CPU, 1
instance = comp, \C1|C2|C2|Add0~43\, C1|C2|C2|Add0~43, CPU, 1
instance = comp, \C1|C2|C2|Add0~40\, C1|C2|C2|Add0~40, CPU, 1
instance = comp, \C1|C2|C2|Add0~41\, C1|C2|C2|Add0~41, CPU, 1
instance = comp, \C1|C2|CR|B_reg[6]\, C1|C2|CR|B_reg[6], CPU, 1
instance = comp, \C1|C2|C2|Add0~37\, C1|C2|C2|Add0~37, CPU, 1
instance = comp, \C1|C2|CR|A_reg[6]\, C1|C2|CR|A_reg[6], CPU, 1
instance = comp, \C1|C2|Mux1~0\, C1|C2|Mux1~0, CPU, 1
instance = comp, \C1|C2|Mux1~1\, C1|C2|Mux1~1, CPU, 1
instance = comp, \C1|C2|C2|Add0~53\, C1|C2|C2|Add0~53, CPU, 1
instance = comp, \C1|C2|C2|Add0~38\, C1|C2|C2|Add0~38, CPU, 1
instance = comp, \C1|C2|C2|Add0~44\, C1|C2|C2|Add0~44, CPU, 1
instance = comp, \C1|C2|C2|Mux1~1\, C1|C2|C2|Mux1~1, CPU, 1
instance = comp, \C1|C2|C2|Mux1~2\, C1|C2|C2|Mux1~2, CPU, 1
instance = comp, \C1|C2|C2|Mux1~3\, C1|C2|C2|Mux1~3, CPU, 1
instance = comp, \C1|C2|C2|Mux2~0\, C1|C2|C2|Mux2~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~7\, C1|C2|C2|TempResult~7, CPU, 1
instance = comp, \C1|C2|C2|Mux2~1\, C1|C2|C2|Mux2~1, CPU, 1
instance = comp, \C1|C2|C2|Mux2~2\, C1|C2|C2|Mux2~2, CPU, 1
instance = comp, \C1|C2|C2|Mux2~3\, C1|C2|C2|Mux2~3, CPU, 1
instance = comp, \C1|C2|C2|Equal0~1\, C1|C2|C2|Equal0~1, CPU, 1
instance = comp, \C1|C2|C2|Mux5~0\, C1|C2|C2|Mux5~0, CPU, 1
instance = comp, \C1|C2|C2|TempResult~4\, C1|C2|C2|TempResult~4, CPU, 1
instance = comp, \C1|C2|C2|Mux5~1\, C1|C2|C2|Mux5~1, CPU, 1
instance = comp, \C1|C2|C2|Mux5~2\, C1|C2|C2|Mux5~2, CPU, 1
instance = comp, \C1|C2|C2|Mux5~3\, C1|C2|C2|Mux5~3, CPU, 1
instance = comp, \C1|C2|C2|Equal0~2\, C1|C2|C2|Equal0~2, CPU, 1
instance = comp, \C1|C1|CCR_Load\, C1|C1|CCR_Load, CPU, 1
instance = comp, \C1|C2|CR|CCR_reg[0]\, C1|C2|CR|CCR_reg[0], CPU, 1
instance = comp, \C1|C1|P2~10\, C1|C1|P2~10, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_C~0\, C1|C1|FUT.JCC1_C~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_C\, C1|C1|EDO.JCC1_C, CPU, 1
instance = comp, \C1|C1|P2~9\, C1|C1|P2~9, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_NC~0\, C1|C1|FUT.JCC1_NC~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_NC\, C1|C1|EDO.JCC1_NC, CPU, 1
instance = comp, \C1|C2|CR|CCR_reg[3]\, C1|C2|CR|CCR_reg[3], CPU, 1
instance = comp, \C1|C1|Equal13~0\, C1|C1|Equal13~0, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_NN~0\, C1|C1|FUT.JCC1_NN~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_NN\, C1|C1|EDO.JCC1_NN, CPU, 1
instance = comp, \C1|C2|C2|Mux0~0\, C1|C2|C2|Mux0~0, CPU, 1
instance = comp, \C1|C2|C2|Add0~46\, C1|C2|C2|Add0~46, CPU, 1
instance = comp, \C1|C2|C2|Mux0~1\, C1|C2|C2|Mux0~1, CPU, 1
instance = comp, \C1|C2|CR|CCR_reg[1]\, C1|C2|CR|CCR_reg[1], CPU, 1
instance = comp, \C1|C1|Equal9~2\, C1|C1|Equal9~2, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_V~0\, C1|C1|FUT.JCC1_V~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_V\, C1|C1|EDO.JCC1_V, CPU, 1
instance = comp, \C1|C1|P2~7\, C1|C1|P2~7, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_N~0\, C1|C1|FUT.JCC1_N~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_N\, C1|C1|EDO.JCC1_N, CPU, 1
instance = comp, \C1|C1|P2~8\, C1|C1|P2~8, CPU, 1
instance = comp, \C1|C1|FUT.JCC1_NV~0\, C1|C1|FUT.JCC1_NV~0, CPU, 1
instance = comp, \C1|C1|EDO.JCC1_NV\, C1|C1|EDO.JCC1_NV, CPU, 1
instance = comp, \C1|C1|WideOr3~0\, C1|C1|WideOr3~0, CPU, 1
instance = comp, \C1|C1|WideOr3~1\, C1|C1|WideOr3~1, CPU, 1
instance = comp, \C1|C1|EDO.JCC2\, C1|C1|EDO.JCC2, CPU, 1
instance = comp, \C1|C1|EDO.JCC3\, C1|C1|EDO.JCC3, CPU, 1
instance = comp, \C1|C1|Equal6~4\, C1|C1|Equal6~4, CPU, 1
instance = comp, \C1|C1|FUT.JMP1~4\, C1|C1|FUT.JMP1~4, CPU, 1
instance = comp, \C1|C1|EDO.JMP1\, C1|C1|EDO.JMP1, CPU, 1
instance = comp, \C1|C1|EDO.JMP2\, C1|C1|EDO.JMP2, CPU, 1
instance = comp, \C1|C1|EDO.JMP3\, C1|C1|EDO.JMP3, CPU, 1
instance = comp, \C1|C1|PC_Load~0\, C1|C1|PC_Load~0, CPU, 1
instance = comp, \C1|C1|PC_Load\, C1|C1|PC_Load, CPU, 1
instance = comp, \C1|C2|C1|cuenta[0]~10\, C1|C2|C1|cuenta[0]~10, CPU, 1
instance = comp, \C1|C2|C1|cuenta[5]\, C1|C2|C1|cuenta[5], CPU, 1
instance = comp, \C1|C2|C1|cuenta[6]~21\, C1|C2|C1|cuenta[6]~21, CPU, 1
instance = comp, \C1|C2|C1|cuenta[6]\, C1|C2|C1|cuenta[6], CPU, 1
instance = comp, \C1|C2|C1|cuenta[7]~23\, C1|C2|C1|cuenta[7]~23, CPU, 1
instance = comp, \C1|C2|C1|cuenta[7]\, C1|C2|C1|cuenta[7], CPU, 1
instance = comp, \C1|C2|Mux0~0\, C1|C2|Mux0~0, CPU, 1
instance = comp, \C1|C2|Mux0~1\, C1|C2|Mux0~1, CPU, 1
instance = comp, \C1|C1|EDO.STOREA3\, C1|C1|EDO.STOREA3, CPU, 1
instance = comp, \C1|C1|WideOr6~0\, C1|C1|WideOr6~0, CPU, 1
instance = comp, \C1|C1|WideOr6~1\, C1|C1|WideOr6~1, CPU, 1
instance = comp, \C1|C1|WideOr6~2\, C1|C1|WideOr6~2, CPU, 1
instance = comp, \C1|C1|MAR_Load\, C1|C1|MAR_Load, CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[7]\, C1|C2|CR|MAR_reg[7], CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[5]\, C1|C2|CR|MAR_reg[5], CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[6]\, C1|C2|CR|MAR_reg[6], CPU, 1
instance = comp, \C1|C2|Mux14~3\, C1|C2|Mux14~3, CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[4]\, C1|C2|CR|MAR_reg[4], CPU, 1
instance = comp, \C1|C2|Mux14~17\, C1|C2|Mux14~17, CPU, 1
instance = comp, \C2|datamm|RAM~16feeder\, C2|datamm|RAM~16feeder, CPU, 1
instance = comp, \C2|datamm|RAM~16\, C2|datamm|RAM~16, CPU, 1
instance = comp, \C1|C1|wr~1\, C1|C1|wr~1, CPU, 1
instance = comp, \C1|C1|FUT.STOREA4~0\, C1|C1|FUT.STOREA4~0, CPU, 1
instance = comp, \C1|C1|EDO.STOREA4\, C1|C1|EDO.STOREA4, CPU, 1
instance = comp, \C1|C1|wr~0\, C1|C1|wr~0, CPU, 1
instance = comp, \C1|C1|wr\, C1|C1|wr, CPU, 1
instance = comp, \C2|datamm|RAM~46\, C2|datamm|RAM~46, CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[1]\, C1|C2|CR|MAR_reg[1], CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[3]~feeder\, C1|C2|CR|MAR_reg[3]~feeder, CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[3]\, C1|C2|CR|MAR_reg[3], CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[2]\, C1|C2|CR|MAR_reg[2], CPU, 1
instance = comp, \C1|C2|CR|MAR_reg[0]\, C1|C2|CR|MAR_reg[0], CPU, 1
instance = comp, \C2|datamm|RAM~47\, C2|datamm|RAM~47, CPU, 1
instance = comp, \C2|datamm|RAM~48\, C2|datamm|RAM~48, CPU, 1
instance = comp, \C2|datamm|RAM~24\, C2|datamm|RAM~24, CPU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0|auto_generated|ram_block1a0\, C2|datamm|RAM_rtl_0|auto_generated|ram_block1a0, CPU, 1
instance = comp, \C2|datamm|RAM~44\, C2|datamm|RAM~44, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[7]\, C2|datamm|RAM_rtl_0_bypass[7], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[6]\, C2|datamm|RAM_rtl_0_bypass[6], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[5]\, C2|datamm|RAM_rtl_0_bypass[5], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[8]\, C2|datamm|RAM_rtl_0_bypass[8], CPU, 1
instance = comp, \C2|datamm|RAM~27\, C2|datamm|RAM~27, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[14]\, C2|datamm|RAM_rtl_0_bypass[14], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[13]\, C2|datamm|RAM_rtl_0_bypass[13], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[0]~feeder\, C2|datamm|RAM_rtl_0_bypass[0]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[0]\, C2|datamm|RAM_rtl_0_bypass[0], CPU, 1
instance = comp, \C2|datamm|RAM~29\, C2|datamm|RAM~29, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[11]~feeder\, C2|datamm|RAM_rtl_0_bypass[11]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[11]\, C2|datamm|RAM_rtl_0_bypass[11], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[10]\, C2|datamm|RAM_rtl_0_bypass[10], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[9]\, C2|datamm|RAM_rtl_0_bypass[9], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[12]\, C2|datamm|RAM_rtl_0_bypass[12], CPU, 1
instance = comp, \C2|datamm|RAM~28\, C2|datamm|RAM~28, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[4]\, C2|datamm|RAM_rtl_0_bypass[4], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[3]~feeder\, C2|datamm|RAM_rtl_0_bypass[3]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[3]\, C2|datamm|RAM_rtl_0_bypass[3], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[1]\, C2|datamm|RAM_rtl_0_bypass[1], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[2]\, C2|datamm|RAM_rtl_0_bypass[2], CPU, 1
instance = comp, \C2|datamm|RAM~26\, C2|datamm|RAM~26, CPU, 1
instance = comp, \C2|datamm|RAM~30\, C2|datamm|RAM~30, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[30]~feeder\, C2|datamm|RAM_rtl_0_bypass[30]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[30]\, C2|datamm|RAM_rtl_0_bypass[30], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[29]~feeder\, C2|datamm|RAM_rtl_0_bypass[29]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[29]\, C2|datamm|RAM_rtl_0_bypass[29], CPU, 1
instance = comp, \C2|datamm|RAM~45\, C2|datamm|RAM~45, CPU, 1
instance = comp, \C2|datamm|data_out[7]\, C2|datamm|data_out[7], CPU, 1
instance = comp, \port_in_05[7]~input\, port_in_05[7]~input, CPU, 1
instance = comp, \port_in_07[7]~input\, port_in_07[7]~input, CPU, 1
instance = comp, \port_in_03[7]~input\, port_in_03[7]~input, CPU, 1
instance = comp, \port_in_01[7]~input\, port_in_01[7]~input, CPU, 1
instance = comp, \C1|C2|Mux8~0\, C1|C2|Mux8~0, CPU, 1
instance = comp, \C1|C2|Mux8~1\, C1|C2|Mux8~1, CPU, 1
instance = comp, \port_in_15[7]~input\, port_in_15[7]~input, CPU, 1
instance = comp, \port_in_13[7]~input\, port_in_13[7]~input, CPU, 1
instance = comp, \port_in_09[7]~input\, port_in_09[7]~input, CPU, 1
instance = comp, \port_in_11[7]~input\, port_in_11[7]~input, CPU, 1
instance = comp, \C1|C2|Mux8~7\, C1|C2|Mux8~7, CPU, 1
instance = comp, \C1|C2|Mux8~8\, C1|C2|Mux8~8, CPU, 1
instance = comp, \port_in_10[7]~input\, port_in_10[7]~input, CPU, 1
instance = comp, \port_in_14[7]~input\, port_in_14[7]~input, CPU, 1
instance = comp, \port_in_08[7]~input\, port_in_08[7]~input, CPU, 1
instance = comp, \port_in_12[7]~input\, port_in_12[7]~input, CPU, 1
instance = comp, \C1|C2|Mux8~2\, C1|C2|Mux8~2, CPU, 1
instance = comp, \C1|C2|Mux8~3\, C1|C2|Mux8~3, CPU, 1
instance = comp, \port_in_02[7]~input\, port_in_02[7]~input, CPU, 1
instance = comp, \port_in_06[7]~input\, port_in_06[7]~input, CPU, 1
instance = comp, \port_in_04[7]~input\, port_in_04[7]~input, CPU, 1
instance = comp, \port_in_00[7]~input\, port_in_00[7]~input, CPU, 1
instance = comp, \C1|C2|Mux8~4\, C1|C2|Mux8~4, CPU, 1
instance = comp, \C1|C2|Mux8~5\, C1|C2|Mux8~5, CPU, 1
instance = comp, \C1|C2|Mux8~6\, C1|C2|Mux8~6, CPU, 1
instance = comp, \C1|C2|Mux8~9\, C1|C2|Mux8~9, CPU, 1
instance = comp, \C1|C2|Mux14~2\, C1|C2|Mux14~2, CPU, 1
instance = comp, \C1|C2|Mux8~10\, C1|C2|Mux8~10, CPU, 1
instance = comp, \C2|progmem|ROM_rtl_0|auto_generated|ram_block1a0\, C2|progmem|ROM_rtl_0|auto_generated|ram_block1a0, CPU, 1
instance = comp, \C1|C2|Mux8~11\, C1|C2|Mux8~11, CPU, 1
instance = comp, \C1|C2|Mux8~12\, C1|C2|Mux8~12, CPU, 1
instance = comp, \C1|C2|Mux8~13\, C1|C2|Mux8~13, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[7]\, C1|C2|CR|IR_reg[7], CPU, 1
instance = comp, \C1|C1|Equal6~0\, C1|C1|Equal6~0, CPU, 1
instance = comp, \C1|C1|Equal6~1\, C1|C1|Equal6~1, CPU, 1
instance = comp, \C1|C1|Equal6~2\, C1|C1|Equal6~2, CPU, 1
instance = comp, \C1|C1|FUT.JCC4~0\, C1|C1|FUT.JCC4~0, CPU, 1
instance = comp, \C1|C1|FUT.JCC4~1\, C1|C1|FUT.JCC4~1, CPU, 1
instance = comp, \C1|C1|FUT.JCC4~2\, C1|C1|FUT.JCC4~2, CPU, 1
instance = comp, \C1|C1|FUT.JCC4~3\, C1|C1|FUT.JCC4~3, CPU, 1
instance = comp, \C1|C1|FUT.JCC4~4\, C1|C1|FUT.JCC4~4, CPU, 1
instance = comp, \C1|C1|EDO.JCC4\, C1|C1|EDO.JCC4, CPU, 1
instance = comp, \C1|C1|WideOr9\, C1|C1|WideOr9, CPU, 1
instance = comp, \C1|C1|PC_Inc\, C1|C1|PC_Inc, CPU, 1
instance = comp, \C1|C2|C1|prev_increment\, C1|C2|C1|prev_increment, CPU, 1
instance = comp, \C1|C2|C1|process_0~0\, C1|C2|C1|process_0~0, CPU, 1
instance = comp, \C1|C2|C1|cuenta[0]\, C1|C2|C1|cuenta[0], CPU, 1
instance = comp, \C1|C2|C1|cuenta[1]~11\, C1|C2|C1|cuenta[1]~11, CPU, 1
instance = comp, \C1|C2|C1|cuenta[1]\, C1|C2|C1|cuenta[1], CPU, 1
instance = comp, \C1|C2|C1|cuenta[2]~13\, C1|C2|C1|cuenta[2]~13, CPU, 1
instance = comp, \C1|C2|C1|cuenta[2]\, C1|C2|C1|cuenta[2], CPU, 1
instance = comp, \C1|C2|C1|cuenta[3]~15\, C1|C2|C1|cuenta[3]~15, CPU, 1
instance = comp, \C1|C2|C1|cuenta[3]\, C1|C2|C1|cuenta[3], CPU, 1
instance = comp, \C1|C2|C1|cuenta[4]\, C1|C2|C1|cuenta[4], CPU, 1
instance = comp, \C1|C2|Mux3~0\, C1|C2|Mux3~0, CPU, 1
instance = comp, \C1|C2|Mux3~1\, C1|C2|Mux3~1, CPU, 1
instance = comp, \port_in_13[4]~input\, port_in_13[4]~input, CPU, 1
instance = comp, \port_in_12[4]~input\, port_in_12[4]~input, CPU, 1
instance = comp, \port_in_05[4]~input\, port_in_05[4]~input, CPU, 1
instance = comp, \port_in_04[4]~input\, port_in_04[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~0\, C1|C2|Mux11~0, CPU, 1
instance = comp, \C1|C2|Mux11~1\, C1|C2|Mux11~1, CPU, 1
instance = comp, \port_in_14[4]~input\, port_in_14[4]~input, CPU, 1
instance = comp, \port_in_07[4]~input\, port_in_07[4]~input, CPU, 1
instance = comp, \port_in_06[4]~input\, port_in_06[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~7\, C1|C2|Mux11~7, CPU, 1
instance = comp, \port_in_15[4]~input\, port_in_15[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~8\, C1|C2|Mux11~8, CPU, 1
instance = comp, \port_in_10[4]~input\, port_in_10[4]~input, CPU, 1
instance = comp, \port_in_03[4]~input\, port_in_03[4]~input, CPU, 1
instance = comp, \port_in_02[4]~input\, port_in_02[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~2\, C1|C2|Mux11~2, CPU, 1
instance = comp, \port_in_11[4]~input\, port_in_11[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~3\, C1|C2|Mux11~3, CPU, 1
instance = comp, \port_in_08[4]~input\, port_in_08[4]~input, CPU, 1
instance = comp, \port_in_09[4]~input\, port_in_09[4]~input, CPU, 1
instance = comp, \port_in_01[4]~input\, port_in_01[4]~input, CPU, 1
instance = comp, \port_in_00[4]~input\, port_in_00[4]~input, CPU, 1
instance = comp, \C1|C2|Mux11~4\, C1|C2|Mux11~4, CPU, 1
instance = comp, \C1|C2|Mux11~5\, C1|C2|Mux11~5, CPU, 1
instance = comp, \C1|C2|Mux11~6\, C1|C2|Mux11~6, CPU, 1
instance = comp, \C1|C2|Mux11~9\, C1|C2|Mux11~9, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[24]~feeder\, C2|datamm|RAM_rtl_0_bypass[24]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[24]\, C2|datamm|RAM_rtl_0_bypass[24], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[23]~feeder\, C2|datamm|RAM_rtl_0_bypass[23]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[23]\, C2|datamm|RAM_rtl_0_bypass[23], CPU, 1
instance = comp, \C2|datamm|RAM~21\, C2|datamm|RAM~21, CPU, 1
instance = comp, \C2|datamm|RAM~38\, C2|datamm|RAM~38, CPU, 1
instance = comp, \C2|datamm|RAM~39\, C2|datamm|RAM~39, CPU, 1
instance = comp, \C2|datamm|data_out[4]\, C2|datamm|data_out[4], CPU, 1
instance = comp, \C1|C2|Mux11~10\, C1|C2|Mux11~10, CPU, 1
instance = comp, \C1|C2|Mux11~11\, C1|C2|Mux11~11, CPU, 1
instance = comp, \C1|C2|Mux11~12\, C1|C2|Mux11~12, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[4]\, C1|C2|CR|IR_reg[4], CPU, 1
instance = comp, \C1|C1|P2~2\, C1|C1|P2~2, CPU, 1
instance = comp, \C1|C1|P2~3\, C1|C1|P2~3, CPU, 1
instance = comp, \C1|C1|FUT.Load_inmA3~0\, C1|C1|FUT.Load_inmA3~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_inmA3\, C1|C1|EDO.Load_inmA3, CPU, 1
instance = comp, \C1|C1|WideOr11\, C1|C1|WideOr11, CPU, 1
instance = comp, \C1|C1|A_Load\, C1|C1|A_Load, CPU, 1
instance = comp, \C1|C2|CR|A_reg[3]\, C1|C2|CR|A_reg[3], CPU, 1
instance = comp, \C1|C2|Mux4~0\, C1|C2|Mux4~0, CPU, 1
instance = comp, \C1|C2|Mux4~1\, C1|C2|Mux4~1, CPU, 1
instance = comp, \port_in_15[3]~input\, port_in_15[3]~input, CPU, 1
instance = comp, \port_in_13[3]~input\, port_in_13[3]~input, CPU, 1
instance = comp, \port_in_11[3]~input\, port_in_11[3]~input, CPU, 1
instance = comp, \port_in_09[3]~input\, port_in_09[3]~input, CPU, 1
instance = comp, \C1|C2|Mux12~7\, C1|C2|Mux12~7, CPU, 1
instance = comp, \C1|C2|Mux12~8\, C1|C2|Mux12~8, CPU, 1
instance = comp, \port_in_06[3]~input\, port_in_06[3]~input, CPU, 1
instance = comp, \port_in_02[3]~input\, port_in_02[3]~input, CPU, 1
instance = comp, \port_in_04[3]~input\, port_in_04[3]~input, CPU, 1
instance = comp, \port_in_00[3]~input\, port_in_00[3]~input, CPU, 1
instance = comp, \C1|C2|Mux12~4\, C1|C2|Mux12~4, CPU, 1
instance = comp, \C1|C2|Mux12~5\, C1|C2|Mux12~5, CPU, 1
instance = comp, \port_in_03[3]~input\, port_in_03[3]~input, CPU, 1
instance = comp, \port_in_07[3]~input\, port_in_07[3]~input, CPU, 1
instance = comp, \port_in_01[3]~input\, port_in_01[3]~input, CPU, 1
instance = comp, \port_in_05[3]~input\, port_in_05[3]~input, CPU, 1
instance = comp, \C1|C2|Mux12~2\, C1|C2|Mux12~2, CPU, 1
instance = comp, \C1|C2|Mux12~3\, C1|C2|Mux12~3, CPU, 1
instance = comp, \C1|C2|Mux12~6\, C1|C2|Mux12~6, CPU, 1
instance = comp, \port_in_14[3]~input\, port_in_14[3]~input, CPU, 1
instance = comp, \port_in_10[3]~input\, port_in_10[3]~input, CPU, 1
instance = comp, \port_in_12[3]~input\, port_in_12[3]~input, CPU, 1
instance = comp, \port_in_08[3]~input\, port_in_08[3]~input, CPU, 1
instance = comp, \C1|C2|Mux12~0\, C1|C2|Mux12~0, CPU, 1
instance = comp, \C1|C2|Mux12~1\, C1|C2|Mux12~1, CPU, 1
instance = comp, \C1|C2|Mux12~9\, C1|C2|Mux12~9, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[22]~feeder\, C2|datamm|RAM_rtl_0_bypass[22]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[22]\, C2|datamm|RAM_rtl_0_bypass[22], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[21]\, C2|datamm|RAM_rtl_0_bypass[21], CPU, 1
instance = comp, \C2|datamm|RAM~20feeder\, C2|datamm|RAM~20feeder, CPU, 1
instance = comp, \C2|datamm|RAM~20\, C2|datamm|RAM~20, CPU, 1
instance = comp, \C2|datamm|RAM~36\, C2|datamm|RAM~36, CPU, 1
instance = comp, \C2|datamm|RAM~37\, C2|datamm|RAM~37, CPU, 1
instance = comp, \C2|datamm|data_out[3]\, C2|datamm|data_out[3], CPU, 1
instance = comp, \C1|C2|Mux12~10\, C1|C2|Mux12~10, CPU, 1
instance = comp, \C1|C2|Mux12~11\, C1|C2|Mux12~11, CPU, 1
instance = comp, \C1|C2|Mux12~12\, C1|C2|Mux12~12, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[3]\, C1|C2|CR|IR_reg[3], CPU, 1
instance = comp, \C1|C1|P2~4\, C1|C1|P2~4, CPU, 1
instance = comp, \C1|C1|FUT.STOREB~0\, C1|C1|FUT.STOREB~0, CPU, 1
instance = comp, \C1|C1|EDO.STOREB\, C1|C1|EDO.STOREB, CPU, 1
instance = comp, \C1|C1|WideOr23~1\, C1|C1|WideOr23~1, CPU, 1
instance = comp, \C1|C1|WideOr23~0\, C1|C1|WideOr23~0, CPU, 1
instance = comp, \C1|C1|WideOr23~2\, C1|C1|WideOr23~2, CPU, 1
instance = comp, \C1|C1|Bus1_Sel[0]\, C1|C1|Bus1_Sel[0], CPU, 1
instance = comp, \C1|C2|CR|A_reg[2]\, C1|C2|CR|A_reg[2], CPU, 1
instance = comp, \C1|C2|Mux5~0\, C1|C2|Mux5~0, CPU, 1
instance = comp, \C1|C2|Mux5~1\, C1|C2|Mux5~1, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[19]~0\, C2|datamm|RAM_rtl_0_bypass[19]~0, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[19]\, C2|datamm|RAM_rtl_0_bypass[19], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[20]~feeder\, C2|datamm|RAM_rtl_0_bypass[20]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[20]\, C2|datamm|RAM_rtl_0_bypass[20], CPU, 1
instance = comp, \C2|datamm|RAM~49\, C2|datamm|RAM~49, CPU, 1
instance = comp, \C2|datamm|RAM~19\, C2|datamm|RAM~19, CPU, 1
instance = comp, \C2|datamm|RAM~34\, C2|datamm|RAM~34, CPU, 1
instance = comp, \C2|datamm|RAM~35\, C2|datamm|RAM~35, CPU, 1
instance = comp, \C2|datamm|data_out[2]\, C2|datamm|data_out[2], CPU, 1
instance = comp, \port_in_15[2]~input\, port_in_15[2]~input, CPU, 1
instance = comp, \port_in_11[2]~input\, port_in_11[2]~input, CPU, 1
instance = comp, \port_in_14[2]~input\, port_in_14[2]~input, CPU, 1
instance = comp, \port_in_10[2]~input\, port_in_10[2]~input, CPU, 1
instance = comp, \C1|C2|Mux13~7\, C1|C2|Mux13~7, CPU, 1
instance = comp, \C1|C2|Mux13~8\, C1|C2|Mux13~8, CPU, 1
instance = comp, \port_in_13[2]~input\, port_in_13[2]~input, CPU, 1
instance = comp, \port_in_12[2]~input\, port_in_12[2]~input, CPU, 1
instance = comp, \port_in_08[2]~input\, port_in_08[2]~input, CPU, 1
instance = comp, \port_in_09[2]~input\, port_in_09[2]~input, CPU, 1
instance = comp, \C1|C2|Mux13~0\, C1|C2|Mux13~0, CPU, 1
instance = comp, \C1|C2|Mux13~1\, C1|C2|Mux13~1, CPU, 1
instance = comp, \port_in_04[2]~input\, port_in_04[2]~input, CPU, 1
instance = comp, \port_in_05[2]~input\, port_in_05[2]~input, CPU, 1
instance = comp, \port_in_00[2]~input\, port_in_00[2]~input, CPU, 1
instance = comp, \port_in_01[2]~input\, port_in_01[2]~input, CPU, 1
instance = comp, \C1|C2|Mux13~4\, C1|C2|Mux13~4, CPU, 1
instance = comp, \C1|C2|Mux13~5\, C1|C2|Mux13~5, CPU, 1
instance = comp, \port_in_07[2]~input\, port_in_07[2]~input, CPU, 1
instance = comp, \port_in_03[2]~input\, port_in_03[2]~input, CPU, 1
instance = comp, \port_in_02[2]~input\, port_in_02[2]~input, CPU, 1
instance = comp, \port_in_06[2]~input\, port_in_06[2]~input, CPU, 1
instance = comp, \C1|C2|Mux13~2\, C1|C2|Mux13~2, CPU, 1
instance = comp, \C1|C2|Mux13~3\, C1|C2|Mux13~3, CPU, 1
instance = comp, \C1|C2|Mux13~6\, C1|C2|Mux13~6, CPU, 1
instance = comp, \C1|C2|Mux13~9\, C1|C2|Mux13~9, CPU, 1
instance = comp, \C1|C2|C2|Mux6~3\, C1|C2|C2|Mux6~3, CPU, 1
instance = comp, \C1|C2|Mux13~10\, C1|C2|Mux13~10, CPU, 1
instance = comp, \C1|C2|Mux13~11\, C1|C2|Mux13~11, CPU, 1
instance = comp, \C1|C2|Mux13~12\, C1|C2|Mux13~12, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[2]~feeder\, C1|C2|CR|IR_reg[2]~feeder, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[2]\, C1|C2|CR|IR_reg[2], CPU, 1
instance = comp, \C1|C1|Equal11~0\, C1|C1|Equal11~0, CPU, 1
instance = comp, \C1|C1|FUT.INC_A~0\, C1|C1|FUT.INC_A~0, CPU, 1
instance = comp, \C1|C1|EDO.INC_A\, C1|C1|EDO.INC_A, CPU, 1
instance = comp, \C1|C1|FUT.SUB_AB~0\, C1|C1|FUT.SUB_AB~0, CPU, 1
instance = comp, \C1|C1|EDO.SUB_AB\, C1|C1|EDO.SUB_AB, CPU, 1
instance = comp, \C1|C1|WideOr34~0\, C1|C1|WideOr34~0, CPU, 1
instance = comp, \C1|C1|WideOr1~4\, C1|C1|WideOr1~4, CPU, 1
instance = comp, \C1|C1|WideOr1\, C1|C1|WideOr1, CPU, 1
instance = comp, \C1|C1|EDO.IDLE\, C1|C1|EDO.IDLE, CPU, 1
instance = comp, \C1|C1|EDO.Fetch1~0\, C1|C1|EDO.Fetch1~0, CPU, 1
instance = comp, \C1|C1|EDO.Fetch1\, C1|C1|EDO.Fetch1, CPU, 1
instance = comp, \C1|C1|EDO.Fetch2\, C1|C1|EDO.Fetch2, CPU, 1
instance = comp, \C1|C1|IR_Load\, C1|C1|IR_Load, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[0]\, C1|C2|CR|IR_reg[0], CPU, 1
instance = comp, \C1|C1|Equal7~0\, C1|C1|Equal7~0, CPU, 1
instance = comp, \C1|C1|Equal7~1\, C1|C1|Equal7~1, CPU, 1
instance = comp, \C1|C1|FUT.DEC_B~2\, C1|C1|FUT.DEC_B~2, CPU, 1
instance = comp, \C1|C1|EDO.DEC_B\, C1|C1|EDO.DEC_B, CPU, 1
instance = comp, \C1|C1|WideOr13~5\, C1|C1|WideOr13~5, CPU, 1
instance = comp, \C1|C1|WideOr21~0\, C1|C1|WideOr21~0, CPU, 1
instance = comp, \C1|C1|WideOr17~0\, C1|C1|WideOr17~0, CPU, 1
instance = comp, \C1|C1|WideOr17~1\, C1|C1|WideOr17~1, CPU, 1
instance = comp, \C1|C1|WideOr21\, C1|C1|WideOr21, CPU, 1
instance = comp, \C1|C1|Bus1_Sel[1]\, C1|C1|Bus1_Sel[1], CPU, 1
instance = comp, \C1|C2|Mux2~1\, C1|C2|Mux2~1, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[26]~feeder\, C2|datamm|RAM_rtl_0_bypass[26]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[26]\, C2|datamm|RAM_rtl_0_bypass[26], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[25]~feeder\, C2|datamm|RAM_rtl_0_bypass[25]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[25]\, C2|datamm|RAM_rtl_0_bypass[25], CPU, 1
instance = comp, \C2|datamm|RAM~22feeder\, C2|datamm|RAM~22feeder, CPU, 1
instance = comp, \C2|datamm|RAM~22\, C2|datamm|RAM~22, CPU, 1
instance = comp, \C2|datamm|RAM~40\, C2|datamm|RAM~40, CPU, 1
instance = comp, \C2|datamm|RAM~41\, C2|datamm|RAM~41, CPU, 1
instance = comp, \C2|datamm|data_out[5]\, C2|datamm|data_out[5], CPU, 1
instance = comp, \port_in_15[5]~input\, port_in_15[5]~input, CPU, 1
instance = comp, \port_in_11[5]~input\, port_in_11[5]~input, CPU, 1
instance = comp, \port_in_13[5]~input\, port_in_13[5]~input, CPU, 1
instance = comp, \port_in_09[5]~input\, port_in_09[5]~input, CPU, 1
instance = comp, \C1|C2|Mux10~7\, C1|C2|Mux10~7, CPU, 1
instance = comp, \C1|C2|Mux10~8\, C1|C2|Mux10~8, CPU, 1
instance = comp, \port_in_14[5]~input\, port_in_14[5]~input, CPU, 1
instance = comp, \port_in_12[5]~input\, port_in_12[5]~input, CPU, 1
instance = comp, \port_in_08[5]~input\, port_in_08[5]~input, CPU, 1
instance = comp, \port_in_10[5]~input\, port_in_10[5]~input, CPU, 1
instance = comp, \C1|C2|Mux10~0\, C1|C2|Mux10~0, CPU, 1
instance = comp, \C1|C2|Mux10~1\, C1|C2|Mux10~1, CPU, 1
instance = comp, \port_in_03[5]~input\, port_in_03[5]~input, CPU, 1
instance = comp, \port_in_07[5]~input\, port_in_07[5]~input, CPU, 1
instance = comp, \port_in_01[5]~input\, port_in_01[5]~input, CPU, 1
instance = comp, \port_in_05[5]~input\, port_in_05[5]~input, CPU, 1
instance = comp, \C1|C2|Mux10~2\, C1|C2|Mux10~2, CPU, 1
instance = comp, \C1|C2|Mux10~3\, C1|C2|Mux10~3, CPU, 1
instance = comp, \port_in_02[5]~input\, port_in_02[5]~input, CPU, 1
instance = comp, \port_in_06[5]~input\, port_in_06[5]~input, CPU, 1
instance = comp, \port_in_04[5]~input\, port_in_04[5]~input, CPU, 1
instance = comp, \port_in_00[5]~input\, port_in_00[5]~input, CPU, 1
instance = comp, \C1|C2|Mux10~4\, C1|C2|Mux10~4, CPU, 1
instance = comp, \C1|C2|Mux10~5\, C1|C2|Mux10~5, CPU, 1
instance = comp, \C1|C2|Mux10~6\, C1|C2|Mux10~6, CPU, 1
instance = comp, \C1|C2|Mux10~9\, C1|C2|Mux10~9, CPU, 1
instance = comp, \C1|C2|Mux10~10\, C1|C2|Mux10~10, CPU, 1
instance = comp, \C1|C2|Mux10~11\, C1|C2|Mux10~11, CPU, 1
instance = comp, \C1|C2|Mux10~12\, C1|C2|Mux10~12, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[5]\, C1|C2|CR|IR_reg[5], CPU, 1
instance = comp, \C1|C1|P2~11\, C1|C1|P2~11, CPU, 1
instance = comp, \C1|C1|FUT.Load_DIR_A~0\, C1|C1|FUT.Load_DIR_A~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_A\, C1|C1|EDO.Load_DIR_A, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_A2\, C1|C1|EDO.Load_DIR_A2, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_A3\, C1|C1|EDO.Load_DIR_A3, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_A4\, C1|C1|EDO.Load_DIR_A4, CPU, 1
instance = comp, \C1|C1|FUT.Load_DIR_A5~0\, C1|C1|FUT.Load_DIR_A5~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_A5\, C1|C1|EDO.Load_DIR_A5, CPU, 1
instance = comp, \C1|C1|FUT.Load_DIR_B~0\, C1|C1|FUT.Load_DIR_B~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_DIR_B\, C1|C1|EDO.Load_DIR_B, CPU, 1
instance = comp, \C1|C1|WideOr13~4\, C1|C1|WideOr13~4, CPU, 1
instance = comp, \C1|C1|WideOr19~0\, C1|C1|WideOr19~0, CPU, 1
instance = comp, \C1|C1|WideOr17\, C1|C1|WideOr17, CPU, 1
instance = comp, \C1|C1|Bus2_Sel[1]\, C1|C1|Bus2_Sel[1], CPU, 1
instance = comp, \port_in_15[6]~input\, port_in_15[6]~input, CPU, 1
instance = comp, \port_in_14[6]~input\, port_in_14[6]~input, CPU, 1
instance = comp, \port_in_06[6]~input\, port_in_06[6]~input, CPU, 1
instance = comp, \port_in_07[6]~input\, port_in_07[6]~input, CPU, 1
instance = comp, \C1|C2|Mux9~7\, C1|C2|Mux9~7, CPU, 1
instance = comp, \C1|C2|Mux9~8\, C1|C2|Mux9~8, CPU, 1
instance = comp, \port_in_12[6]~input\, port_in_12[6]~input, CPU, 1
instance = comp, \port_in_13[6]~input\, port_in_13[6]~input, CPU, 1
instance = comp, \port_in_05[6]~input\, port_in_05[6]~input, CPU, 1
instance = comp, \port_in_04[6]~input\, port_in_04[6]~input, CPU, 1
instance = comp, \C1|C2|Mux9~0\, C1|C2|Mux9~0, CPU, 1
instance = comp, \C1|C2|Mux9~1\, C1|C2|Mux9~1, CPU, 1
instance = comp, \port_in_10[6]~input\, port_in_10[6]~input, CPU, 1
instance = comp, \port_in_11[6]~input\, port_in_11[6]~input, CPU, 1
instance = comp, \port_in_03[6]~input\, port_in_03[6]~input, CPU, 1
instance = comp, \port_in_02[6]~input\, port_in_02[6]~input, CPU, 1
instance = comp, \C1|C2|Mux9~2\, C1|C2|Mux9~2, CPU, 1
instance = comp, \C1|C2|Mux9~3\, C1|C2|Mux9~3, CPU, 1
instance = comp, \port_in_08[6]~input\, port_in_08[6]~input, CPU, 1
instance = comp, \port_in_09[6]~input\, port_in_09[6]~input, CPU, 1
instance = comp, \port_in_01[6]~input\, port_in_01[6]~input, CPU, 1
instance = comp, \port_in_00[6]~input\, port_in_00[6]~input, CPU, 1
instance = comp, \C1|C2|Mux9~4\, C1|C2|Mux9~4, CPU, 1
instance = comp, \C1|C2|Mux9~5\, C1|C2|Mux9~5, CPU, 1
instance = comp, \C1|C2|Mux9~6\, C1|C2|Mux9~6, CPU, 1
instance = comp, \C1|C2|Mux9~9\, C1|C2|Mux9~9, CPU, 1
instance = comp, \C1|C2|Mux9~10\, C1|C2|Mux9~10, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[27]~1\, C2|datamm|RAM_rtl_0_bypass[27]~1, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[27]\, C2|datamm|RAM_rtl_0_bypass[27], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[28]~feeder\, C2|datamm|RAM_rtl_0_bypass[28]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[28]\, C2|datamm|RAM_rtl_0_bypass[28], CPU, 1
instance = comp, \C2|datamm|RAM~50\, C2|datamm|RAM~50, CPU, 1
instance = comp, \C2|datamm|RAM~23\, C2|datamm|RAM~23, CPU, 1
instance = comp, \C2|datamm|RAM~42\, C2|datamm|RAM~42, CPU, 1
instance = comp, \C2|datamm|RAM~43\, C2|datamm|RAM~43, CPU, 1
instance = comp, \C2|datamm|data_out[6]\, C2|datamm|data_out[6], CPU, 1
instance = comp, \C1|C2|Mux9~11\, C1|C2|Mux9~11, CPU, 1
instance = comp, \C1|C2|Mux9~12\, C1|C2|Mux9~12, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[6]\, C1|C2|CR|IR_reg[6], CPU, 1
instance = comp, \C1|C1|P2~5\, C1|C1|P2~5, CPU, 1
instance = comp, \C1|C1|P2~6\, C1|C1|P2~6, CPU, 1
instance = comp, \C1|C1|Selector10~3\, C1|C1|Selector10~3, CPU, 1
instance = comp, \C1|C1|Selector10~5\, C1|C1|Selector10~5, CPU, 1
instance = comp, \C1|C1|Selector10~4\, C1|C1|Selector10~4, CPU, 1
instance = comp, \C1|C1|EDO.Decode\, C1|C1|EDO.Decode, CPU, 1
instance = comp, \C1|C1|FUT.Load_inmA1~0\, C1|C1|FUT.Load_inmA1~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_inmA1\, C1|C1|EDO.Load_inmA1, CPU, 1
instance = comp, \C1|C1|EDO.Load_inmA2\, C1|C1|EDO.Load_inmA2, CPU, 1
instance = comp, \C1|C1|FUT.Load_inmB~0\, C1|C1|FUT.Load_inmB~0, CPU, 1
instance = comp, \C1|C1|EDO.Load_inmB\, C1|C1|EDO.Load_inmB, CPU, 1
instance = comp, \C1|C1|WideOr13\, C1|C1|WideOr13, CPU, 1
instance = comp, \C1|C1|B_Load\, C1|C1|B_Load, CPU, 1
instance = comp, \C1|C2|CR|B_reg[1]\, C1|C2|CR|B_reg[1], CPU, 1
instance = comp, \C1|C2|Mux6~1\, C1|C2|Mux6~1, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[18]~feeder\, C2|datamm|RAM_rtl_0_bypass[18]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[18]\, C2|datamm|RAM_rtl_0_bypass[18], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[17]\, C2|datamm|RAM_rtl_0_bypass[17], CPU, 1
instance = comp, \C2|datamm|RAM~18\, C2|datamm|RAM~18, CPU, 1
instance = comp, \C2|datamm|RAM~32\, C2|datamm|RAM~32, CPU, 1
instance = comp, \C2|datamm|RAM~33\, C2|datamm|RAM~33, CPU, 1
instance = comp, \C2|datamm|data_out[1]\, C2|datamm|data_out[1], CPU, 1
instance = comp, \port_in_15[1]~input\, port_in_15[1]~input, CPU, 1
instance = comp, \port_in_12[1]~input\, port_in_12[1]~input, CPU, 1
instance = comp, \port_in_14[1]~input\, port_in_14[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~11\, C1|C2|Mux14~11, CPU, 1
instance = comp, \port_in_13[1]~input\, port_in_13[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~12\, C1|C2|Mux14~12, CPU, 1
instance = comp, \port_in_01[1]~input\, port_in_01[1]~input, CPU, 1
instance = comp, \port_in_03[1]~input\, port_in_03[1]~input, CPU, 1
instance = comp, \port_in_00[1]~input\, port_in_00[1]~input, CPU, 1
instance = comp, \port_in_02[1]~input\, port_in_02[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~8\, C1|C2|Mux14~8, CPU, 1
instance = comp, \C1|C2|Mux14~9\, C1|C2|Mux14~9, CPU, 1
instance = comp, \port_in_06[1]~input\, port_in_06[1]~input, CPU, 1
instance = comp, \port_in_04[1]~input\, port_in_04[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~6\, C1|C2|Mux14~6, CPU, 1
instance = comp, \port_in_07[1]~input\, port_in_07[1]~input, CPU, 1
instance = comp, \port_in_05[1]~input\, port_in_05[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~7\, C1|C2|Mux14~7, CPU, 1
instance = comp, \C1|C2|Mux14~10\, C1|C2|Mux14~10, CPU, 1
instance = comp, \port_in_11[1]~input\, port_in_11[1]~input, CPU, 1
instance = comp, \port_in_09[1]~input\, port_in_09[1]~input, CPU, 1
instance = comp, \port_in_08[1]~input\, port_in_08[1]~input, CPU, 1
instance = comp, \port_in_10[1]~input\, port_in_10[1]~input, CPU, 1
instance = comp, \C1|C2|Mux14~4\, C1|C2|Mux14~4, CPU, 1
instance = comp, \C1|C2|Mux14~5\, C1|C2|Mux14~5, CPU, 1
instance = comp, \C1|C2|Mux14~13\, C1|C2|Mux14~13, CPU, 1
instance = comp, \C1|C2|Mux14~14\, C1|C2|Mux14~14, CPU, 1
instance = comp, \C1|C2|Mux14~15\, C1|C2|Mux14~15, CPU, 1
instance = comp, \C1|C2|Mux14~16\, C1|C2|Mux14~16, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[1]~feeder\, C1|C2|CR|IR_reg[1]~feeder, CPU, 1
instance = comp, \C1|C2|CR|IR_reg[1]\, C1|C2|CR|IR_reg[1], CPU, 1
instance = comp, \C1|C1|FUT.AND_AB~0\, C1|C1|FUT.AND_AB~0, CPU, 1
instance = comp, \C1|C1|EDO.AND_AB\, C1|C1|EDO.AND_AB, CPU, 1
instance = comp, \C1|C1|FUT.ADD_AB~0\, C1|C1|FUT.ADD_AB~0, CPU, 1
instance = comp, \C1|C1|FUT.ADD_AB~1\, C1|C1|FUT.ADD_AB~1, CPU, 1
instance = comp, \C1|C1|EDO.ADD_AB\, C1|C1|EDO.ADD_AB, CPU, 1
instance = comp, \C1|C1|WideOr1~2\, C1|C1|WideOr1~2, CPU, 1
instance = comp, \C1|C1|WideOr19~1\, C1|C1|WideOr19~1, CPU, 1
instance = comp, \C1|C1|WideOr19~2\, C1|C1|WideOr19~2, CPU, 1
instance = comp, \C1|C1|WideOr19\, C1|C1|WideOr19, CPU, 1
instance = comp, \C1|C1|Bus2_Sel[0]\, C1|C1|Bus2_Sel[0], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[16]~feeder\, C2|datamm|RAM_rtl_0_bypass[16]~feeder, CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[16]\, C2|datamm|RAM_rtl_0_bypass[16], CPU, 1
instance = comp, \C2|datamm|RAM_rtl_0_bypass[15]\, C2|datamm|RAM_rtl_0_bypass[15], CPU, 1
instance = comp, \C2|datamm|RAM~17\, C2|datamm|RAM~17, CPU, 1
instance = comp, \C2|datamm|RAM~25\, C2|datamm|RAM~25, CPU, 1
instance = comp, \C2|datamm|RAM~31\, C2|datamm|RAM~31, CPU, 1
instance = comp, \C2|datamm|data_out[0]\, C2|datamm|data_out[0], CPU, 1
instance = comp, \port_in_07[0]~input\, port_in_07[0]~input, CPU, 1
instance = comp, \port_in_05[0]~input\, port_in_05[0]~input, CPU, 1
instance = comp, \port_in_03[0]~input\, port_in_03[0]~input, CPU, 1
instance = comp, \port_in_01[0]~input\, port_in_01[0]~input, CPU, 1
instance = comp, \C1|C2|Mux15~0\, C1|C2|Mux15~0, CPU, 1
instance = comp, \C1|C2|Mux15~1\, C1|C2|Mux15~1, CPU, 1
instance = comp, \port_in_13[0]~input\, port_in_13[0]~input, CPU, 1
instance = comp, \port_in_11[0]~input\, port_in_11[0]~input, CPU, 1
instance = comp, \port_in_09[0]~input\, port_in_09[0]~input, CPU, 1
instance = comp, \C1|C2|Mux15~7\, C1|C2|Mux15~7, CPU, 1
instance = comp, \port_in_15[0]~input\, port_in_15[0]~input, CPU, 1
instance = comp, \C1|C2|Mux15~8\, C1|C2|Mux15~8, CPU, 1
instance = comp, \port_in_10[0]~input\, port_in_10[0]~input, CPU, 1
instance = comp, \port_in_14[0]~input\, port_in_14[0]~input, CPU, 1
instance = comp, \port_in_12[0]~input\, port_in_12[0]~input, CPU, 1
instance = comp, \port_in_08[0]~input\, port_in_08[0]~input, CPU, 1
instance = comp, \C1|C2|Mux15~2\, C1|C2|Mux15~2, CPU, 1
instance = comp, \C1|C2|Mux15~3\, C1|C2|Mux15~3, CPU, 1
instance = comp, \port_in_06[0]~input\, port_in_06[0]~input, CPU, 1
instance = comp, \port_in_02[0]~input\, port_in_02[0]~input, CPU, 1
instance = comp, \port_in_04[0]~input\, port_in_04[0]~input, CPU, 1
instance = comp, \port_in_00[0]~input\, port_in_00[0]~input, CPU, 1
instance = comp, \C1|C2|Mux15~4\, C1|C2|Mux15~4, CPU, 1
instance = comp, \C1|C2|Mux15~5\, C1|C2|Mux15~5, CPU, 1
instance = comp, \C1|C2|Mux15~6\, C1|C2|Mux15~6, CPU, 1
instance = comp, \C1|C2|Mux15~9\, C1|C2|Mux15~9, CPU, 1
instance = comp, \C1|C2|Mux15~10\, C1|C2|Mux15~10, CPU, 1
instance = comp, \C1|C2|Mux15~11\, C1|C2|Mux15~11, CPU, 1
instance = comp, \C1|C2|Mux15~12\, C1|C2|Mux15~12, CPU, 1
instance = comp, \C1|C2|CR|B_reg[0]\, C1|C2|CR|B_reg[0], CPU, 1
instance = comp, \C2|ports|RAM~25\, C2|ports|RAM~25, CPU, 1
instance = comp, \C2|ports|RAM[0][0]~feeder\, C2|ports|RAM[0][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~0\, C2|ports|Decoder0~0, CPU, 1
instance = comp, \C2|ports|RAM[0][6]~2\, C2|ports|RAM[0][6]~2, CPU, 1
instance = comp, \C2|ports|RAM[0][0]\, C2|ports|RAM[0][0], CPU, 1
instance = comp, \C2|ports|RAM~3\, C2|ports|RAM~3, CPU, 1
instance = comp, \C2|ports|RAM[0][1]~feeder\, C2|ports|RAM[0][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][1]\, C2|ports|RAM[0][1], CPU, 1
instance = comp, \C2|ports|RAM~4\, C2|ports|RAM~4, CPU, 1
instance = comp, \C2|ports|RAM[0][2]~feeder\, C2|ports|RAM[0][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][2]\, C2|ports|RAM[0][2], CPU, 1
instance = comp, \C2|ports|RAM~5\, C2|ports|RAM~5, CPU, 1
instance = comp, \C2|ports|RAM[0][3]~feeder\, C2|ports|RAM[0][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][3]\, C2|ports|RAM[0][3], CPU, 1
instance = comp, \C2|ports|RAM~6\, C2|ports|RAM~6, CPU, 1
instance = comp, \C2|ports|RAM[0][4]~feeder\, C2|ports|RAM[0][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][4]\, C2|ports|RAM[0][4], CPU, 1
instance = comp, \C2|ports|RAM~7\, C2|ports|RAM~7, CPU, 1
instance = comp, \C2|ports|RAM[0][5]~feeder\, C2|ports|RAM[0][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][5]\, C2|ports|RAM[0][5], CPU, 1
instance = comp, \C2|ports|RAM~8\, C2|ports|RAM~8, CPU, 1
instance = comp, \C2|ports|RAM[0][6]~feeder\, C2|ports|RAM[0][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][6]\, C2|ports|RAM[0][6], CPU, 1
instance = comp, \C2|ports|RAM~9\, C2|ports|RAM~9, CPU, 1
instance = comp, \C2|ports|RAM[0][7]~feeder\, C2|ports|RAM[0][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[0][7]\, C2|ports|RAM[0][7], CPU, 1
instance = comp, \C2|ports|Decoder0~1\, C2|ports|Decoder0~1, CPU, 1
instance = comp, \C2|ports|RAM[1][4]~10\, C2|ports|RAM[1][4]~10, CPU, 1
instance = comp, \C2|ports|RAM[1][0]\, C2|ports|RAM[1][0], CPU, 1
instance = comp, \C2|ports|RAM[1][1]~feeder\, C2|ports|RAM[1][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[1][1]\, C2|ports|RAM[1][1], CPU, 1
instance = comp, \C2|ports|RAM[1][2]~feeder\, C2|ports|RAM[1][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[1][2]\, C2|ports|RAM[1][2], CPU, 1
instance = comp, \C2|ports|RAM[1][3]~feeder\, C2|ports|RAM[1][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[1][3]\, C2|ports|RAM[1][3], CPU, 1
instance = comp, \C2|ports|RAM[1][4]~feeder\, C2|ports|RAM[1][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[1][4]\, C2|ports|RAM[1][4], CPU, 1
instance = comp, \C2|ports|RAM[1][5]~feeder\, C2|ports|RAM[1][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[1][5]\, C2|ports|RAM[1][5], CPU, 1
instance = comp, \C2|ports|RAM[1][6]\, C2|ports|RAM[1][6], CPU, 1
instance = comp, \C2|ports|RAM[1][7]\, C2|ports|RAM[1][7], CPU, 1
instance = comp, \C2|ports|RAM[2][0]~feeder\, C2|ports|RAM[2][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~2\, C2|ports|Decoder0~2, CPU, 1
instance = comp, \C2|ports|RAM[2][2]~11\, C2|ports|RAM[2][2]~11, CPU, 1
instance = comp, \C2|ports|RAM[2][0]\, C2|ports|RAM[2][0], CPU, 1
instance = comp, \C2|ports|RAM[2][1]~feeder\, C2|ports|RAM[2][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][1]\, C2|ports|RAM[2][1], CPU, 1
instance = comp, \C2|ports|RAM[2][2]~feeder\, C2|ports|RAM[2][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][2]\, C2|ports|RAM[2][2], CPU, 1
instance = comp, \C2|ports|RAM[2][3]~feeder\, C2|ports|RAM[2][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][3]\, C2|ports|RAM[2][3], CPU, 1
instance = comp, \C2|ports|RAM[2][4]~feeder\, C2|ports|RAM[2][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][4]\, C2|ports|RAM[2][4], CPU, 1
instance = comp, \C2|ports|RAM[2][5]~feeder\, C2|ports|RAM[2][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][5]\, C2|ports|RAM[2][5], CPU, 1
instance = comp, \C2|ports|RAM[2][6]~feeder\, C2|ports|RAM[2][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][6]\, C2|ports|RAM[2][6], CPU, 1
instance = comp, \C2|ports|RAM[2][7]~feeder\, C2|ports|RAM[2][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[2][7]\, C2|ports|RAM[2][7], CPU, 1
instance = comp, \C2|ports|RAM[3][0]~feeder\, C2|ports|RAM[3][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~3\, C2|ports|Decoder0~3, CPU, 1
instance = comp, \C2|ports|RAM[3][2]~12\, C2|ports|RAM[3][2]~12, CPU, 1
instance = comp, \C2|ports|RAM[3][0]\, C2|ports|RAM[3][0], CPU, 1
instance = comp, \C2|ports|RAM[3][1]~feeder\, C2|ports|RAM[3][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][1]\, C2|ports|RAM[3][1], CPU, 1
instance = comp, \C2|ports|RAM[3][2]~feeder\, C2|ports|RAM[3][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][2]\, C2|ports|RAM[3][2], CPU, 1
instance = comp, \C2|ports|RAM[3][3]~feeder\, C2|ports|RAM[3][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][3]\, C2|ports|RAM[3][3], CPU, 1
instance = comp, \C2|ports|RAM[3][4]~feeder\, C2|ports|RAM[3][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][4]\, C2|ports|RAM[3][4], CPU, 1
instance = comp, \C2|ports|RAM[3][5]~feeder\, C2|ports|RAM[3][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][5]\, C2|ports|RAM[3][5], CPU, 1
instance = comp, \C2|ports|RAM[3][6]~feeder\, C2|ports|RAM[3][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][6]\, C2|ports|RAM[3][6], CPU, 1
instance = comp, \C2|ports|RAM[3][7]~feeder\, C2|ports|RAM[3][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[3][7]\, C2|ports|RAM[3][7], CPU, 1
instance = comp, \C2|ports|RAM[4][0]~feeder\, C2|ports|RAM[4][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~4\, C2|ports|Decoder0~4, CPU, 1
instance = comp, \C2|ports|RAM[4][4]~13\, C2|ports|RAM[4][4]~13, CPU, 1
instance = comp, \C2|ports|RAM[4][0]\, C2|ports|RAM[4][0], CPU, 1
instance = comp, \C2|ports|RAM[4][1]~feeder\, C2|ports|RAM[4][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][1]\, C2|ports|RAM[4][1], CPU, 1
instance = comp, \C2|ports|RAM[4][2]~feeder\, C2|ports|RAM[4][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][2]\, C2|ports|RAM[4][2], CPU, 1
instance = comp, \C2|ports|RAM[4][3]~feeder\, C2|ports|RAM[4][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][3]\, C2|ports|RAM[4][3], CPU, 1
instance = comp, \C2|ports|RAM[4][4]~feeder\, C2|ports|RAM[4][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][4]\, C2|ports|RAM[4][4], CPU, 1
instance = comp, \C2|ports|RAM[4][5]~feeder\, C2|ports|RAM[4][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][5]\, C2|ports|RAM[4][5], CPU, 1
instance = comp, \C2|ports|RAM[4][6]~feeder\, C2|ports|RAM[4][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][6]\, C2|ports|RAM[4][6], CPU, 1
instance = comp, \C2|ports|RAM[4][7]~feeder\, C2|ports|RAM[4][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[4][7]\, C2|ports|RAM[4][7], CPU, 1
instance = comp, \C2|ports|RAM[5][0]~feeder\, C2|ports|RAM[5][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~5\, C2|ports|Decoder0~5, CPU, 1
instance = comp, \C2|ports|RAM[5][1]~14\, C2|ports|RAM[5][1]~14, CPU, 1
instance = comp, \C2|ports|RAM[5][0]\, C2|ports|RAM[5][0], CPU, 1
instance = comp, \C2|ports|RAM[5][1]~feeder\, C2|ports|RAM[5][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][1]\, C2|ports|RAM[5][1], CPU, 1
instance = comp, \C2|ports|RAM[5][2]~feeder\, C2|ports|RAM[5][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][2]\, C2|ports|RAM[5][2], CPU, 1
instance = comp, \C2|ports|RAM[5][3]~feeder\, C2|ports|RAM[5][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][3]\, C2|ports|RAM[5][3], CPU, 1
instance = comp, \C2|ports|RAM[5][4]~feeder\, C2|ports|RAM[5][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][4]\, C2|ports|RAM[5][4], CPU, 1
instance = comp, \C2|ports|RAM[5][5]~feeder\, C2|ports|RAM[5][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][5]\, C2|ports|RAM[5][5], CPU, 1
instance = comp, \C2|ports|RAM[5][6]~feeder\, C2|ports|RAM[5][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][6]\, C2|ports|RAM[5][6], CPU, 1
instance = comp, \C2|ports|RAM[5][7]~feeder\, C2|ports|RAM[5][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[5][7]\, C2|ports|RAM[5][7], CPU, 1
instance = comp, \C2|ports|RAM[6][0]~feeder\, C2|ports|RAM[6][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~6\, C2|ports|Decoder0~6, CPU, 1
instance = comp, \C2|ports|RAM[6][7]~15\, C2|ports|RAM[6][7]~15, CPU, 1
instance = comp, \C2|ports|RAM[6][0]\, C2|ports|RAM[6][0], CPU, 1
instance = comp, \C2|ports|RAM[6][1]~feeder\, C2|ports|RAM[6][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][1]\, C2|ports|RAM[6][1], CPU, 1
instance = comp, \C2|ports|RAM[6][2]~feeder\, C2|ports|RAM[6][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][2]\, C2|ports|RAM[6][2], CPU, 1
instance = comp, \C2|ports|RAM[6][3]~feeder\, C2|ports|RAM[6][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][3]\, C2|ports|RAM[6][3], CPU, 1
instance = comp, \C2|ports|RAM[6][4]~feeder\, C2|ports|RAM[6][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][4]\, C2|ports|RAM[6][4], CPU, 1
instance = comp, \C2|ports|RAM[6][5]~feeder\, C2|ports|RAM[6][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][5]\, C2|ports|RAM[6][5], CPU, 1
instance = comp, \C2|ports|RAM[6][6]~feeder\, C2|ports|RAM[6][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[6][6]\, C2|ports|RAM[6][6], CPU, 1
instance = comp, \C2|ports|RAM[6][7]\, C2|ports|RAM[6][7], CPU, 1
instance = comp, \C2|ports|RAM[7][0]~feeder\, C2|ports|RAM[7][0]~feeder, CPU, 1
instance = comp, \C2|ports|Decoder0~7\, C2|ports|Decoder0~7, CPU, 1
instance = comp, \C2|ports|RAM[7][4]~16\, C2|ports|RAM[7][4]~16, CPU, 1
instance = comp, \C2|ports|RAM[7][0]\, C2|ports|RAM[7][0], CPU, 1
instance = comp, \C2|ports|RAM[7][1]~feeder\, C2|ports|RAM[7][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][1]\, C2|ports|RAM[7][1], CPU, 1
instance = comp, \C2|ports|RAM[7][2]~feeder\, C2|ports|RAM[7][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][2]\, C2|ports|RAM[7][2], CPU, 1
instance = comp, \C2|ports|RAM[7][3]~feeder\, C2|ports|RAM[7][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][3]\, C2|ports|RAM[7][3], CPU, 1
instance = comp, \C2|ports|RAM[7][4]~feeder\, C2|ports|RAM[7][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][4]\, C2|ports|RAM[7][4], CPU, 1
instance = comp, \C2|ports|RAM[7][5]~feeder\, C2|ports|RAM[7][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][5]\, C2|ports|RAM[7][5], CPU, 1
instance = comp, \C2|ports|RAM[7][6]~feeder\, C2|ports|RAM[7][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][6]\, C2|ports|RAM[7][6], CPU, 1
instance = comp, \C2|ports|RAM[7][7]~feeder\, C2|ports|RAM[7][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[7][7]\, C2|ports|RAM[7][7], CPU, 1
instance = comp, \C2|ports|RAM[8][0]~feeder\, C2|ports|RAM[8][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][2]~17\, C2|ports|RAM[8][2]~17, CPU, 1
instance = comp, \C2|ports|RAM[8][0]\, C2|ports|RAM[8][0], CPU, 1
instance = comp, \C2|ports|RAM[8][1]~feeder\, C2|ports|RAM[8][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][1]\, C2|ports|RAM[8][1], CPU, 1
instance = comp, \C2|ports|RAM[8][2]~feeder\, C2|ports|RAM[8][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][2]\, C2|ports|RAM[8][2], CPU, 1
instance = comp, \C2|ports|RAM[8][3]~feeder\, C2|ports|RAM[8][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][3]\, C2|ports|RAM[8][3], CPU, 1
instance = comp, \C2|ports|RAM[8][4]~feeder\, C2|ports|RAM[8][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][4]\, C2|ports|RAM[8][4], CPU, 1
instance = comp, \C2|ports|RAM[8][5]~feeder\, C2|ports|RAM[8][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][5]\, C2|ports|RAM[8][5], CPU, 1
instance = comp, \C2|ports|RAM[8][6]~feeder\, C2|ports|RAM[8][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][6]\, C2|ports|RAM[8][6], CPU, 1
instance = comp, \C2|ports|RAM[8][7]~feeder\, C2|ports|RAM[8][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[8][7]\, C2|ports|RAM[8][7], CPU, 1
instance = comp, \C2|ports|RAM[9][0]~feeder\, C2|ports|RAM[9][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][7]~18\, C2|ports|RAM[9][7]~18, CPU, 1
instance = comp, \C2|ports|RAM[9][0]\, C2|ports|RAM[9][0], CPU, 1
instance = comp, \C2|ports|RAM[9][1]~feeder\, C2|ports|RAM[9][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][1]\, C2|ports|RAM[9][1], CPU, 1
instance = comp, \C2|ports|RAM[9][2]~feeder\, C2|ports|RAM[9][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][2]\, C2|ports|RAM[9][2], CPU, 1
instance = comp, \C2|ports|RAM[9][3]~feeder\, C2|ports|RAM[9][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][3]\, C2|ports|RAM[9][3], CPU, 1
instance = comp, \C2|ports|RAM[9][4]~feeder\, C2|ports|RAM[9][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][4]\, C2|ports|RAM[9][4], CPU, 1
instance = comp, \C2|ports|RAM[9][5]~feeder\, C2|ports|RAM[9][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][5]\, C2|ports|RAM[9][5], CPU, 1
instance = comp, \C2|ports|RAM[9][6]~feeder\, C2|ports|RAM[9][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][6]\, C2|ports|RAM[9][6], CPU, 1
instance = comp, \C2|ports|RAM[9][7]~feeder\, C2|ports|RAM[9][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[9][7]\, C2|ports|RAM[9][7], CPU, 1
instance = comp, \C2|ports|RAM[10][0]~feeder\, C2|ports|RAM[10][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][0]~19\, C2|ports|RAM[10][0]~19, CPU, 1
instance = comp, \C2|ports|RAM[10][0]\, C2|ports|RAM[10][0], CPU, 1
instance = comp, \C2|ports|RAM[10][1]~feeder\, C2|ports|RAM[10][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][1]\, C2|ports|RAM[10][1], CPU, 1
instance = comp, \C2|ports|RAM[10][2]~feeder\, C2|ports|RAM[10][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][2]\, C2|ports|RAM[10][2], CPU, 1
instance = comp, \C2|ports|RAM[10][3]~feeder\, C2|ports|RAM[10][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][3]\, C2|ports|RAM[10][3], CPU, 1
instance = comp, \C2|ports|RAM[10][4]~feeder\, C2|ports|RAM[10][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][4]\, C2|ports|RAM[10][4], CPU, 1
instance = comp, \C2|ports|RAM[10][5]~feeder\, C2|ports|RAM[10][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][5]\, C2|ports|RAM[10][5], CPU, 1
instance = comp, \C2|ports|RAM[10][6]~feeder\, C2|ports|RAM[10][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][6]\, C2|ports|RAM[10][6], CPU, 1
instance = comp, \C2|ports|RAM[10][7]~feeder\, C2|ports|RAM[10][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[10][7]\, C2|ports|RAM[10][7], CPU, 1
instance = comp, \C2|ports|RAM[11][0]~feeder\, C2|ports|RAM[11][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][4]~20\, C2|ports|RAM[11][4]~20, CPU, 1
instance = comp, \C2|ports|RAM[11][0]\, C2|ports|RAM[11][0], CPU, 1
instance = comp, \C2|ports|RAM[11][1]~feeder\, C2|ports|RAM[11][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][1]\, C2|ports|RAM[11][1], CPU, 1
instance = comp, \C2|ports|RAM[11][2]~feeder\, C2|ports|RAM[11][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][2]\, C2|ports|RAM[11][2], CPU, 1
instance = comp, \C2|ports|RAM[11][3]~feeder\, C2|ports|RAM[11][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][3]\, C2|ports|RAM[11][3], CPU, 1
instance = comp, \C2|ports|RAM[11][4]~feeder\, C2|ports|RAM[11][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][4]\, C2|ports|RAM[11][4], CPU, 1
instance = comp, \C2|ports|RAM[11][5]~feeder\, C2|ports|RAM[11][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][5]\, C2|ports|RAM[11][5], CPU, 1
instance = comp, \C2|ports|RAM[11][6]~feeder\, C2|ports|RAM[11][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][6]\, C2|ports|RAM[11][6], CPU, 1
instance = comp, \C2|ports|RAM[11][7]~feeder\, C2|ports|RAM[11][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[11][7]\, C2|ports|RAM[11][7], CPU, 1
instance = comp, \C2|ports|RAM[12][0]~feeder\, C2|ports|RAM[12][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][4]~21\, C2|ports|RAM[12][4]~21, CPU, 1
instance = comp, \C2|ports|RAM[12][0]\, C2|ports|RAM[12][0], CPU, 1
instance = comp, \C2|ports|RAM[12][1]~feeder\, C2|ports|RAM[12][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][1]\, C2|ports|RAM[12][1], CPU, 1
instance = comp, \C2|ports|RAM[12][2]~feeder\, C2|ports|RAM[12][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][2]\, C2|ports|RAM[12][2], CPU, 1
instance = comp, \C2|ports|RAM[12][3]\, C2|ports|RAM[12][3], CPU, 1
instance = comp, \C2|ports|RAM[12][4]~feeder\, C2|ports|RAM[12][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][4]\, C2|ports|RAM[12][4], CPU, 1
instance = comp, \C2|ports|RAM[12][5]~feeder\, C2|ports|RAM[12][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][5]\, C2|ports|RAM[12][5], CPU, 1
instance = comp, \C2|ports|RAM[12][6]~feeder\, C2|ports|RAM[12][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][6]\, C2|ports|RAM[12][6], CPU, 1
instance = comp, \C2|ports|RAM[12][7]~feeder\, C2|ports|RAM[12][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[12][7]\, C2|ports|RAM[12][7], CPU, 1
instance = comp, \C2|ports|RAM[13][0]~feeder\, C2|ports|RAM[13][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][5]~22\, C2|ports|RAM[13][5]~22, CPU, 1
instance = comp, \C2|ports|RAM[13][0]\, C2|ports|RAM[13][0], CPU, 1
instance = comp, \C2|ports|RAM[13][1]~feeder\, C2|ports|RAM[13][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][1]\, C2|ports|RAM[13][1], CPU, 1
instance = comp, \C2|ports|RAM[13][2]~feeder\, C2|ports|RAM[13][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][2]\, C2|ports|RAM[13][2], CPU, 1
instance = comp, \C2|ports|RAM[13][3]~feeder\, C2|ports|RAM[13][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][3]\, C2|ports|RAM[13][3], CPU, 1
instance = comp, \C2|ports|RAM[13][4]~feeder\, C2|ports|RAM[13][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][4]\, C2|ports|RAM[13][4], CPU, 1
instance = comp, \C2|ports|RAM[13][5]~feeder\, C2|ports|RAM[13][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][5]\, C2|ports|RAM[13][5], CPU, 1
instance = comp, \C2|ports|RAM[13][6]~feeder\, C2|ports|RAM[13][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][6]\, C2|ports|RAM[13][6], CPU, 1
instance = comp, \C2|ports|RAM[13][7]~feeder\, C2|ports|RAM[13][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[13][7]\, C2|ports|RAM[13][7], CPU, 1
instance = comp, \C2|ports|RAM[14][0]~feeder\, C2|ports|RAM[14][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][0]~23\, C2|ports|RAM[14][0]~23, CPU, 1
instance = comp, \C2|ports|RAM[14][0]\, C2|ports|RAM[14][0], CPU, 1
instance = comp, \C2|ports|RAM[14][1]~feeder\, C2|ports|RAM[14][1]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][1]\, C2|ports|RAM[14][1], CPU, 1
instance = comp, \C2|ports|RAM[14][2]~feeder\, C2|ports|RAM[14][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][2]\, C2|ports|RAM[14][2], CPU, 1
instance = comp, \C2|ports|RAM[14][3]~feeder\, C2|ports|RAM[14][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][3]\, C2|ports|RAM[14][3], CPU, 1
instance = comp, \C2|ports|RAM[14][4]~feeder\, C2|ports|RAM[14][4]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][4]\, C2|ports|RAM[14][4], CPU, 1
instance = comp, \C2|ports|RAM[14][5]~feeder\, C2|ports|RAM[14][5]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][5]\, C2|ports|RAM[14][5], CPU, 1
instance = comp, \C2|ports|RAM[14][6]~feeder\, C2|ports|RAM[14][6]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][6]\, C2|ports|RAM[14][6], CPU, 1
instance = comp, \C2|ports|RAM[14][7]~feeder\, C2|ports|RAM[14][7]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[14][7]\, C2|ports|RAM[14][7], CPU, 1
instance = comp, \C2|ports|RAM[15][0]~feeder\, C2|ports|RAM[15][0]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[15][0]~24\, C2|ports|RAM[15][0]~24, CPU, 1
instance = comp, \C2|ports|RAM[15][0]\, C2|ports|RAM[15][0], CPU, 1
instance = comp, \C2|ports|RAM[15][1]\, C2|ports|RAM[15][1], CPU, 1
instance = comp, \C2|ports|RAM[15][2]~feeder\, C2|ports|RAM[15][2]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[15][2]\, C2|ports|RAM[15][2], CPU, 1
instance = comp, \C2|ports|RAM[15][3]~feeder\, C2|ports|RAM[15][3]~feeder, CPU, 1
instance = comp, \C2|ports|RAM[15][3]\, C2|ports|RAM[15][3], CPU, 1
instance = comp, \C2|ports|RAM[15][4]\, C2|ports|RAM[15][4], CPU, 1
instance = comp, \C2|ports|RAM[15][5]\, C2|ports|RAM[15][5], CPU, 1
instance = comp, \C2|ports|RAM[15][6]\, C2|ports|RAM[15][6], CPU, 1
instance = comp, \C2|ports|RAM[15][7]\, C2|ports|RAM[15][7], CPU, 1
