INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
