<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › spinlock_32.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>spinlock_32.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* spinlock.h: 32-bit Sparc spinlock support.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997 David S. Miller (davem@caip.rutgers.edu)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SPARC_SPINLOCK_H</span>
<span class="cp">#define __SPARC_SPINLOCK_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;asm/psr.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt; </span><span class="cm">/* for cpu_relax */</span><span class="cp"></span>

<span class="cp">#define arch_spin_is_locked(lock) (*((volatile unsigned char *)(lock)) != 0)</span>

<span class="cp">#define arch_spin_unlock_wait(lock) \</span>
<span class="cp">	do { while (arch_spin_is_locked(lock)) cpu_relax(); } while (0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_spin_lock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;</span><span class="se">\n</span><span class="s">1:</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;ldstub	[%0], %%g2</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;orcc	%%g2, 0x0, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;bne,a	2f</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldub	[%0], %%g2</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;.subsection	2</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="s">&quot;2:</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;orcc	%%g2, 0x0, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;bne,a	2b</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldub	[%0], %%g2</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;b,a	1b</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;.previous</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="cm">/* no outputs */</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;g2&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">arch_spin_trylock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldstub [%1], %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">result</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_spin_unlock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stb %%g0, [%0]&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Read-write spinlocks, allowing multiple readers</span>
<span class="cm"> * but only one writer.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE! it is quite common to have readers in interrupts</span>
<span class="cm"> * but no interrupt writers. For those circumstances we</span>
<span class="cm"> * can &quot;mix&quot; irq-safe locks - any writer needs to get a</span>
<span class="cm"> * irq-safe write-lock, but readers can get non-irqsafe</span>
<span class="cm"> * read-locks.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX This might create some problems with my dual spinlock</span>
<span class="cm"> * XXX scheme, deadlocks etc. -DaveM</span>
<span class="cm"> *</span>
<span class="cm"> * Sort of like atomic_t&#39;s on Sparc, but even more clever.</span>
<span class="cm"> *</span>
<span class="cm"> *	------------------------------------</span>
<span class="cm"> *	| 24-bit counter           | wlock |  arch_rwlock_t</span>
<span class="cm"> *	------------------------------------</span>
<span class="cm"> *	 31                       8 7     0</span>
<span class="cm"> *</span>
<span class="cm"> * wlock signifies the one writer is in or somebody is updating</span>
<span class="cm"> * counter. For a writer, if he successfully acquires the wlock,</span>
<span class="cm"> * but counter is non-zero, he has to release the lock and wait,</span>
<span class="cm"> * till both counter and wlock are zero.</span>
<span class="cm"> *</span>
<span class="cm"> * Unfortunately this scheme limits us to ~16,000,000 cpus.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__arch_read_lock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">lp</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;g1&quot;</span><span class="p">);</span>
	<span class="n">lp</span> <span class="o">=</span> <span class="n">rw</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;mov	%%o7, %%g4</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;call	___rw_read_enter</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldstub	[%%g1 + 3], %%g2</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="cm">/* no outputs */</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;g2&quot;</span><span class="p">,</span> <span class="s">&quot;g4&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define arch_read_lock(lock) \</span>
<span class="cp">do {	unsigned long flags; \</span>
<span class="cp">	local_irq_save(flags); \</span>
<span class="cp">	__arch_read_lock(lock); \</span>
<span class="cp">	local_irq_restore(flags); \</span>
<span class="cp">} while(0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__arch_read_unlock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">lp</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;g1&quot;</span><span class="p">);</span>
	<span class="n">lp</span> <span class="o">=</span> <span class="n">rw</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;mov	%%o7, %%g4</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;call	___rw_read_exit</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldstub	[%%g1 + 3], %%g2</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="cm">/* no outputs */</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;g2&quot;</span><span class="p">,</span> <span class="s">&quot;g4&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define arch_read_unlock(lock) \</span>
<span class="cp">do {	unsigned long flags; \</span>
<span class="cp">	local_irq_save(flags); \</span>
<span class="cp">	__arch_read_unlock(lock); \</span>
<span class="cp">	local_irq_restore(flags); \</span>
<span class="cp">} while(0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_write_lock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">lp</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;g1&quot;</span><span class="p">);</span>
	<span class="n">lp</span> <span class="o">=</span> <span class="n">rw</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;mov	%%o7, %%g4</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;call	___rw_write_enter</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldstub	[%%g1 + 3], %%g2</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="cm">/* no outputs */</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;g2&quot;</span><span class="p">,</span> <span class="s">&quot;g4&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">__u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">lock</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0U</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="kr">inline</span> <span class="nf">arch_write_unlock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;	st		%%g0, [%0]&quot;</span>
	<span class="o">:</span> <span class="cm">/* no outputs */</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">arch_write_trylock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldstub [%1 + 3], %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			<span class="p">((</span><span class="k">volatile</span> <span class="n">u8</span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0U</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">__arch_read_trylock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">lp</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;g1&quot;</span><span class="p">);</span>
	<span class="k">register</span> <span class="kt">int</span> <span class="n">res</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;o0&quot;</span><span class="p">);</span>
	<span class="n">lp</span> <span class="o">=</span> <span class="n">rw</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;mov	%%o7, %%g4</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;call	___rw_read_try</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot; ldstub	[%%g1 + 3], %%g2</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">res</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;g2&quot;</span><span class="p">,</span> <span class="s">&quot;g4&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define arch_read_trylock(lock) \</span>
<span class="cp">({	unsigned long flags; \</span>
<span class="cp">	int res; \</span>
<span class="cp">	local_irq_save(flags); \</span>
<span class="cp">	res = __arch_read_trylock(lock); \</span>
<span class="cp">	local_irq_restore(flags); \</span>
<span class="cp">	res; \</span>
<span class="cp">})</span>

<span class="cp">#define arch_spin_lock_flags(lock, flags) arch_spin_lock(lock)</span>
<span class="cp">#define arch_read_lock_flags(rw, flags)   arch_read_lock(rw)</span>
<span class="cp">#define arch_write_lock_flags(rw, flags)  arch_write_lock(rw)</span>

<span class="cp">#define arch_spin_relax(lock)	cpu_relax()</span>
<span class="cp">#define arch_read_relax(lock)	cpu_relax()</span>
<span class="cp">#define arch_write_relax(lock)	cpu_relax()</span>

<span class="cp">#define arch_read_can_lock(rw) (!((rw)-&gt;lock &amp; 0xff))</span>
<span class="cp">#define arch_write_can_lock(rw) (!(rw)-&gt;lock)</span>

<span class="cp">#endif </span><span class="cm">/* !(__ASSEMBLY__) */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __SPARC_SPINLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
