m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
valu
!s110 1618377240
!i10b 1
!s100 =5QEzD8[^X`lK_l]Gce>c0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
If<M8NL7GN]:9XaYPj14ge2
Z1 dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2
w1618376403
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v
!i122 5
L0 1 21
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1618377240.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vtestbench
!s110 1618376217
!i10b 1
!s100 ]@l@C4=4kJ`Icjk9LDISO2
R0
IHa2R6EgO0zRjYKOlcig3n3
R1
w1618376197
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v
!i122 4
L0 1 42
R2
R3
r1
!s85 0
31
!s108 1618376217.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v|
!i113 1
R4
R5
