
*** Running vivado
    with args -log imp_digital_lockB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imp_digital_lockB.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source imp_digital_lockB.tcl -notrace
Command: synth_design -top imp_digital_lockB -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67651 
WARNING: [Synth 8-6901] identifier 'timerRST' is used before its declaration [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:24]
WARNING: [Synth 8-6901] identifier 'trialRST' is used before its declaration [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:25]
WARNING: [Synth 8-6901] identifier 'timerRST' is used before its declaration [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:30]
WARNING: [Synth 8-6901] identifier 'trialRST' is used before its declaration [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.738 ; gain = 158.688 ; free physical = 195 ; free virtual = 4571
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'imp_digital_lockB' [/home/rur1k/Vpro/FSM/src/FPGA_imp/modules/imp_digital_lockB.sv:2]
INFO: [Synth 8-6157] synthesizing module 'digital_lockB' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:2]
	Parameter C bound to: 2'b00 
	Parameter O bound to: 2'b01 
	Parameter F bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:21]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:20]
WARNING: [Synth 8-567] referenced signal 'timer' should be on the sensitivity list [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'digital_lockB' (1#1) [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/rur1k/Vpro/FSM/src/sev_seg_dec/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/rur1k/Vpro/FSM/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (2#1) [/home/rur1k/Vpro/FSM/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/rur1k/Vpro/FSM/src/sev_seg_dec/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [/home/rur1k/Vpro/FSM/src/sev_seg_dec/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/rur1k/Vpro/FSM/src/sev_seg_dec/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (4#1) [/home/rur1k/Vpro/FSM/src/sev_seg_dec/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (5#1) [/home/rur1k/Vpro/FSM/src/sev_seg_dec/sev_seg_controller.sv:2]
WARNING: [Synth 8-3848] Net pwd in module/entity imp_digital_lockB does not have driver. [/home/rur1k/Vpro/FSM/src/FPGA_imp/modules/imp_digital_lockB.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'imp_digital_lockB' (6#1) [/home/rur1k/Vpro/FSM/src/FPGA_imp/modules/imp_digital_lockB.sv:2]
WARNING: [Synth 8-3917] design imp_digital_lockB has port DP driven by constant 1
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[15]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[14]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[13]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[12]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[11]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[8]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[7]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[6]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[5]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[4]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[3]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[2]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[1]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.645 ; gain = 188.594 ; free physical = 298 ; free virtual = 4571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.457 ; gain = 206.406 ; free physical = 298 ; free virtual = 4571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.457 ; gain = 206.406 ; free physical = 298 ; free virtual = 4571
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rur1k/Vpro/FSM/src/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/imp_digital_lockB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/imp_digital_lockB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.082 ; gain = 0.000 ; free physical = 253 ; free virtual = 4527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.082 ; gain = 0.000 ; free physical = 253 ; free virtual = 4527
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 281 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 281 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 281 ; free virtual = 4554
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'digital_lockB'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       C |                              001 |                               00
                       F |                              010 |                               10
                       O |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'one-hot' in module 'digital_lockB'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'trialRST_reg' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:25]
WARNING: [Synth 8-327] inferring latch for variable 'timerRST_reg' [/home/rur1k/Vpro/FSM/src/digital_lock/modules/digital_lockB.sv:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 281 ; free virtual = 4555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_lockB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design imp_digital_lockB has port DP driven by constant 1
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[15]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[14]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[13]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[12]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[11]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[8]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[7]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[6]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[5]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[4]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[3]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[2]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[1]
WARNING: [Synth 8-3331] design imp_digital_lockB has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 288 ; free virtual = 4564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 199 ; free virtual = 4456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 276 ; free virtual = 4452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (d/FSM_onehot_p_state_reg[2]) is unused and will be removed from module imp_digital_lockB.
WARNING: [Synth 8-3332] Sequential element (d/FSM_onehot_n_state_reg[2]) is unused and will be removed from module imp_digital_lockB.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 280 ; free virtual = 4456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     4|
|4     |LUT2   |     6|
|5     |LUT3   |    11|
|6     |LUT4   |     7|
|7     |LUT5   |     2|
|8     |LUT6   |     3|
|9     |FDCE   |    34|
|10    |FDPE   |     1|
|11    |FDRE   |    20|
|12    |LD     |     4|
|13    |IBUF   |     3|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   126|
|2     |  d         |digital_lockB      |    67|
|3     |  ssc       |sev_seg_controller |    38|
|4     |    counter |counter_n_bit      |    38|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 306 ; free virtual = 4466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.082 ; gain = 206.406 ; free physical = 333 ; free virtual = 4493
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.082 ; gain = 390.031 ; free physical = 333 ; free virtual = 4493
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.082 ; gain = 0.000 ; free physical = 261 ; free virtual = 4421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 68 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2012.082 ; gain = 627.945 ; free physical = 344 ; free virtual = 4504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.082 ; gain = 0.000 ; free physical = 344 ; free virtual = 4504
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rur1k/Vpro/FSM/FSM.runs/synth_1/imp_digital_lockB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imp_digital_lockB_utilization_synth.rpt -pb imp_digital_lockB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 16:58:48 2024...
