library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Reset is
	port( pressed2    : in std_logic;
			stop_reset2 : in std_logic;
       	clk1        : in std_logic;
			stout2      : out std_logic);
end Reset;

architecture Behavioral of Reset is

signal s_reset2 : std_logic := '0';

begin

stout2 <= s_reset2;

	process(clk1,pressed2)
	begin
		if (rising_edge(clk1)) then
			if (pressed2 = '1') then
				s_reset2 <= '1';
			end if;
			if (stop_reset2 = '1') then
				s_reset2 <= '0';
			end if;
		end if;
	end process;

end Behavioral;