#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 11 03:41:11 2025
# Process ID         : 8080
# Current directory  : C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6672 C:\Users\Khale\OneDrive\Dokument\Digitalteknik med VHDL\Labb4\Labb4.xpr
# Log file           : C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/vivado.log
# Journal file       : C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4\vivado.jou
# Running On         : MSI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 34049 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36196 MB
# Available Virtual  : 15994 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.906 ; gain = 412.262
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/bit_and4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bit_add4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/bit_or4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bit_or4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.srcs/sim_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/invrt4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'invrt4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/mul4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mul4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.srcs/sim_1/new/cpu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behave of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behave of entity xil_defaultlib.add4 [add4_default]
Compiling architecture behave of entity xil_defaultlib.mul4 [mul4_default]
Compiling architecture behave of entity xil_defaultlib.invrt4 [invrt4_default]
Compiling architecture behave of entity xil_defaultlib.bit_add4 [bit_add4_default]
Compiling architecture behave of entity xil_defaultlib.bit_or4 [bit_or4_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_tb
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Khale/OneDrive/Dokument/Digitalteknik med VHDL/Labb4/Labb4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1654.289 ; gain = 19.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 04:18:41 2025...
