Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:02:49 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.736        0.000                      0                13981        0.044        0.000                      0                13981        3.225        0.000                       0                  6840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.736        0.000                      0                13981        0.044        0.000                      0                13981        3.225        0.000                       0                  6840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][6][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.267ns (24.147%)  route 3.980ns (75.853%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.118 r  add3/mem_reg[7][7][31]_i_10/O[1]
                         net (fo=1, routed)           0.264     4.382    fsm3/out[25]
    SLICE_X34Y38         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     4.448 r  fsm3/mem[7][7][25]_i_1/O
                         net (fo=64, routed)          0.834     5.282    C0_0/D[25]
    SLICE_X28Y44         FDRE                                         r  C0_0/mem_reg[3][6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y44         FDRE                                         r  C0_0/mem_reg[3][6][25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y44         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][6][25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][6][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.247ns (23.834%)  route 3.985ns (76.166%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.125 r  add3/mem_reg[7][7][31]_i_10/O[3]
                         net (fo=1, routed)           0.280     4.405    fsm3/out[27]
    SLICE_X34Y38         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.444 r  fsm3/mem[7][7][27]_i_1/O
                         net (fo=64, routed)          0.823     5.267    C0_0/D[27]
    SLICE_X28Y46         FDRE                                         r  C0_0/mem_reg[3][6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y46         FDRE                                         r  C0_0/mem_reg[3][6][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y46         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][6][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][6][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.247ns (23.926%)  route 3.965ns (76.074%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.125 r  add3/mem_reg[7][7][31]_i_10/O[3]
                         net (fo=1, routed)           0.280     4.405    fsm3/out[27]
    SLICE_X34Y38         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.444 r  fsm3/mem[7][7][27]_i_1/O
                         net (fo=64, routed)          0.803     5.247    C0_0/D[27]
    SLICE_X28Y46         FDRE                                         r  C0_0/mem_reg[0][6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y46         FDRE                                         r  C0_0/mem_reg[0][6][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y46         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[0][6][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.350ns (25.962%)  route 3.850ns (74.038%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.166 r  add3/mem_reg[7][7][31]_i_10/O[5]
                         net (fo=1, routed)           0.216     4.382    fsm3/out[29]
    SLICE_X34Y36         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     4.483 r  fsm3/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.752     5.235    C0_0/D[29]
    SLICE_X22Y44         FDRE                                         r  C0_0/mem_reg[3][4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.025     7.025    C0_0/clk
    SLICE_X22Y44         FDRE                                         r  C0_0/mem_reg[3][4][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y44         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[3][4][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.268ns (24.403%)  route 3.928ns (75.597%))
  Logic Levels:           11  (CARRY8=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.116 r  add3/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.281     4.397    fsm3/out[23]
    SLICE_X34Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.438 r  fsm3/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.793     5.231    C0_0/D[23]
    SLICE_X28Y43         FDRE                                         r  C0_0/mem_reg[0][7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y43         FDRE                                         r  C0_0/mem_reg[0][7][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y43         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[0][7][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][6][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.267ns (24.445%)  route 3.916ns (75.555%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.118 r  add3/mem_reg[7][7][31]_i_10/O[1]
                         net (fo=1, routed)           0.264     4.382    fsm3/out[25]
    SLICE_X34Y38         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     4.448 r  fsm3/mem[7][7][25]_i_1/O
                         net (fo=64, routed)          0.770     5.218    C0_0/D[25]
    SLICE_X27Y45         FDRE                                         r  C0_0/mem_reg[7][6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X27Y45         FDRE                                         r  C0_0/mem_reg[7][6][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y45         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][6][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.350ns (26.067%)  route 3.829ns (73.933%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.166 r  add3/mem_reg[7][7][31]_i_10/O[5]
                         net (fo=1, routed)           0.216     4.382    fsm3/out[29]
    SLICE_X34Y36         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     4.483 r  fsm3/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.731     5.214    C0_0/D[29]
    SLICE_X25Y45         FDRE                                         r  C0_0/mem_reg[7][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X25Y45         FDRE                                         r  C0_0/mem_reg[7][6][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][6][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[5][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.268ns (24.483%)  route 3.911ns (75.517%))
  Logic Levels:           11  (CARRY8=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.116 r  add3/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.281     4.397    fsm3/out[23]
    SLICE_X34Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.438 r  fsm3/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.776     5.214    C0_0/D[23]
    SLICE_X28Y43         FDRE                                         r  C0_0/mem_reg[5][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y43         FDRE                                         r  C0_0/mem_reg[5][6][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y43         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[5][6][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][6][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.247ns (24.087%)  route 3.930ns (75.913%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.125 r  add3/mem_reg[7][7][31]_i_10/O[3]
                         net (fo=1, routed)           0.280     4.405    fsm3/out[27]
    SLICE_X34Y38         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.444 r  fsm3/mem[7][7][27]_i_1/O
                         net (fo=64, routed)          0.768     5.212    C0_0/D[27]
    SLICE_X27Y46         FDRE                                         r  C0_0/mem_reg[7][6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X27Y46         FDRE                                         r  C0_0/mem_reg[7][6][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y46         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][6][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.350ns (26.097%)  route 3.823ns (73.903%))
  Logic Levels:           12  (CARRY8=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.035     0.035    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.404     0.535    fsm9/fsm9_out[1]
    SLICE_X28Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.712 f  fsm9/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.222     0.934    fsm2/out_reg[0]_57
    SLICE_X26Y51         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     0.972 f  fsm2/out[1]_i_5__1/O
                         net (fo=5, routed)           0.161     1.133    fsm0/mem_reg[1][0][31]_1
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.233 r  fsm0/mem[7][7][31]_i_12/O
                         net (fo=18, routed)          0.457     1.690    i2/mem_reg[7][3][31]_0
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     1.752 r  i2/out[19]_i_33/O
                         net (fo=96, routed)          0.626     2.378    C0_0/out_reg[19]_i_12_1
    SLICE_X33Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.478 r  C0_0/out[13]_i_25/O
                         net (fo=1, routed)           0.008     2.486    C0_0/out[13]_i_25_n_0
    SLICE_X33Y25         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     2.568 r  C0_0/out_reg[13]_i_11/O
                         net (fo=2, routed)           0.175     2.743    C0_0/out_reg[13]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.892 r  C0_0/mem[7][7][15]_i_21/O
                         net (fo=2, routed)           0.436     3.328    C0_0/out_reg[1]_44
    SLICE_X31Y30         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.510 r  C0_0/mem[7][7][15]_i_5/O
                         net (fo=1, routed)           0.337     3.847    add3/left[13]
    SLICE_X33Y33         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.942 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.970    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X33Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.993 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.021    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X33Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.166 r  add3/mem_reg[7][7][31]_i_10/O[5]
                         net (fo=1, routed)           0.216     4.382    fsm3/out[29]
    SLICE_X34Y36         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     4.483 r  fsm3/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.725     5.208    C0_0/D[29]
    SLICE_X23Y45         FDRE                                         r  C0_0/mem_reg[1][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X23Y45         FDRE                                         r  C0_0/mem_reg[1][6][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y45         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[1][6][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  1.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.041ns (42.268%)  route 0.056ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y54         FDRE                                         r  mult_pipe1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  mult_pipe1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.056     0.110    mult_pipe1/p_1_in[1]
    SLICE_X30Y54         FDRE                                         r  mult_pipe1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X30Y54         FDRE                                         r  mult_pipe1/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y54         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    fsm1/clk
    SLICE_X26Y51         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm1/out_reg[0]/Q
                         net (fo=8, routed)           0.028     0.079    fsm1/Q[0]
    SLICE_X26Y51         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  fsm1/out[1]_i_2__2/O
                         net (fo=1, routed)           0.016     0.109    fsm1/fsm1_in[1]
    SLICE_X26Y51         FDRE                                         r  fsm1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    fsm1/clk
    SLICE_X26Y51         FDRE                                         r  fsm1/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X29Y27         FDRE                                         r  mult_pipe2/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe2/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read2_0/Q[29]
    SLICE_X29Y28         FDRE                                         r  bin_read2_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X29Y28         FDRE                                         r  bin_read2_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y28         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X27Y51         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    fsm1/cond_computed0_out
    SLICE_X27Y51         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.095 r  fsm1/out[0]_i_1__30/O
                         net (fo=1, routed)           0.016     0.111    cond_computed0/out_reg[0]_0
    SLICE_X27Y51         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    cond_computed0/clk
    SLICE_X27Y51         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    par_done_reg5/clk
    SLICE_X27Y50         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    fsm9/par_done_reg5_out
    SLICE_X27Y50         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  fsm9/out[0]_i_1__34/O
                         net (fo=1, routed)           0.017     0.112    par_done_reg5/out_reg[0]_0
    SLICE_X27Y50         FDRE                                         r  par_done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    par_done_reg5/clk
    SLICE_X27Y50         FDRE                                         r  par_done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    cond_stored3/clk
    SLICE_X25Y47         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored3/out_reg[0]/Q
                         net (fo=5, routed)           0.031     0.082    k0/cond_stored3_out
    SLICE_X25Y47         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.096 r  k0/out[0]_i_1__41/O
                         net (fo=1, routed)           0.016     0.112    cond_stored3/out_reg[0]_0
    SLICE_X25Y47         FDRE                                         r  cond_stored3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    cond_stored3/clk
    SLICE_X25Y47         FDRE                                         r  cond_stored3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y47         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    cond_stored6/clk
    SLICE_X32Y51         FDRE                                         r  cond_stored6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored6/out_reg[0]/Q
                         net (fo=9, routed)           0.031     0.082    j3/cond_stored6_out
    SLICE_X32Y51         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  j3/out[0]_i_1__47/O
                         net (fo=1, routed)           0.016     0.112    cond_stored6/out_reg[0]_1
    SLICE_X32Y51         FDRE                                         r  cond_stored6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    cond_stored6/clk
    SLICE_X32Y51         FDRE                                         r  cond_stored6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y40         FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe0/done_buf_reg[1]__0
    SLICE_X40Y40         FDRE                                         r  mult_pipe0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X40Y40         FDRE                                         r  mult_pipe0/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y40         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X39Y32         FDRE                                         r  mult_pipe0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[8]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read0_0/out[8]
    SLICE_X38Y32         FDRE                                         r  bin_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X38Y32         FDRE                                         r  bin_read0_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y32         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm9/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm9/out_reg[1]/Q
                         net (fo=18, routed)          0.032     0.083    fsm9/fsm9_out[1]
    SLICE_X30Y49         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.097 r  fsm9/out[1]_i_1__2/O
                         net (fo=1, routed)           0.016     0.113    fsm9/fsm9_in[1]
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    fsm9/clk
    SLICE_X30Y49         FDRE                                         r  fsm9/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm9/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y16  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y9   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y50   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y64   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y71   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y73   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y50   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y64   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y71   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y71   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y73   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y73   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y54   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y54   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y50   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y50   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y64   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y64   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y71   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y71   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y73   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y73   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y54   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y54   A0_0/mem_reg[0][0][12]/C



