// Seed: 2397940266
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  id_3(
      .id_0(1),
      .id_1(id_0),
      .id_2(id_0),
      .id_3(id_0),
      .id_4((1'b0 || id_1) !== id_4),
      .id_5(id_0 & id_1),
      .id_6(id_4 == id_1 + 1),
      .id_7(1),
      .id_8(1)
  ); id_5(
      .id_0(1), .id_1(1'b0), .id_2(id_3)
  );
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    inout uwire id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6
);
  always @(posedge 1'h0 or 1) if (1) id_5 <= id_0#("" !=? id_0 < id_4 * id_1 - 1, 1) + -id_1;
  uwire id_8 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_9;
  wire id_10;
endmodule
