/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [44:0] _04_;
  reg [9:0] _05_;
  wire [18:0] _06_;
  reg [6:0] _07_;
  reg [4:0] _08_;
  wire celloutsig_0_0z;
  wire [44:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [12:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire [11:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_56z;
  wire [8:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire [8:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [14:0] celloutsig_0_93z;
  wire [8:0] celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = !(celloutsig_0_13z[1] ? celloutsig_0_31z[3] : celloutsig_0_34z);
  assign celloutsig_0_58z = !(celloutsig_0_31z[5] ? celloutsig_0_0z : celloutsig_0_57z[2]);
  assign celloutsig_0_35z = ~celloutsig_0_10z[40];
  assign celloutsig_0_62z = ~celloutsig_0_50z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_38z = ~((celloutsig_0_36z[0] | celloutsig_0_15z[4]) & celloutsig_0_7z);
  assign celloutsig_0_44z = ~((celloutsig_0_27z | celloutsig_0_39z) & celloutsig_0_24z);
  assign celloutsig_0_66z = ~((celloutsig_0_58z | celloutsig_0_56z[3]) & celloutsig_0_24z);
  assign celloutsig_0_75z = ~((celloutsig_0_58z | celloutsig_0_2z[0]) & celloutsig_0_24z);
  assign celloutsig_0_9z = ~((_01_ | celloutsig_0_3z) & celloutsig_0_2z[6]);
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_2z[0]) & celloutsig_1_10z[5]);
  assign celloutsig_0_16z = ~((celloutsig_0_0z | celloutsig_0_7z) & celloutsig_0_10z[24]);
  assign celloutsig_0_29z = ~((celloutsig_0_22z | celloutsig_0_3z) & celloutsig_0_20z);
  assign celloutsig_0_50z = celloutsig_0_35z | ~(celloutsig_0_3z);
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_3z;
  assign celloutsig_0_61z = celloutsig_0_37z ^ celloutsig_0_34z;
  assign celloutsig_0_72z = celloutsig_0_9z ^ celloutsig_0_0z;
  assign celloutsig_0_8z = _02_ ^ celloutsig_0_6z;
  assign celloutsig_0_28z = in_data[76] ^ celloutsig_0_13z[1];
  assign celloutsig_0_91z = ~(celloutsig_0_73z ^ celloutsig_0_75z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z ^ _03_);
  assign celloutsig_0_27z = ~(celloutsig_0_24z ^ celloutsig_0_19z[0]);
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, _04_[41:38], _02_, _04_[36:35], _03_, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, _04_[13:11], _01_, celloutsig_0_6z, celloutsig_0_6z, _04_[41:38], _02_, _04_[36:35], _03_ } + { in_data[70:36], _04_[13:11], _01_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[52:48], celloutsig_0_1z, celloutsig_0_0z } + { in_data[30:26], celloutsig_0_1z, celloutsig_0_1z };
  reg [3:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 4'h0;
    else _33_ <= { celloutsig_0_2z[3:1], celloutsig_0_3z };
  assign { _04_[13:11], _01_ } = _33_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_0_47z[3:2], celloutsig_0_35z, celloutsig_0_2z };
  reg [7:0] _35_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _35_ <= 8'h00;
    else _35_ <= { in_data[20], celloutsig_0_2z };
  assign { _04_[41:38], _02_, _04_[36:35], _03_ } = _35_;
  reg [18:0] _36_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 19'h00000;
    else _36_ <= { in_data[98], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign { _06_[18:14], _00_, _06_[12:0] } = _36_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= celloutsig_0_11z;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= celloutsig_0_13z[5:1];
  assign celloutsig_0_30z = { celloutsig_0_10z[16:7], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_24z } & in_data[20:8];
  assign celloutsig_0_53z = { celloutsig_0_47z[3:0], celloutsig_0_2z, celloutsig_0_39z } / { 1'h1, celloutsig_0_42z[6:0], celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_56z = celloutsig_0_30z[7:3] / { 1'h1, celloutsig_0_40z[3:2], celloutsig_0_35z, celloutsig_0_18z };
  assign celloutsig_0_77z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_56z, celloutsig_0_75z } / { 1'h1, celloutsig_0_10z[16:11], celloutsig_0_61z, celloutsig_0_62z };
  assign celloutsig_1_0z = in_data[150:132] / { 1'h1, in_data[185:168] };
  assign celloutsig_0_15z = { celloutsig_0_11z[3:0], celloutsig_0_14z } / { 1'h1, _07_[4:1] };
  assign celloutsig_0_0z = in_data[48:40] === in_data[32:24];
  assign celloutsig_0_49z = { _04_[40:38], _02_, _04_[36:35], celloutsig_0_7z, celloutsig_0_38z } === celloutsig_0_30z[8:1];
  assign celloutsig_0_22z = celloutsig_0_19z === { in_data[73:71], celloutsig_0_8z };
  assign celloutsig_0_54z = { celloutsig_0_45z[3:2], celloutsig_0_38z, _08_, celloutsig_0_1z } >= { celloutsig_0_53z[5:3], celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_9z };
  assign celloutsig_0_73z = { celloutsig_0_66z, celloutsig_0_28z, celloutsig_0_28z } >= celloutsig_0_47z[6:4];
  assign celloutsig_1_19z = celloutsig_1_7z >= celloutsig_1_10z[7:3];
  assign celloutsig_0_1z = in_data[95:89] >= { in_data[31:27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[113:106] > in_data[104:97];
  assign celloutsig_0_34z = _07_[6:4] <= in_data[63:61];
  assign celloutsig_0_39z = { celloutsig_0_31z[7:4], celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_14z, _04_[13:11], _01_, celloutsig_0_27z, celloutsig_0_16z } <= { _07_[4:3], celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_68z = celloutsig_0_40z[6:4] <= celloutsig_0_56z[3:1];
  assign celloutsig_0_6z = { in_data[39:30], celloutsig_0_0z, _04_[41:38], _02_, _04_[36:35], _03_ } <= { celloutsig_0_2z[4:2], celloutsig_0_1z, celloutsig_0_2z, _04_[41:38], _02_, _04_[36:35], _03_ };
  assign celloutsig_0_14z = celloutsig_0_10z[14:5] <= { celloutsig_0_11z[5:0], _04_[13:11], _01_ };
  assign celloutsig_0_37z = { celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_18z } && { in_data[73:61], celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_1_9z = { celloutsig_1_0z[7:1], celloutsig_1_5z } && in_data[155:146];
  assign celloutsig_1_12z = _06_[9:5] < { celloutsig_1_10z[6:5], celloutsig_1_5z };
  assign celloutsig_1_15z = { in_data[122:102], celloutsig_1_3z } < { celloutsig_1_10z[7:5], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_0z } < { _04_[41:38], _02_, _04_[36], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_20z = in_data[73:68] < { celloutsig_0_2z[4:0], celloutsig_0_17z };
  assign celloutsig_0_32z = celloutsig_0_31z[10] & ~(in_data[47]);
  assign celloutsig_1_18z = celloutsig_1_15z & ~(celloutsig_1_9z);
  assign celloutsig_0_24z = in_data[22] & ~(celloutsig_0_14z);
  assign celloutsig_0_31z = celloutsig_0_26z[19:8] % { 1'h1, in_data[23:19], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_45z = { celloutsig_0_31z[0], celloutsig_0_44z, _04_[13:11], _01_ } % { 1'h1, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_93z = { celloutsig_0_77z[3:0], celloutsig_0_54z, _04_[13:11], _01_, _08_, celloutsig_0_27z } % { 1'h1, celloutsig_0_31z[3:1], celloutsig_0_14z, celloutsig_0_72z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_11z };
  assign celloutsig_0_94z = { celloutsig_0_19z, celloutsig_0_91z, celloutsig_0_1z, celloutsig_0_49z, celloutsig_0_41z, celloutsig_0_68z } % { 1'h1, celloutsig_0_56z[3:0], celloutsig_0_46z };
  assign celloutsig_0_36z = { celloutsig_0_31z[8:0], celloutsig_0_18z } % { 1'h1, celloutsig_0_31z[8:2], celloutsig_0_35z, celloutsig_0_32z };
  assign celloutsig_0_46z = celloutsig_0_15z[4:1] % { 1'h1, celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_35z };
  assign celloutsig_1_3z = ~^ celloutsig_1_0z[12:0];
  assign celloutsig_0_23z = ~^ { _04_[13:11], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_40z = { _07_[6:1], celloutsig_0_18z } >> celloutsig_0_10z[42:36];
  assign celloutsig_0_47z = { celloutsig_0_46z[1:0], celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_24z } >> { celloutsig_0_9z, celloutsig_0_40z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } >> celloutsig_1_0z[10:8];
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_6z, _07_ };
  assign celloutsig_1_7z = { in_data[114:111], celloutsig_1_4z } << { in_data[132:129], celloutsig_1_1z };
  assign celloutsig_0_21z = { in_data[90:88], celloutsig_0_9z } << { in_data[91:90], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_42z = { celloutsig_0_31z, celloutsig_0_29z } <<< { celloutsig_0_30z[4:0], celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_0_57z = _05_[8:0] <<< celloutsig_0_36z[9:1];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z } <<< in_data[153:146];
  assign celloutsig_0_11z = { celloutsig_0_1z, _04_[13:11], _01_, celloutsig_0_1z, celloutsig_0_1z } <<< { celloutsig_0_2z[4:3], celloutsig_0_3z, _04_[13:11], _01_ };
  assign celloutsig_0_19z = celloutsig_0_15z[4:1] <<< { celloutsig_0_11z[1:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[139:135], celloutsig_1_1z } >>> in_data[126:121];
  assign celloutsig_0_26z = { celloutsig_0_10z[27:14], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z } ~^ { _08_[4:1], _04_[41:38], _02_, _04_[36:35], _03_, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[4]) | (in_data[167] & celloutsig_1_1z));
  assign { _04_[44:42], _04_[37], _04_[34:14], _04_[10:0] } = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, _02_, _03_, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, _01_, celloutsig_0_6z, celloutsig_0_6z, _04_[41:38], _02_, _04_[36:35], _03_ };
  assign _06_[13] = _00_;
  assign { out_data[128], out_data[96], out_data[46:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
