// Seed: 707199124
module module_0 ();
  wire id_1;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      id_1, 1, 1'h0 - 1
  );
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    inout wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    id_14,
    input supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12
);
  assign id_0.id_4 = id_3;
  wire id_15;
  assign id_14 = id_6;
  assign id_11 = id_7;
  xor primCall (
      id_0, id_1, id_10, id_12, id_14, id_15, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9
  );
  always wait (-1) id_0 = id_3;
  module_0 modCall_1 ();
endmodule
