{COMPONENT Z:\6502\MEZW65C_RAM\W65C_REV2.1G\PLD1.5\MEZW65C_GLUE.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Feb 19 13:36:53 2025 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P RW {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P D0 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P D1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P D2 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P DCK {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P BE {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P E {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P SSX {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P D_IN {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P LOW {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P SO {Pt "I/O"}{Lq 0}{Ploc 300 20}}
   {P CEX {Pt "I/O"}{Lq 0}{Ploc 300 40}}
   {P WEX {Pt "I/O"}{Lq 0}{Ploc 300 60}}
   {P OEX {Pt "I/O"}{Lq 0}{Ploc 300 80}}
   {P NCK {Pt "I/O"}{Lq 0}{Ploc 300 100}}
   {P R_CK {Pt "I/O"}{Lq 0}{Ploc 300 120}}
   {P CPU_CK {Pt "I/O"}{Lq 0}{Ploc 300 140}}
   {P A16 {Pt "OUTPUT"}{Lq 0}{Ploc 300 160}}
   {P A17 {Pt "OUTPUT"}{Lq 0}{Ploc 300 180}}
   {P A18 {Pt "OUTPUT"}{Lq 0}{Ploc 300 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 200 250}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 280 30}
   {Pnl 280 50}
   {Pnl 280 70}
   {Pnl 280 90}
   {Pnl 280 110}
   {Pnl 280 130}
   {Pnl 280 150}
   {Pnl 280 170}
   {Pnl 280 190}
   {Pnl 280 210}

   {Sd A 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 22 23 19 20 21}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 240 270 0}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 270 20 300 20}
   {L 270 40 300 40}
   {L 270 60 300 60}
   {L 270 80 300 80}
   {L 270 100 300 100}
   {L 270 120 300 120}
   {L 270 140 300 140}
   {L 270 160 300 160}
   {L 270 180 300 180}
   {L 270 200 300 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "RW" 140 220}
   {T "D0" 140 200}
   {T "D1" 140 180}
   {T "D2" 140 160}
   {T "CLK" 140 140}
   {T "DCK" 140 120}
   {T "BE" 140 100}
   {T "E" 140 80}
   {T "SSX" 140 60}
   {T "D_IN" 140 40}
   {T "LOW" 140 20}
   [Tj "RC"]
   {T "SO" 260 20}
   {T "CEX" 260 40}
   {T "WEX" 260 60}
   {T "OEX" 260 80}
   {T "NCK" 260 100}
   {T "R_CK" 260 120}
   {T "CPU_CK" 260 140}
   {T "A16" 260 160}
   {T "A17" 260 180}
   {T "A18" 260 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 200 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD Z:\6502\MEZW65C_RAM\W65C_REV2.1G\PLD1.5\MEZW65C_GLUE 200 240}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N RW
   }
   {N D0
   }
   {N D1
   }
   {N D2
   }
   {N CLK
   }
   {N DCK
   }
   {N BE
   }
   {N E
   }
   {N SSX
   }
   {N D_IN
   }
   {N LOW
   }
   {N SO
   }
   {N CEX
   }
   {N WEX
   }
   {N OEX
   }
   {N NCK
   }
   {N R_CK
   }
   {N CPU_CK
   }
   {N A16
   }
   {N A17
   }
   {N A18
   }
  }

  {SUBCOMP
  }
 }
}
