<stg><name>levmarq</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="66" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="86" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dummy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dummy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ny

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ny, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dysq, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dysq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %npar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %npar, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %g, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %g

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %h

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %npar_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %npar

]]></Node>
<StgValue><ssdm name="npar_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %ny_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ny

]]></Node>
<StgValue><ssdm name="ny_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %dummy_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dummy

]]></Node>
<StgValue><ssdm name="dummy_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32">
<![CDATA[
entry:21 %trunc_ln4 = trunc i32 %dummy_read

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %g_addr = getelementptr i32 %g, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %g_addr_1 = getelementptr i32 %g, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="g_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %g_addr_2 = getelementptr i32 %g, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="g_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:25 %store_ln4 = store i31 0, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:26 %br_ln4 = br void %VITIS_LOOP_14_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_14_2:0 %x_1 = load i31 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_14_2:1 %zext_ln4_1 = zext i31 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2:2 %icmp_ln4 = icmp_slt  i32 %zext_ln4_1, i32 %ny_read

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_14_2:3 %add_ln4 = add i31 %x_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_14_2:4 %br_ln4 = br i1 %icmp_ln4, void %for.end34.loopexit, void %VITIS_LOOP_14_2.split

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:5 %x_assign = sitofp i32 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
for.end34.loopexit:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:5 %x_assign = sitofp i32 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:5 %x_assign = sitofp i32 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:5 %x_assign = sitofp i32 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:6 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:6 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:6 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:6 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="158" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="162" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="166" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="170" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="178" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="190" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="194" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="202" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="210" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="214" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="218" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="222" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="226" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="230" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="232" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="234" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="238" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="246" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="250" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="251" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="254" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="255" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="256" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="258" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="260" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="261" st_id="40" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="262" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="264" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="265" st_id="41" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="266" st_id="42" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="270" st_id="43" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="274" st_id="44" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="275" st_id="44" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="277" st_id="44" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="278" st_id="45" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="279" st_id="45" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="282" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="284" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="285" st_id="46" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="286" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="290" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="291" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="292" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="294" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="296" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="298" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="299" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="300" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="301" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="302" st_id="51" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="306" st_id="52" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="307" st_id="52" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="309" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="310" st_id="53" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="311" st_id="53" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="312" st_id="53" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="313" st_id="53" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="314" st_id="54" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="317" st_id="54" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="318" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="319" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="321" st_id="55" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="322" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="323" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="324" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="325" st_id="56" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="326" st_id="56" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="327" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="328" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="329" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="330" st_id="57" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="331" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="332" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="333" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="334" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="335" st_id="58" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="336" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="337" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_14_2.split:0 %zext_ln4 = zext i31 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="338" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_14_2.split:2 %dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="dysq_addr"/></StgValue>
</operation>

<operation id="339" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:3 %dysq_load = load i10 %dysq_addr

]]></Node>
<StgValue><ssdm name="dysq_load"/></StgValue>
</operation>

<operation id="340" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="341" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="342" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="343" st_id="59" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="344" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_14_2.split:51 %y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="345" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:52 %y_load = load i10 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="346" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="347" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:3 %dysq_load = load i10 %dysq_addr

]]></Node>
<StgValue><ssdm name="dysq_load"/></StgValue>
</operation>

<operation id="348" st_id="60" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="349" st_id="60" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="350" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:47 %bitcast_ln11 = bitcast i32 %exp_d_3

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="351" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:48 %store_ln11 = store i32 %bitcast_ln11, i7 %g_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="352" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:52 %y_load = load i10 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="353" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="354" st_id="61" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="355" st_id="61" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="356" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %y_assign = bitcast i32 %y_load

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="357" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>

<operation id="358" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:66 %sub_i = fadd i32 %y_assign, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="359" st_id="62" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="361" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:66 %sub_i = fadd i32 %y_assign, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="362" st_id="62" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:67 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="363" st_id="63" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="364" st_id="63" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="365" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:66 %sub_i = fadd i32 %y_assign, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="366" st_id="63" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:67 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="367" st_id="64" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="368" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:49 %bitcast_ln12 = bitcast i32 %out2

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="369" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:50 %store_ln12 = store i32 %bitcast_ln12, i7 %g_addr_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="370" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:66 %sub_i = fadd i32 %y_assign, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="371" st_id="64" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:67 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="372" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_14_2.split:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="373" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:4 %weight = bitcast i32 %dysq_load

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="374" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %bitcast_ln10 = bitcast i32 %out0

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="375" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:46 %store_ln10 = store i32 %bitcast_ln10, i7 %g_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="376" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:66 %sub_i = fadd i32 %y_assign, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="377" st_id="65" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:67 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="378" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_14_2.split:68 %br_ln14 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="379" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_19_3:0 %i = phi i8 %add_ln14, void %VITIS_LOOP_19_3.split, i8 0, void %VITIS_LOOP_14_2.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="380" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_19_3:1 %indvars_iv10 = phi i32 %add_ln14_1, void %VITIS_LOOP_19_3.split, i32 1, void %VITIS_LOOP_14_2.split

]]></Node>
<StgValue><ssdm name="indvars_iv10"/></StgValue>
</operation>

<operation id="381" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3:2 %zext_ln14_1 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="382" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3:3 %icmp_ln14 = icmp_slt  i32 %zext_ln14_1, i32 %npar_read

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="383" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3:4 %add_ln14 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="384" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3:5 %br_ln14 = br i1 %icmp_ln14, void %for.inc32.loopexit, void %VITIS_LOOP_19_3.split

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="385" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3.split:0 %zext_ln14 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="386" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3.split:1 %trunc_ln15 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="387" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:3 %mul_ln15 = mul i7 %trunc_ln15, i7 %trunc_ln4

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="388" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:4 %zext_ln15 = zext i7 %mul_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="389" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:5 %g_addr_3 = getelementptr i32 %g, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="g_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:6 %g_load = load i7 %g_addr_3

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="391" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:11 %d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="392" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:19 %add_ln14_1 = add i32 %indvars_iv10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="393" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.loopexit:0 %store_ln4 = store i31 %add_ln4, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="394" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.loopexit:1 %br_ln4 = br void %VITIS_LOOP_14_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="395" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:6 %g_load = load i7 %g_addr_3

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="396" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %x_s = bitcast i32 %g_load

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="397" st_id="68" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:8 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>

<operation id="398" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:17 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln15, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="399" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:18 %call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i32 %indvars_iv10, i7 %trunc_ln4, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="400" st_id="69" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:8 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>

<operation id="401" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:18 %call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i32 %indvars_iv10, i7 %trunc_ln4, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="402" st_id="70" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:8 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="403" st_id="71" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:8 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="404" st_id="72" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:9 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="405" st_id="73" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:9 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="406" st_id="74" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:9 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="407" st_id="75" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:9 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="408" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="409" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="410" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="411" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="412" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:12 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="413" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="414" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:12 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="415" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:13 %bitcast_ln18 = bitcast i32 %d_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="416" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:14 %add = fadd i32 %bitcast_ln18, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="417" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:14 %add = fadd i32 %bitcast_ln18, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="418" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:14 %add = fadd i32 %bitcast_ln18, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="419" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:14 %add = fadd i32 %bitcast_ln18, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="420" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:14 %add = fadd i32 %bitcast_ln18, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="421" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:2 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="422" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:15 %bitcast_ln18_1 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>

<operation id="423" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:16 %store_ln18 = store i32 %bitcast_ln18_1, i7 %d_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="424" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:20 %br_ln14 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
