# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2135097  1748006626   731684580  1748006626   731684580 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../generated-sources/testbench.sv"
S      3635  2135079  1748006626   712684579  1748006626   704684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../primary-sources/SyncMux.sv"
S       256  2135086  1748006626   714684579  1748006626   703684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2135085  1748006626   715684579  1748006626   703684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2135082  1748006626   714684579  1748006626   703684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2135081  1748006626   714684579  1748006626   703684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2135081  1748006626   714684579  1748006626   703684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-test/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2135131  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2135130  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench.h"
T      2240  2135145  1748006626   933684585  1748006626   933684585 "verilated-sources/VsvsimTestbench.mk"
T      7841  2135129  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5870  2135126  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2135132  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2135120  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2135124  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__Syms.h"
T      1861  2135134  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench___024root.h"
T      8367  2135139  1748006626   933684585  1748006626   933684585 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10193  2135138  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12855  2135136  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3298  2135137  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2135135  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2135133  1748006626   932684585  1748006626   932684585 "verilated-sources/VsvsimTestbench__pch.h"
T      2080  2135146  1748006626   933684585  1748006626   933684585 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006626   933684585  1748006626   933684585 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2135144  1748006626   933684585  1748006626   933684585 "verilated-sources/VsvsimTestbench_classes.mk"
