
SensorBoard-Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030fc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080031bc  080031bc  000131bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031ec  080031ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080031ec  080031ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031ec  080031ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031ec  080031ec  000131ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031f0  080031f0  000131f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080031f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000000c  08003200  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  08003200  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae79  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cec  00000000  00000000  0002aef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc8  00000000  00000000  0002cbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000929  00000000  00000000  0002d7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018465  00000000  00000000  0002e0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c9a2  00000000  00000000  00046536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ecb4  00000000  00000000  00052ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a6c  00000000  00000000  000e1b8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000e45f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031a4 	.word	0x080031a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080031a4 	.word	0x080031a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <ADC_DMA_AVG>:
/*
 * @brief Averages an ADC channel over the DMA buffer, achieves better resolution
 * @param ADC_PIN - ADC channel pin
 * @retval uint16_t - averaged ADC DMA value on success, -1 if invalid pin
 */
uint16_t ADC_DMA_AVG(uint16_t ADC_Pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b086      	sub	sp, #24
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dbb      	adds	r3, r7, #6
 800022a:	801a      	strh	r2, [r3, #0]
	int channel;
	int i;
	uint32_t adc_sum;

	switch (ADC_Pin) {
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	881b      	ldrh	r3, [r3, #0]
 8000230:	2b80      	cmp	r3, #128	; 0x80
 8000232:	d00b      	beq.n	800024c <ADC_DMA_AVG+0x2c>
 8000234:	dc10      	bgt.n	8000258 <ADC_DMA_AVG+0x38>
 8000236:	2b40      	cmp	r3, #64	; 0x40
 8000238:	d005      	beq.n	8000246 <ADC_DMA_AVG+0x26>
 800023a:	dc0d      	bgt.n	8000258 <ADC_DMA_AVG+0x38>
 800023c:	2b01      	cmp	r3, #1
 800023e:	d007      	beq.n	8000250 <ADC_DMA_AVG+0x30>
 8000240:	2b02      	cmp	r3, #2
 8000242:	d007      	beq.n	8000254 <ADC_DMA_AVG+0x34>
 8000244:	e008      	b.n	8000258 <ADC_DMA_AVG+0x38>
		case S1_Pin:
			channel = 0;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]
			break;
 800024a:	e008      	b.n	800025e <ADC_DMA_AVG+0x3e>
		case S2_Pin:
			channel = 1;
 800024c:	2301      	movs	r3, #1
 800024e:	617b      	str	r3, [r7, #20]
		case S3_Pin:
			channel = 2;
 8000250:	2302      	movs	r3, #2
 8000252:	617b      	str	r3, [r7, #20]
		case S4_Pin:
			channel = 3;
 8000254:	2303      	movs	r3, #3
 8000256:	617b      	str	r3, [r7, #20]
		default:
			channel = -1;
 8000258:	2301      	movs	r3, #1
 800025a:	425b      	negs	r3, r3
 800025c:	617b      	str	r3, [r7, #20]
	}

	if (channel == -1) {
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	3301      	adds	r3, #1
 8000262:	d101      	bne.n	8000268 <ADC_DMA_AVG+0x48>
		return -1;
 8000264:	4b0f      	ldr	r3, [pc, #60]	; (80002a4 <ADC_DMA_AVG+0x84>)
 8000266:	e018      	b.n	800029a <ADC_DMA_AVG+0x7a>
	}

	adc_sum = 0;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AVG_PER_CHANNEL; i++) {
 800026c:	2300      	movs	r3, #0
 800026e:	613b      	str	r3, [r7, #16]
 8000270:	e00d      	b.n	800028e <ADC_DMA_AVG+0x6e>
		adc_sum += ADC_DMA_BUFF[channel + (i * NUM_ADC_CHANNELS)];
 8000272:	693b      	ldr	r3, [r7, #16]
 8000274:	009a      	lsls	r2, r3, #2
 8000276:	697b      	ldr	r3, [r7, #20]
 8000278:	18d2      	adds	r2, r2, r3
 800027a:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <ADC_DMA_AVG+0x88>)
 800027c:	0052      	lsls	r2, r2, #1
 800027e:	5ad3      	ldrh	r3, [r2, r3]
 8000280:	001a      	movs	r2, r3
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	189b      	adds	r3, r3, r2
 8000286:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AVG_PER_CHANNEL; i++) {
 8000288:	693b      	ldr	r3, [r7, #16]
 800028a:	3301      	adds	r3, #1
 800028c:	613b      	str	r3, [r7, #16]
 800028e:	693b      	ldr	r3, [r7, #16]
 8000290:	2b03      	cmp	r3, #3
 8000292:	ddee      	ble.n	8000272 <ADC_DMA_AVG+0x52>
	}

	return adc_sum / AVG_PER_CHANNEL;
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	089b      	lsrs	r3, r3, #2
 8000298:	b29b      	uxth	r3, r3
}
 800029a:	0018      	movs	r0, r3
 800029c:	46bd      	mov	sp, r7
 800029e:	b006      	add	sp, #24
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	0000ffff 	.word	0x0000ffff
 80002a8:	2000017c 	.word	0x2000017c

080002ac <ADC_CAN_Package>:
/*
 * @brief Packages ADC values into CAN packet
 * @param ADC_PIN - ADC channel pin
 * @retval bool - true on success
 */
bool ADC_CAN_Package(uint16_t ADC_Pin) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	0002      	movs	r2, r0
 80002b4:	1dbb      	adds	r3, r7, #6
 80002b6:	801a      	strh	r2, [r3, #0]
	uint16_t *value;
	switch (ADC_Pin) {
 80002b8:	1dbb      	adds	r3, r7, #6
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	2b80      	cmp	r3, #128	; 0x80
 80002be:	d00b      	beq.n	80002d8 <ADC_CAN_Package+0x2c>
 80002c0:	dc10      	bgt.n	80002e4 <ADC_CAN_Package+0x38>
 80002c2:	2b40      	cmp	r3, #64	; 0x40
 80002c4:	d005      	beq.n	80002d2 <ADC_CAN_Package+0x26>
 80002c6:	dc0d      	bgt.n	80002e4 <ADC_CAN_Package+0x38>
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d007      	beq.n	80002dc <ADC_CAN_Package+0x30>
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	d007      	beq.n	80002e0 <ADC_CAN_Package+0x34>
 80002d0:	e008      	b.n	80002e4 <ADC_CAN_Package+0x38>
		case S1_Pin:
			value = (uint16_t *)&TxData[0];
 80002d2:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <ADC_CAN_Package+0x64>)
 80002d4:	60fb      	str	r3, [r7, #12]
			break;
 80002d6:	e007      	b.n	80002e8 <ADC_CAN_Package+0x3c>
		case S2_Pin:
			value = (uint16_t *)&TxData[2];
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <ADC_CAN_Package+0x68>)
 80002da:	60fb      	str	r3, [r7, #12]
		case S3_Pin:
			value = (uint16_t *)&TxData[4];
 80002dc:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <ADC_CAN_Package+0x6c>)
 80002de:	60fb      	str	r3, [r7, #12]
		case S4_Pin:
			value = (uint16_t *)&TxData[6];
 80002e0:	4b0e      	ldr	r3, [pc, #56]	; (800031c <ADC_CAN_Package+0x70>)
 80002e2:	60fb      	str	r3, [r7, #12]
		default:
			value = NULL;
 80002e4:	2300      	movs	r3, #0
 80002e6:	60fb      	str	r3, [r7, #12]
	}

	if (!value) {
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d101      	bne.n	80002f2 <ADC_CAN_Package+0x46>
		return 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e009      	b.n	8000306 <ADC_CAN_Package+0x5a>
	}

	*value = ADC_DMA_AVG(ADC_Pin);
 80002f2:	1dbb      	adds	r3, r7, #6
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	f7ff ff92 	bl	8000220 <ADC_DMA_AVG>
 80002fc:	0003      	movs	r3, r0
 80002fe:	001a      	movs	r2, r3
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	801a      	strh	r2, [r3, #0]
	return 1;
 8000304:	2301      	movs	r3, #1
}
 8000306:	0018      	movs	r0, r3
 8000308:	46bd      	mov	sp, r7
 800030a:	b004      	add	sp, #16
 800030c:	bd80      	pop	{r7, pc}
 800030e:	46c0      	nop			; (mov r8, r8)
 8000310:	20000170 	.word	0x20000170
 8000314:	20000172 	.word	0x20000172
 8000318:	20000174 	.word	0x20000174
 800031c:	20000176 	.word	0x20000176

08000320 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and send CAN packet
  if (htim == &htim16)
 8000328:	687a      	ldr	r2, [r7, #4]
 800032a:	4b0d      	ldr	r3, [pc, #52]	; (8000360 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800032c:	429a      	cmp	r2, r3
 800032e:	d113      	bne.n	8000358 <HAL_TIM_PeriodElapsedCallback+0x38>
  {
	if (!ADC_CAN_Package(S1_Pin) || HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000330:	2040      	movs	r0, #64	; 0x40
 8000332:	f7ff ffbb 	bl	80002ac <ADC_CAN_Package>
 8000336:	0003      	movs	r3, r0
 8000338:	001a      	movs	r2, r3
 800033a:	2301      	movs	r3, #1
 800033c:	4053      	eors	r3, r2
 800033e:	b2db      	uxtb	r3, r3
 8000340:	2b00      	cmp	r3, #0
 8000342:	d107      	bne.n	8000354 <HAL_TIM_PeriodElapsedCallback+0x34>
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000346:	4a08      	ldr	r2, [pc, #32]	; (8000368 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000348:	4908      	ldr	r1, [pc, #32]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800034a:	4809      	ldr	r0, [pc, #36]	; (8000370 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800034c:	f001 fa9c 	bl	8001888 <HAL_CAN_AddTxMessage>
 8000350:	1e03      	subs	r3, r0, #0
 8000352:	d001      	beq.n	8000358 <HAL_TIM_PeriodElapsedCallback+0x38>
		Error_Handler();
 8000354:	f000 fa1a 	bl	800078c <Error_Handler>
	}
  }
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20000110 	.word	0x20000110
 8000364:	20000178 	.word	0x20000178
 8000368:	20000170 	.word	0x20000170
 800036c:	20000158 	.word	0x20000158
 8000370:	200000ac 	.word	0x200000ac

08000374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  TxHeader.StdId = 0x321;
 8000378:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <main+0x6c>)
 800037a:	4a1a      	ldr	r2, [pc, #104]	; (80003e4 <main+0x70>)
 800037c:	601a      	str	r2, [r3, #0]
  TxHeader.ExtId = 0;
 800037e:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <main+0x6c>)
 8000380:	2200      	movs	r2, #0
 8000382:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA;
 8000384:	4b16      	ldr	r3, [pc, #88]	; (80003e0 <main+0x6c>)
 8000386:	2200      	movs	r2, #0
 8000388:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 800038a:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <main+0x6c>)
 800038c:	2200      	movs	r2, #0
 800038e:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 8000390:	4b13      	ldr	r3, [pc, #76]	; (80003e0 <main+0x6c>)
 8000392:	2208      	movs	r2, #8
 8000394:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000396:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <main+0x6c>)
 8000398:	2200      	movs	r2, #0
 800039a:	751a      	strb	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800039c:	f000 fb9e 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003a0:	f000 f828 	bl	80003f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003a4:	f000 f99c 	bl	80006e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80003a8:	f000 f97c 	bl	80006a4 <MX_DMA_Init>
  MX_CAN_Init();
 80003ac:	f000 f8e2 	bl	8000574 <MX_CAN_Init>
  MX_ADC_Init();
 80003b0:	f000 f85c 	bl	800046c <MX_ADC_Init>
  MX_TIM16_Init();
 80003b4:	f000 f940 	bl	8000638 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADC_Start_DMA(&hadc, (uint32_t *)ADC_DMA_BUFF, NUM_ADC_CHANNELS * AVG_PER_CHANNEL) != HAL_OK) {
 80003b8:	490b      	ldr	r1, [pc, #44]	; (80003e8 <main+0x74>)
 80003ba:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <main+0x78>)
 80003bc:	2210      	movs	r2, #16
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fd30 	bl	8000e24 <HAL_ADC_Start_DMA>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <main+0x58>
	  Error_Handler();
 80003c8:	f000 f9e0 	bl	800078c <Error_Handler>
  }

  if (HAL_TIM_Base_Start_IT(&htim16) != HAL_OK) {
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <main+0x7c>)
 80003ce:	0018      	movs	r0, r3
 80003d0:	f002 fcb4 	bl	8002d3c <HAL_TIM_Base_Start_IT>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <main+0x68>
	  Error_Handler();
 80003d8:	f000 f9d8 	bl	800078c <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003dc:	e7fe      	b.n	80003dc <main+0x68>
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	20000158 	.word	0x20000158
 80003e4:	00000321 	.word	0x00000321
 80003e8:	2000017c 	.word	0x2000017c
 80003ec:	20000028 	.word	0x20000028
 80003f0:	20000110 	.word	0x20000110

080003f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b093      	sub	sp, #76	; 0x4c
 80003f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fa:	2414      	movs	r4, #20
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	0018      	movs	r0, r3
 8000400:	2334      	movs	r3, #52	; 0x34
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f002 fea1 	bl	800314c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	0018      	movs	r0, r3
 800040e:	2310      	movs	r3, #16
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f002 fe9a 	bl	800314c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	2201      	movs	r2, #1
 800041c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	2201      	movs	r2, #1
 8000422:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000424:	193b      	adds	r3, r7, r4
 8000426:	2200      	movs	r2, #0
 8000428:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042a:	193b      	adds	r3, r7, r4
 800042c:	0018      	movs	r0, r3
 800042e:	f001 ff61 	bl	80022f4 <HAL_RCC_OscConfig>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d001      	beq.n	800043a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000436:	f000 f9a9 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	2207      	movs	r2, #7
 800043e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2201      	movs	r2, #1
 8000444:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000446:	1d3b      	adds	r3, r7, #4
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2100      	movs	r1, #0
 8000456:	0018      	movs	r0, r3
 8000458:	f002 fad2 	bl	8002a00 <HAL_RCC_ClockConfig>
 800045c:	1e03      	subs	r3, r0, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000460:	f000 f994 	bl	800078c <Error_Handler>
  }
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	b013      	add	sp, #76	; 0x4c
 800046a:	bd90      	pop	{r4, r7, pc}

0800046c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	0018      	movs	r0, r3
 8000476:	230c      	movs	r3, #12
 8000478:	001a      	movs	r2, r3
 800047a:	2100      	movs	r1, #0
 800047c:	f002 fe66 	bl	800314c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000480:	4b3a      	ldr	r3, [pc, #232]	; (800056c <MX_ADC_Init+0x100>)
 8000482:	4a3b      	ldr	r2, [pc, #236]	; (8000570 <MX_ADC_Init+0x104>)
 8000484:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000486:	4b39      	ldr	r3, [pc, #228]	; (800056c <MX_ADC_Init+0x100>)
 8000488:	2280      	movs	r2, #128	; 0x80
 800048a:	0612      	lsls	r2, r2, #24
 800048c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800048e:	4b37      	ldr	r3, [pc, #220]	; (800056c <MX_ADC_Init+0x100>)
 8000490:	2200      	movs	r2, #0
 8000492:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000494:	4b35      	ldr	r3, [pc, #212]	; (800056c <MX_ADC_Init+0x100>)
 8000496:	2200      	movs	r2, #0
 8000498:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800049a:	4b34      	ldr	r3, [pc, #208]	; (800056c <MX_ADC_Init+0x100>)
 800049c:	2201      	movs	r2, #1
 800049e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004a0:	4b32      	ldr	r3, [pc, #200]	; (800056c <MX_ADC_Init+0x100>)
 80004a2:	2204      	movs	r2, #4
 80004a4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80004a6:	4b31      	ldr	r3, [pc, #196]	; (800056c <MX_ADC_Init+0x100>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004ac:	4b2f      	ldr	r3, [pc, #188]	; (800056c <MX_ADC_Init+0x100>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80004b2:	4b2e      	ldr	r3, [pc, #184]	; (800056c <MX_ADC_Init+0x100>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80004b8:	4b2c      	ldr	r3, [pc, #176]	; (800056c <MX_ADC_Init+0x100>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004be:	4b2b      	ldr	r3, [pc, #172]	; (800056c <MX_ADC_Init+0x100>)
 80004c0:	22c2      	movs	r2, #194	; 0xc2
 80004c2:	32ff      	adds	r2, #255	; 0xff
 80004c4:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004c6:	4b29      	ldr	r3, [pc, #164]	; (800056c <MX_ADC_Init+0x100>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80004cc:	4b27      	ldr	r3, [pc, #156]	; (800056c <MX_ADC_Init+0x100>)
 80004ce:	2224      	movs	r2, #36	; 0x24
 80004d0:	2101      	movs	r1, #1
 80004d2:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004d4:	4b25      	ldr	r3, [pc, #148]	; (800056c <MX_ADC_Init+0x100>)
 80004d6:	2201      	movs	r2, #1
 80004d8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004da:	4b24      	ldr	r3, [pc, #144]	; (800056c <MX_ADC_Init+0x100>)
 80004dc:	0018      	movs	r0, r3
 80004de:	f000 fb61 	bl	8000ba4 <HAL_ADC_Init>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d001      	beq.n	80004ea <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 80004e6:	f000 f951 	bl	800078c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2206      	movs	r2, #6
 80004ee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2280      	movs	r2, #128	; 0x80
 80004f4:	0152      	lsls	r2, r2, #5
 80004f6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	0552      	lsls	r2, r2, #21
 80004fe:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000500:	1d3a      	adds	r2, r7, #4
 8000502:	4b1a      	ldr	r3, [pc, #104]	; (800056c <MX_ADC_Init+0x100>)
 8000504:	0011      	movs	r1, r2
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fd26 	bl	8000f58 <HAL_ADC_ConfigChannel>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <MX_ADC_Init+0xa8>
  {
    Error_Handler();
 8000510:	f000 f93c 	bl	800078c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2207      	movs	r2, #7
 8000518:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800051a:	1d3a      	adds	r2, r7, #4
 800051c:	4b13      	ldr	r3, [pc, #76]	; (800056c <MX_ADC_Init+0x100>)
 800051e:	0011      	movs	r1, r2
 8000520:	0018      	movs	r0, r3
 8000522:	f000 fd19 	bl	8000f58 <HAL_ADC_ConfigChannel>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <MX_ADC_Init+0xc2>
  {
    Error_Handler();
 800052a:	f000 f92f 	bl	800078c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2208      	movs	r2, #8
 8000532:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000534:	1d3a      	adds	r2, r7, #4
 8000536:	4b0d      	ldr	r3, [pc, #52]	; (800056c <MX_ADC_Init+0x100>)
 8000538:	0011      	movs	r1, r2
 800053a:	0018      	movs	r0, r3
 800053c:	f000 fd0c 	bl	8000f58 <HAL_ADC_ConfigChannel>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d001      	beq.n	8000548 <MX_ADC_Init+0xdc>
  {
    Error_Handler();
 8000544:	f000 f922 	bl	800078c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2209      	movs	r2, #9
 800054c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800054e:	1d3a      	adds	r2, r7, #4
 8000550:	4b06      	ldr	r3, [pc, #24]	; (800056c <MX_ADC_Init+0x100>)
 8000552:	0011      	movs	r1, r2
 8000554:	0018      	movs	r0, r3
 8000556:	f000 fcff 	bl	8000f58 <HAL_ADC_ConfigChannel>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <MX_ADC_Init+0xf6>
  {
    Error_Handler();
 800055e:	f000 f915 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b004      	add	sp, #16
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	20000028 	.word	0x20000028
 8000570:	40012400 	.word	0x40012400

08000574 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800057a:	4b2d      	ldr	r3, [pc, #180]	; (8000630 <MX_CAN_Init+0xbc>)
 800057c:	4a2d      	ldr	r2, [pc, #180]	; (8000634 <MX_CAN_Init+0xc0>)
 800057e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 8000580:	4b2b      	ldr	r3, [pc, #172]	; (8000630 <MX_CAN_Init+0xbc>)
 8000582:	2201      	movs	r2, #1
 8000584:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000586:	4b2a      	ldr	r3, [pc, #168]	; (8000630 <MX_CAN_Init+0xbc>)
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800058c:	4b28      	ldr	r3, [pc, #160]	; (8000630 <MX_CAN_Init+0xbc>)
 800058e:	2200      	movs	r2, #0
 8000590:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000592:	4b27      	ldr	r3, [pc, #156]	; (8000630 <MX_CAN_Init+0xbc>)
 8000594:	22c0      	movs	r2, #192	; 0xc0
 8000596:	0312      	lsls	r2, r2, #12
 8000598:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800059a:	4b25      	ldr	r3, [pc, #148]	; (8000630 <MX_CAN_Init+0xbc>)
 800059c:	2280      	movs	r2, #128	; 0x80
 800059e:	0352      	lsls	r2, r2, #13
 80005a0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80005a2:	4b23      	ldr	r3, [pc, #140]	; (8000630 <MX_CAN_Init+0xbc>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80005a8:	4b21      	ldr	r3, [pc, #132]	; (8000630 <MX_CAN_Init+0xbc>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80005ae:	4b20      	ldr	r3, [pc, #128]	; (8000630 <MX_CAN_Init+0xbc>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80005b4:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <MX_CAN_Init+0xbc>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80005ba:	4b1d      	ldr	r3, [pc, #116]	; (8000630 <MX_CAN_Init+0xbc>)
 80005bc:	2200      	movs	r2, #0
 80005be:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80005c0:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <MX_CAN_Init+0xbc>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80005c6:	4b1a      	ldr	r3, [pc, #104]	; (8000630 <MX_CAN_Init+0xbc>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f000 fedb 	bl	8001384 <HAL_CAN_Init>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80005d2:	f000 f8db 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef sFilterConfig;

  sFilterConfig.FilterActivation=ENABLE;
 80005d6:	003b      	movs	r3, r7
 80005d8:	2201      	movs	r2, #1
 80005da:	621a      	str	r2, [r3, #32]
  sFilterConfig.FilterFIFOAssignment=CAN_RX_FIFO0; //set fifo assignment
 80005dc:	003b      	movs	r3, r7
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 80005e2:	003b      	movs	r3, r7
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0;
 80005e8:	003b      	movs	r3, r7
 80005ea:	2200      	movs	r2, #0
 80005ec:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80005ee:	003b      	movs	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80005f4:	003b      	movs	r3, r7
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //set filter scale
 80005fa:	003b      	movs	r3, r7
 80005fc:	2201      	movs	r2, #1
 80005fe:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterBank = 0;
 8000600:	003b      	movs	r3, r7
 8000602:	2200      	movs	r2, #0
 8000604:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000606:	003b      	movs	r3, r7
 8000608:	2200      	movs	r2, #0
 800060a:	619a      	str	r2, [r3, #24]
  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800060c:	003a      	movs	r2, r7
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <MX_CAN_Init+0xbc>)
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f001 f800 	bl	8001618 <HAL_CAN_ConfigFilter>

  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <MX_CAN_Init+0xbc>)
 800061a:	0018      	movs	r0, r3
 800061c:	f001 f8ee 	bl	80017fc <HAL_CAN_Start>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_CAN_Init+0xb4>
  {
     Error_Handler ();
 8000624:	f000 f8b2 	bl	800078c <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8000628:	46c0      	nop			; (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	b00a      	add	sp, #40	; 0x28
 800062e:	bd80      	pop	{r7, pc}
 8000630:	200000ac 	.word	0x200000ac
 8000634:	40006400 	.word	0x40006400

08000638 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800063c:	4b15      	ldr	r3, [pc, #84]	; (8000694 <MX_TIM16_Init+0x5c>)
 800063e:	4a16      	ldr	r2, [pc, #88]	; (8000698 <MX_TIM16_Init+0x60>)
 8000640:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1600;
 8000642:	4b14      	ldr	r3, [pc, #80]	; (8000694 <MX_TIM16_Init+0x5c>)
 8000644:	22c8      	movs	r2, #200	; 0xc8
 8000646:	00d2      	lsls	r2, r2, #3
 8000648:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800064a:	4b12      	ldr	r3, [pc, #72]	; (8000694 <MX_TIM16_Init+0x5c>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8000650:	4b10      	ldr	r3, [pc, #64]	; (8000694 <MX_TIM16_Init+0x5c>)
 8000652:	4a12      	ldr	r2, [pc, #72]	; (800069c <MX_TIM16_Init+0x64>)
 8000654:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000656:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <MX_TIM16_Init+0x5c>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800065c:	4b0d      	ldr	r3, [pc, #52]	; (8000694 <MX_TIM16_Init+0x5c>)
 800065e:	2200      	movs	r2, #0
 8000660:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <MX_TIM16_Init+0x5c>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000668:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <MX_TIM16_Init+0x5c>)
 800066a:	0018      	movs	r0, r3
 800066c:	f002 fb16 	bl	8002c9c <HAL_TIM_Base_Init>
 8000670:	1e03      	subs	r3, r0, #0
 8000672:	d001      	beq.n	8000678 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000674:	f000 f88a 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Setting period manually and re-initing so I don't have to update every ioc change
  htim16.Init.Period = TIME_PERIOD - 1;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_TIM16_Init+0x5c>)
 800067a:	4a09      	ldr	r2, [pc, #36]	; (80006a0 <MX_TIM16_Init+0x68>)
 800067c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <MX_TIM16_Init+0x5c>)
 8000680:	0018      	movs	r0, r3
 8000682:	f002 fb0b 	bl	8002c9c <HAL_TIM_Base_Init>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d001      	beq.n	800068e <MX_TIM16_Init+0x56>
  {
    Error_Handler();
 800068a:	f000 f87f 	bl	800078c <Error_Handler>
  }


  /* USER CODE END TIM16_Init 2 */

}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000110 	.word	0x20000110
 8000698:	40014400 	.word	0x40014400
 800069c:	0000270f 	.word	0x0000270f
 80006a0:	000003e7 	.word	0x000003e7

080006a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <MX_DMA_Init+0x38>)
 80006ac:	695a      	ldr	r2, [r3, #20]
 80006ae:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <MX_DMA_Init+0x38>)
 80006b0:	2101      	movs	r1, #1
 80006b2:	430a      	orrs	r2, r1
 80006b4:	615a      	str	r2, [r3, #20]
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <MX_DMA_Init+0x38>)
 80006b8:	695b      	ldr	r3, [r3, #20]
 80006ba:	2201      	movs	r2, #1
 80006bc:	4013      	ands	r3, r2
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2100      	movs	r1, #0
 80006c6:	2009      	movs	r0, #9
 80006c8:	f001 fac4 	bl	8001c54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006cc:	2009      	movs	r0, #9
 80006ce:	f001 fad6 	bl	8001c7e <HAL_NVIC_EnableIRQ>

}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	b002      	add	sp, #8
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	40021000 	.word	0x40021000

080006e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e0:	b590      	push	{r4, r7, lr}
 80006e2:	b089      	sub	sp, #36	; 0x24
 80006e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e6:	240c      	movs	r4, #12
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	0018      	movs	r0, r3
 80006ec:	2314      	movs	r3, #20
 80006ee:	001a      	movs	r2, r3
 80006f0:	2100      	movs	r1, #0
 80006f2:	f002 fd2b 	bl	800314c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006f6:	4b23      	ldr	r3, [pc, #140]	; (8000784 <MX_GPIO_Init+0xa4>)
 80006f8:	695a      	ldr	r2, [r3, #20]
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <MX_GPIO_Init+0xa4>)
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	03c9      	lsls	r1, r1, #15
 8000700:	430a      	orrs	r2, r1
 8000702:	615a      	str	r2, [r3, #20]
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000706:	695a      	ldr	r2, [r3, #20]
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	03db      	lsls	r3, r3, #15
 800070c:	4013      	ands	r3, r2
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000714:	695a      	ldr	r2, [r3, #20]
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000718:	2180      	movs	r1, #128	; 0x80
 800071a:	0289      	lsls	r1, r1, #10
 800071c:	430a      	orrs	r2, r1
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	4b18      	ldr	r3, [pc, #96]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000722:	695a      	ldr	r2, [r3, #20]
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	029b      	lsls	r3, r3, #10
 8000728:	4013      	ands	r3, r2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800072e:	4b15      	ldr	r3, [pc, #84]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000730:	695a      	ldr	r2, [r3, #20]
 8000732:	4b14      	ldr	r3, [pc, #80]	; (8000784 <MX_GPIO_Init+0xa4>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	02c9      	lsls	r1, r1, #11
 8000738:	430a      	orrs	r2, r1
 800073a:	615a      	str	r2, [r3, #20]
 800073c:	4b11      	ldr	r3, [pc, #68]	; (8000784 <MX_GPIO_Init+0xa4>)
 800073e:	695a      	ldr	r2, [r3, #20]
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	02db      	lsls	r3, r3, #11
 8000744:	4013      	ands	r3, r2
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_SLEEP_GPIO_Port, CAN_SLEEP_Pin, GPIO_PIN_RESET);
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <MX_GPIO_Init+0xa8>)
 800074c:	2200      	movs	r2, #0
 800074e:	2108      	movs	r1, #8
 8000750:	0018      	movs	r0, r3
 8000752:	f001 fdb1 	bl	80022b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_SLEEP_Pin */
  GPIO_InitStruct.Pin = CAN_SLEEP_Pin;
 8000756:	0021      	movs	r1, r4
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2208      	movs	r2, #8
 800075c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2201      	movs	r2, #1
 8000762:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2202      	movs	r2, #2
 8000768:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CAN_SLEEP_GPIO_Port, &GPIO_InitStruct);
 8000770:	187b      	adds	r3, r7, r1
 8000772:	4a05      	ldr	r2, [pc, #20]	; (8000788 <MX_GPIO_Init+0xa8>)
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f001 fc36 	bl	8001fe8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b009      	add	sp, #36	; 0x24
 8000782:	bd90      	pop	{r4, r7, pc}
 8000784:	40021000 	.word	0x40021000
 8000788:	48000400 	.word	0x48000400

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
   __disable_irq();
  while (1)
 8000794:	e7fe      	b.n	8000794 <Error_Handler+0x8>
	...

08000798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <HAL_MspInit+0x44>)
 80007a0:	699a      	ldr	r2, [r3, #24]
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <HAL_MspInit+0x44>)
 80007a4:	2101      	movs	r1, #1
 80007a6:	430a      	orrs	r2, r1
 80007a8:	619a      	str	r2, [r3, #24]
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <HAL_MspInit+0x44>)
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	2201      	movs	r2, #1
 80007b0:	4013      	ands	r3, r2
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <HAL_MspInit+0x44>)
 80007b8:	69da      	ldr	r2, [r3, #28]
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <HAL_MspInit+0x44>)
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0549      	lsls	r1, r1, #21
 80007c0:	430a      	orrs	r2, r1
 80007c2:	61da      	str	r2, [r3, #28]
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_MspInit+0x44>)
 80007c6:	69da      	ldr	r2, [r3, #28]
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	055b      	lsls	r3, r3, #21
 80007cc:	4013      	ands	r3, r2
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b002      	add	sp, #8
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	40021000 	.word	0x40021000

080007e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b08b      	sub	sp, #44	; 0x2c
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	2414      	movs	r4, #20
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	0018      	movs	r0, r3
 80007ee:	2314      	movs	r3, #20
 80007f0:	001a      	movs	r2, r3
 80007f2:	2100      	movs	r1, #0
 80007f4:	f002 fcaa 	bl	800314c <memset>
  if(hadc->Instance==ADC1)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a3b      	ldr	r2, [pc, #236]	; (80008ec <HAL_ADC_MspInit+0x10c>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d170      	bne.n	80008e4 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000802:	4b3b      	ldr	r3, [pc, #236]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000804:	699a      	ldr	r2, [r3, #24]
 8000806:	4b3a      	ldr	r3, [pc, #232]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000808:	2180      	movs	r1, #128	; 0x80
 800080a:	0089      	lsls	r1, r1, #2
 800080c:	430a      	orrs	r2, r1
 800080e:	619a      	str	r2, [r3, #24]
 8000810:	4b37      	ldr	r3, [pc, #220]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000812:	699a      	ldr	r2, [r3, #24]
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	4013      	ands	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b34      	ldr	r3, [pc, #208]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000820:	695a      	ldr	r2, [r3, #20]
 8000822:	4b33      	ldr	r3, [pc, #204]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000824:	2180      	movs	r1, #128	; 0x80
 8000826:	0289      	lsls	r1, r1, #10
 8000828:	430a      	orrs	r2, r1
 800082a:	615a      	str	r2, [r3, #20]
 800082c:	4b30      	ldr	r3, [pc, #192]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 800082e:	695a      	ldr	r2, [r3, #20]
 8000830:	2380      	movs	r3, #128	; 0x80
 8000832:	029b      	lsls	r3, r3, #10
 8000834:	4013      	ands	r3, r2
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	4b2d      	ldr	r3, [pc, #180]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 800083c:	695a      	ldr	r2, [r3, #20]
 800083e:	4b2c      	ldr	r3, [pc, #176]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	02c9      	lsls	r1, r1, #11
 8000844:	430a      	orrs	r2, r1
 8000846:	615a      	str	r2, [r3, #20]
 8000848:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <HAL_ADC_MspInit+0x110>)
 800084a:	695a      	ldr	r2, [r3, #20]
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	02db      	lsls	r3, r3, #11
 8000850:	4013      	ands	r3, r2
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = S1_Pin|S2_Pin;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	22c0      	movs	r2, #192	; 0xc0
 800085a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	2203      	movs	r2, #3
 8000860:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	193a      	adds	r2, r7, r4
 800086a:	2390      	movs	r3, #144	; 0x90
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f001 fbb9 	bl	8001fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S3_Pin|S4_Pin;
 8000876:	193b      	adds	r3, r7, r4
 8000878:	2203      	movs	r2, #3
 800087a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800087c:	193b      	adds	r3, r7, r4
 800087e:	2203      	movs	r2, #3
 8000880:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	193b      	adds	r3, r7, r4
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000888:	193b      	adds	r3, r7, r4
 800088a:	4a1a      	ldr	r2, [pc, #104]	; (80008f4 <HAL_ADC_MspInit+0x114>)
 800088c:	0019      	movs	r1, r3
 800088e:	0010      	movs	r0, r2
 8000890:	f001 fbaa 	bl	8001fe8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 8000896:	4a19      	ldr	r2, [pc, #100]	; (80008fc <HAL_ADC_MspInit+0x11c>)
 8000898:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800089a:	4b17      	ldr	r3, [pc, #92]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 800089c:	2200      	movs	r2, #0
 800089e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80008a0:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80008a6:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008a8:	2280      	movs	r2, #128	; 0x80
 80008aa:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008ae:	2280      	movs	r2, #128	; 0x80
 80008b0:	0052      	lsls	r2, r2, #1
 80008b2:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008b4:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008b6:	2280      	movs	r2, #128	; 0x80
 80008b8:	00d2      	lsls	r2, r2, #3
 80008ba:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80008bc:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008be:	2220      	movs	r2, #32
 80008c0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80008c2:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80008c8:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 f9f4 	bl	8001cb8 <HAL_DMA_Init>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d001      	beq.n	80008d8 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 80008d4:	f7ff ff5a 	bl	800078c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a07      	ldr	r2, [pc, #28]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008dc:	631a      	str	r2, [r3, #48]	; 0x30
 80008de:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <HAL_ADC_MspInit+0x118>)
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b00b      	add	sp, #44	; 0x2c
 80008ea:	bd90      	pop	{r4, r7, pc}
 80008ec:	40012400 	.word	0x40012400
 80008f0:	40021000 	.word	0x40021000
 80008f4:	48000400 	.word	0x48000400
 80008f8:	20000068 	.word	0x20000068
 80008fc:	40020008 	.word	0x40020008

08000900 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b08b      	sub	sp, #44	; 0x2c
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	2414      	movs	r4, #20
 800090a:	193b      	adds	r3, r7, r4
 800090c:	0018      	movs	r0, r3
 800090e:	2314      	movs	r3, #20
 8000910:	001a      	movs	r2, r3
 8000912:	2100      	movs	r1, #0
 8000914:	f002 fc1a 	bl	800314c <memset>
  if(hcan->Instance==CAN)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a1d      	ldr	r2, [pc, #116]	; (8000994 <HAL_CAN_MspInit+0x94>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d133      	bne.n	800098a <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000922:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <HAL_CAN_MspInit+0x98>)
 8000924:	69da      	ldr	r2, [r3, #28]
 8000926:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <HAL_CAN_MspInit+0x98>)
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	0489      	lsls	r1, r1, #18
 800092c:	430a      	orrs	r2, r1
 800092e:	61da      	str	r2, [r3, #28]
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <HAL_CAN_MspInit+0x98>)
 8000932:	69da      	ldr	r2, [r3, #28]
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	049b      	lsls	r3, r3, #18
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <HAL_CAN_MspInit+0x98>)
 8000940:	695a      	ldr	r2, [r3, #20]
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <HAL_CAN_MspInit+0x98>)
 8000944:	2180      	movs	r1, #128	; 0x80
 8000946:	0289      	lsls	r1, r1, #10
 8000948:	430a      	orrs	r2, r1
 800094a:	615a      	str	r2, [r3, #20]
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <HAL_CAN_MspInit+0x98>)
 800094e:	695a      	ldr	r2, [r3, #20]
 8000950:	2380      	movs	r3, #128	; 0x80
 8000952:	029b      	lsls	r3, r3, #10
 8000954:	4013      	ands	r3, r2
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800095a:	193b      	adds	r3, r7, r4
 800095c:	22c0      	movs	r2, #192	; 0xc0
 800095e:	0152      	lsls	r2, r2, #5
 8000960:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	0021      	movs	r1, r4
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2202      	movs	r2, #2
 8000968:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2203      	movs	r2, #3
 8000974:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2204      	movs	r2, #4
 800097a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	187a      	adds	r2, r7, r1
 800097e:	2390      	movs	r3, #144	; 0x90
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	0011      	movs	r1, r2
 8000984:	0018      	movs	r0, r3
 8000986:	f001 fb2f 	bl	8001fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	b00b      	add	sp, #44	; 0x2c
 8000990:	bd90      	pop	{r4, r7, pc}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	40006400 	.word	0x40006400
 8000998:	40021000 	.word	0x40021000

0800099c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a0e      	ldr	r2, [pc, #56]	; (80009e4 <HAL_TIM_Base_MspInit+0x48>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d115      	bne.n	80009da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <HAL_TIM_Base_MspInit+0x4c>)
 80009b0:	699a      	ldr	r2, [r3, #24]
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <HAL_TIM_Base_MspInit+0x4c>)
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	0289      	lsls	r1, r1, #10
 80009b8:	430a      	orrs	r2, r1
 80009ba:	619a      	str	r2, [r3, #24]
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <HAL_TIM_Base_MspInit+0x4c>)
 80009be:	699a      	ldr	r2, [r3, #24]
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	029b      	lsls	r3, r3, #10
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2100      	movs	r1, #0
 80009ce:	2015      	movs	r0, #21
 80009d0:	f001 f940 	bl	8001c54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80009d4:	2015      	movs	r0, #21
 80009d6:	f001 f952 	bl	8001c7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	b004      	add	sp, #16
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	40014400 	.word	0x40014400
 80009e8:	40021000 	.word	0x40021000

080009ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f0:	e7fe      	b.n	80009f0 <NMI_Handler+0x4>

080009f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f6:	e7fe      	b.n	80009f6 <HardFault_Handler+0x4>

080009f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a10:	f000 f8ac 	bl	8000b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000a20:	4b03      	ldr	r3, [pc, #12]	; (8000a30 <DMA1_Channel1_IRQHandler+0x14>)
 8000a22:	0018      	movs	r0, r3
 8000a24:	f001 f9f6 	bl	8001e14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	20000068 	.word	0x20000068

08000a34 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000a38:	4b03      	ldr	r3, [pc, #12]	; (8000a48 <TIM16_IRQHandler+0x14>)
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f002 f9ca 	bl	8002dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	20000110 	.word	0x20000110

08000a4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a50:	46c0      	nop			; (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a58:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a5c:	f7ff fff6 	bl	8000a4c <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000a60:	4812      	ldr	r0, [pc, #72]	; (8000aac <LoopForever+0x6>)
    LDR R1, [R0]
 8000a62:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000a64:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000a66:	4a12      	ldr	r2, [pc, #72]	; (8000ab0 <LoopForever+0xa>)
    CMP R1, R2
 8000a68:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000a6a:	d105      	bne.n	8000a78 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000a6c:	4811      	ldr	r0, [pc, #68]	; (8000ab4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000a6e:	4912      	ldr	r1, [pc, #72]	; (8000ab8 <LoopForever+0x12>)
    STR R1, [R0]
 8000a70:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000a72:	4812      	ldr	r0, [pc, #72]	; (8000abc <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000a74:	4912      	ldr	r1, [pc, #72]	; (8000ac0 <LoopForever+0x1a>)
    STR R1, [R0]
 8000a76:	6001      	str	r1, [r0, #0]

08000a78 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a78:	4812      	ldr	r0, [pc, #72]	; (8000ac4 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000a7a:	4913      	ldr	r1, [pc, #76]	; (8000ac8 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000a7c:	4a13      	ldr	r2, [pc, #76]	; (8000acc <LoopForever+0x26>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a80:	e002      	b.n	8000a88 <LoopCopyDataInit>

08000a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a86:	3304      	adds	r3, #4

08000a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a8c:	d3f9      	bcc.n	8000a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a8e:	4a10      	ldr	r2, [pc, #64]	; (8000ad0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000a90:	4c10      	ldr	r4, [pc, #64]	; (8000ad4 <LoopForever+0x2e>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a94:	e001      	b.n	8000a9a <LoopFillZerobss>

08000a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a98:	3204      	adds	r2, #4

08000a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a9c:	d3fb      	bcc.n	8000a96 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a9e:	f002 fb5d 	bl	800315c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000aa2:	f7ff fc67 	bl	8000374 <main>

08000aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8000aa6:	e7fe      	b.n	8000aa6 <LoopForever>
  ldr   r0, =_estack
 8000aa8:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000aac:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000ab0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000ab4:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000ab8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000abc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000ac0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000acc:	080031f4 	.word	0x080031f4
  ldr r2, =_sbss
 8000ad0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ad4:	200001a0 	.word	0x200001a0

08000ad8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC1_IRQHandler>
	...

08000adc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae0:	4b07      	ldr	r3, [pc, #28]	; (8000b00 <HAL_Init+0x24>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_Init+0x24>)
 8000ae6:	2110      	movs	r1, #16
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f000 f809 	bl	8000b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af2:	f7ff fe51 	bl	8000798 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000af6:	2300      	movs	r3, #0
}
 8000af8:	0018      	movs	r0, r3
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	40022000 	.word	0x40022000

08000b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b590      	push	{r4, r7, lr}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b0c:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <HAL_InitTick+0x5c>)
 8000b0e:	681c      	ldr	r4, [r3, #0]
 8000b10:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <HAL_InitTick+0x60>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	0019      	movs	r1, r3
 8000b16:	23fa      	movs	r3, #250	; 0xfa
 8000b18:	0098      	lsls	r0, r3, #2
 8000b1a:	f7ff faf5 	bl	8000108 <__udivsi3>
 8000b1e:	0003      	movs	r3, r0
 8000b20:	0019      	movs	r1, r3
 8000b22:	0020      	movs	r0, r4
 8000b24:	f7ff faf0 	bl	8000108 <__udivsi3>
 8000b28:	0003      	movs	r3, r0
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f001 f8b7 	bl	8001c9e <HAL_SYSTICK_Config>
 8000b30:	1e03      	subs	r3, r0, #0
 8000b32:	d001      	beq.n	8000b38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	e00f      	b.n	8000b58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d80b      	bhi.n	8000b56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	2301      	movs	r3, #1
 8000b42:	425b      	negs	r3, r3
 8000b44:	2200      	movs	r2, #0
 8000b46:	0018      	movs	r0, r3
 8000b48:	f001 f884 	bl	8001c54 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <HAL_InitTick+0x64>)
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e000      	b.n	8000b58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
}
 8000b58:	0018      	movs	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b003      	add	sp, #12
 8000b5e:	bd90      	pop	{r4, r7, pc}
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20000008 	.word	0x20000008
 8000b68:	20000004 	.word	0x20000004

08000b6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <HAL_IncTick+0x1c>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	001a      	movs	r2, r3
 8000b76:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <HAL_IncTick+0x20>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	18d2      	adds	r2, r2, r3
 8000b7c:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <HAL_IncTick+0x20>)
 8000b7e:	601a      	str	r2, [r3, #0]
}
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	2000019c 	.word	0x2000019c

08000b90 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  return uwTick;
 8000b94:	4b02      	ldr	r3, [pc, #8]	; (8000ba0 <HAL_GetTick+0x10>)
 8000b96:	681b      	ldr	r3, [r3, #0]
}
 8000b98:	0018      	movs	r0, r3
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	2000019c 	.word	0x2000019c

08000ba4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bac:	230f      	movs	r3, #15
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d101      	bne.n	8000bc2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e125      	b.n	8000e0e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10a      	bne.n	8000be0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2234      	movs	r2, #52	; 0x34
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f7ff fe00 	bl	80007e0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be4:	2210      	movs	r2, #16
 8000be6:	4013      	ands	r3, r2
 8000be8:	d000      	beq.n	8000bec <HAL_ADC_Init+0x48>
 8000bea:	e103      	b.n	8000df4 <HAL_ADC_Init+0x250>
 8000bec:	230f      	movs	r3, #15
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d000      	beq.n	8000bf8 <HAL_ADC_Init+0x54>
 8000bf6:	e0fd      	b.n	8000df4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	689b      	ldr	r3, [r3, #8]
 8000bfe:	2204      	movs	r2, #4
 8000c00:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000c02:	d000      	beq.n	8000c06 <HAL_ADC_Init+0x62>
 8000c04:	e0f6      	b.n	8000df4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c0a:	4a83      	ldr	r2, [pc, #524]	; (8000e18 <HAL_ADC_Init+0x274>)
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2202      	movs	r2, #2
 8000c10:	431a      	orrs	r2, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	4013      	ands	r3, r2
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d112      	bne.n	8000c4a <HAL_ADC_Init+0xa6>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d009      	beq.n	8000c46 <HAL_ADC_Init+0xa2>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	68da      	ldr	r2, [r3, #12]
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	021b      	lsls	r3, r3, #8
 8000c3c:	401a      	ands	r2, r3
 8000c3e:	2380      	movs	r3, #128	; 0x80
 8000c40:	021b      	lsls	r3, r3, #8
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d101      	bne.n	8000c4a <HAL_ADC_Init+0xa6>
 8000c46:	2301      	movs	r3, #1
 8000c48:	e000      	b.n	8000c4c <HAL_ADC_Init+0xa8>
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d116      	bne.n	8000c7e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	2218      	movs	r2, #24
 8000c58:	4393      	bics	r3, r2
 8000c5a:	0019      	movs	r1, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	689a      	ldr	r2, [r3, #8]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	430a      	orrs	r2, r1
 8000c66:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	691b      	ldr	r3, [r3, #16]
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	0899      	lsrs	r1, r3, #2
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685a      	ldr	r2, [r3, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	68da      	ldr	r2, [r3, #12]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4964      	ldr	r1, [pc, #400]	; (8000e1c <HAL_ADC_Init+0x278>)
 8000c8a:	400a      	ands	r2, r1
 8000c8c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7e1b      	ldrb	r3, [r3, #24]
 8000c92:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	7e5b      	ldrb	r3, [r3, #25]
 8000c98:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c9a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	7e9b      	ldrb	r3, [r3, #26]
 8000ca0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000ca2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d002      	beq.n	8000cb2 <HAL_ADC_Init+0x10e>
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	015b      	lsls	r3, r3, #5
 8000cb0:	e000      	b.n	8000cb4 <HAL_ADC_Init+0x110>
 8000cb2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000cb4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000cba:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	691b      	ldr	r3, [r3, #16]
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d101      	bne.n	8000cc8 <HAL_ADC_Init+0x124>
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	e000      	b.n	8000cca <HAL_ADC_Init+0x126>
 8000cc8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000cca:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2124      	movs	r1, #36	; 0x24
 8000cd0:	5c5b      	ldrb	r3, [r3, r1]
 8000cd2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000cd4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000cd6:	68ba      	ldr	r2, [r7, #8]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	7edb      	ldrb	r3, [r3, #27]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d115      	bne.n	8000d10 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	7e9b      	ldrb	r3, [r3, #26]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d105      	bne.n	8000cf8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	0252      	lsls	r2, r2, #9
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	e00b      	b.n	8000d10 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cfc:	2220      	movs	r2, #32
 8000cfe:	431a      	orrs	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d08:	2201      	movs	r2, #1
 8000d0a:	431a      	orrs	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	69da      	ldr	r2, [r3, #28]
 8000d14:	23c2      	movs	r3, #194	; 0xc2
 8000d16:	33ff      	adds	r3, #255	; 0xff
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d007      	beq.n	8000d2c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d24:	4313      	orrs	r3, r2
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	68d9      	ldr	r1, [r3, #12]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d40:	2380      	movs	r3, #128	; 0x80
 8000d42:	055b      	lsls	r3, r3, #21
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d01b      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d017      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d013      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5c:	2b03      	cmp	r3, #3
 8000d5e:	d00f      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d00b      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6c:	2b05      	cmp	r3, #5
 8000d6e:	d007      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d74:	2b06      	cmp	r3, #6
 8000d76:	d003      	beq.n	8000d80 <HAL_ADC_Init+0x1dc>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7c:	2b07      	cmp	r3, #7
 8000d7e:	d112      	bne.n	8000da6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	695a      	ldr	r2, [r3, #20]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2107      	movs	r1, #7
 8000d8c:	438a      	bics	r2, r1
 8000d8e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	6959      	ldr	r1, [r3, #20]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	4a1c      	ldr	r2, [pc, #112]	; (8000e20 <HAL_ADC_Init+0x27c>)
 8000dae:	4013      	ands	r3, r2
 8000db0:	68ba      	ldr	r2, [r7, #8]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d10b      	bne.n	8000dce <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	4393      	bics	r3, r2
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	431a      	orrs	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000dcc:	e01c      	b.n	8000e08 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dd2:	2212      	movs	r2, #18
 8000dd4:	4393      	bics	r3, r2
 8000dd6:	2210      	movs	r2, #16
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000de2:	2201      	movs	r2, #1
 8000de4:	431a      	orrs	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000dea:	230f      	movs	r3, #15
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	2201      	movs	r2, #1
 8000df0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000df2:	e009      	b.n	8000e08 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000df8:	2210      	movs	r2, #16
 8000dfa:	431a      	orrs	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000e00:	230f      	movs	r3, #15
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	2201      	movs	r2, #1
 8000e06:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e08:	230f      	movs	r3, #15
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	781b      	ldrb	r3, [r3, #0]
}
 8000e0e:	0018      	movs	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b004      	add	sp, #16
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	fffffefd 	.word	0xfffffefd
 8000e1c:	fffe0219 	.word	0xfffe0219
 8000e20:	833fffe7 	.word	0x833fffe7

08000e24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e30:	2317      	movs	r3, #23
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	2204      	movs	r2, #4
 8000e40:	4013      	ands	r3, r2
 8000e42:	d15e      	bne.n	8000f02 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2234      	movs	r2, #52	; 0x34
 8000e48:	5c9b      	ldrb	r3, [r3, r2]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d101      	bne.n	8000e52 <HAL_ADC_Start_DMA+0x2e>
 8000e4e:	2302      	movs	r3, #2
 8000e50:	e05e      	b.n	8000f10 <HAL_ADC_Start_DMA+0xec>
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	2234      	movs	r2, #52	; 0x34
 8000e56:	2101      	movs	r1, #1
 8000e58:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	7e5b      	ldrb	r3, [r3, #25]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d007      	beq.n	8000e72 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000e62:	2317      	movs	r3, #23
 8000e64:	18fc      	adds	r4, r7, r3
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f000 f983 	bl	8001174 <ADC_Enable>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e72:	2317      	movs	r3, #23
 8000e74:	18fb      	adds	r3, r7, r3
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d146      	bne.n	8000f0a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e80:	4a25      	ldr	r2, [pc, #148]	; (8000f18 <HAL_ADC_Start_DMA+0xf4>)
 8000e82:	4013      	ands	r3, r2
 8000e84:	2280      	movs	r2, #128	; 0x80
 8000e86:	0052      	lsls	r2, r2, #1
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	2200      	movs	r2, #0
 8000e92:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	2234      	movs	r2, #52	; 0x34
 8000e98:	2100      	movs	r1, #0
 8000e9a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea0:	4a1e      	ldr	r2, [pc, #120]	; (8000f1c <HAL_ADC_Start_DMA+0xf8>)
 8000ea2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea8:	4a1d      	ldr	r2, [pc, #116]	; (8000f20 <HAL_ADC_Start_DMA+0xfc>)
 8000eaa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb0:	4a1c      	ldr	r2, [pc, #112]	; (8000f24 <HAL_ADC_Start_DMA+0x100>)
 8000eb2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	221c      	movs	r2, #28
 8000eba:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2110      	movs	r1, #16
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	68da      	ldr	r2, [r3, #12]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	3340      	adds	r3, #64	; 0x40
 8000ee6:	0019      	movs	r1, r3
 8000ee8:	68ba      	ldr	r2, [r7, #8]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f000 ff2c 	bl	8001d48 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2104      	movs	r1, #4
 8000efc:	430a      	orrs	r2, r1
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	e003      	b.n	8000f0a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f02:	2317      	movs	r3, #23
 8000f04:	18fb      	adds	r3, r7, r3
 8000f06:	2202      	movs	r2, #2
 8000f08:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000f0a:	2317      	movs	r3, #23
 8000f0c:	18fb      	adds	r3, r7, r3
 8000f0e:	781b      	ldrb	r3, [r3, #0]
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b007      	add	sp, #28
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	fffff0fe 	.word	0xfffff0fe
 8000f1c:	0800127d 	.word	0x0800127d
 8000f20:	08001331 	.word	0x08001331
 8000f24:	0800134f 	.word	0x0800134f

08000f28 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b002      	add	sp, #8
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b002      	add	sp, #8
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000f50:	46c0      	nop			; (mov r8, r8)
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b002      	add	sp, #8
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f62:	230f      	movs	r3, #15
 8000f64:	18fb      	adds	r3, r7, r3
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	055b      	lsls	r3, r3, #21
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d011      	beq.n	8000f9e <HAL_ADC_ConfigChannel+0x46>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d00d      	beq.n	8000f9e <HAL_ADC_ConfigChannel+0x46>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d009      	beq.n	8000f9e <HAL_ADC_ConfigChannel+0x46>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d005      	beq.n	8000f9e <HAL_ADC_ConfigChannel+0x46>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	d001      	beq.n	8000f9e <HAL_ADC_ConfigChannel+0x46>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2234      	movs	r2, #52	; 0x34
 8000fa2:	5c9b      	ldrb	r3, [r3, r2]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d101      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x54>
 8000fa8:	2302      	movs	r3, #2
 8000faa:	e0d0      	b.n	800114e <HAL_ADC_ConfigChannel+0x1f6>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2234      	movs	r2, #52	; 0x34
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	2204      	movs	r2, #4
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d000      	beq.n	8000fc2 <HAL_ADC_ConfigChannel+0x6a>
 8000fc0:	e0b4      	b.n	800112c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	4a64      	ldr	r2, [pc, #400]	; (8001158 <HAL_ADC_ConfigChannel+0x200>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d100      	bne.n	8000fce <HAL_ADC_ConfigChannel+0x76>
 8000fcc:	e082      	b.n	80010d4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	409a      	lsls	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fe8:	2380      	movs	r3, #128	; 0x80
 8000fea:	055b      	lsls	r3, r3, #21
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d037      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d033      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d02f      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001004:	2b03      	cmp	r3, #3
 8001006:	d02b      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800100c:	2b04      	cmp	r3, #4
 800100e:	d027      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001014:	2b05      	cmp	r3, #5
 8001016:	d023      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101c:	2b06      	cmp	r3, #6
 800101e:	d01f      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001024:	2b07      	cmp	r3, #7
 8001026:	d01b      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	2107      	movs	r1, #7
 8001034:	400b      	ands	r3, r1
 8001036:	429a      	cmp	r2, r3
 8001038:	d012      	beq.n	8001060 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	695a      	ldr	r2, [r3, #20]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2107      	movs	r1, #7
 8001046:	438a      	bics	r2, r1
 8001048:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6959      	ldr	r1, [r3, #20]
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	2207      	movs	r2, #7
 8001056:	401a      	ands	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	430a      	orrs	r2, r1
 800105e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b10      	cmp	r3, #16
 8001066:	d007      	beq.n	8001078 <HAL_ADC_ConfigChannel+0x120>
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b11      	cmp	r3, #17
 800106e:	d003      	beq.n	8001078 <HAL_ADC_ConfigChannel+0x120>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b12      	cmp	r3, #18
 8001076:	d163      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001078:	4b38      	ldr	r3, [pc, #224]	; (800115c <HAL_ADC_ConfigChannel+0x204>)
 800107a:	6819      	ldr	r1, [r3, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b10      	cmp	r3, #16
 8001082:	d009      	beq.n	8001098 <HAL_ADC_ConfigChannel+0x140>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b11      	cmp	r3, #17
 800108a:	d102      	bne.n	8001092 <HAL_ADC_ConfigChannel+0x13a>
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	03db      	lsls	r3, r3, #15
 8001090:	e004      	b.n	800109c <HAL_ADC_ConfigChannel+0x144>
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	045b      	lsls	r3, r3, #17
 8001096:	e001      	b.n	800109c <HAL_ADC_ConfigChannel+0x144>
 8001098:	2380      	movs	r3, #128	; 0x80
 800109a:	041b      	lsls	r3, r3, #16
 800109c:	4a2f      	ldr	r2, [pc, #188]	; (800115c <HAL_ADC_ConfigChannel+0x204>)
 800109e:	430b      	orrs	r3, r1
 80010a0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2b10      	cmp	r3, #16
 80010a8:	d14a      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010aa:	4b2d      	ldr	r3, [pc, #180]	; (8001160 <HAL_ADC_ConfigChannel+0x208>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	492d      	ldr	r1, [pc, #180]	; (8001164 <HAL_ADC_ConfigChannel+0x20c>)
 80010b0:	0018      	movs	r0, r3
 80010b2:	f7ff f829 	bl	8000108 <__udivsi3>
 80010b6:	0003      	movs	r3, r0
 80010b8:	001a      	movs	r2, r3
 80010ba:	0013      	movs	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	189b      	adds	r3, r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010c4:	e002      	b.n	80010cc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f9      	bne.n	80010c6 <HAL_ADC_ConfigChannel+0x16e>
 80010d2:	e035      	b.n	8001140 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2101      	movs	r1, #1
 80010e0:	4099      	lsls	r1, r3
 80010e2:	000b      	movs	r3, r1
 80010e4:	43d9      	mvns	r1, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	400a      	ands	r2, r1
 80010ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b10      	cmp	r3, #16
 80010f4:	d007      	beq.n	8001106 <HAL_ADC_ConfigChannel+0x1ae>
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b11      	cmp	r3, #17
 80010fc:	d003      	beq.n	8001106 <HAL_ADC_ConfigChannel+0x1ae>
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b12      	cmp	r3, #18
 8001104:	d11c      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_ADC_ConfigChannel+0x204>)
 8001108:	6819      	ldr	r1, [r3, #0]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b10      	cmp	r3, #16
 8001110:	d007      	beq.n	8001122 <HAL_ADC_ConfigChannel+0x1ca>
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b11      	cmp	r3, #17
 8001118:	d101      	bne.n	800111e <HAL_ADC_ConfigChannel+0x1c6>
 800111a:	4b13      	ldr	r3, [pc, #76]	; (8001168 <HAL_ADC_ConfigChannel+0x210>)
 800111c:	e002      	b.n	8001124 <HAL_ADC_ConfigChannel+0x1cc>
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <HAL_ADC_ConfigChannel+0x214>)
 8001120:	e000      	b.n	8001124 <HAL_ADC_ConfigChannel+0x1cc>
 8001122:	4b13      	ldr	r3, [pc, #76]	; (8001170 <HAL_ADC_ConfigChannel+0x218>)
 8001124:	4a0d      	ldr	r2, [pc, #52]	; (800115c <HAL_ADC_ConfigChannel+0x204>)
 8001126:	400b      	ands	r3, r1
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	e009      	b.n	8001140 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001130:	2220      	movs	r2, #32
 8001132:	431a      	orrs	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001138:	230f      	movs	r3, #15
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2234      	movs	r2, #52	; 0x34
 8001144:	2100      	movs	r1, #0
 8001146:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001148:	230f      	movs	r3, #15
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	781b      	ldrb	r3, [r3, #0]
}
 800114e:	0018      	movs	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	b004      	add	sp, #16
 8001154:	bd80      	pop	{r7, pc}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	00001001 	.word	0x00001001
 800115c:	40012708 	.word	0x40012708
 8001160:	20000000 	.word	0x20000000
 8001164:	000f4240 	.word	0x000f4240
 8001168:	ffbfffff 	.word	0xffbfffff
 800116c:	feffffff 	.word	0xfeffffff
 8001170:	ff7fffff 	.word	0xff7fffff

08001174 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	2203      	movs	r2, #3
 800118c:	4013      	ands	r3, r2
 800118e:	2b01      	cmp	r3, #1
 8001190:	d112      	bne.n	80011b8 <ADC_Enable+0x44>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2201      	movs	r2, #1
 800119a:	4013      	ands	r3, r2
 800119c:	2b01      	cmp	r3, #1
 800119e:	d009      	beq.n	80011b4 <ADC_Enable+0x40>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	68da      	ldr	r2, [r3, #12]
 80011a6:	2380      	movs	r3, #128	; 0x80
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	401a      	ands	r2, r3
 80011ac:	2380      	movs	r3, #128	; 0x80
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d101      	bne.n	80011b8 <ADC_Enable+0x44>
 80011b4:	2301      	movs	r3, #1
 80011b6:	e000      	b.n	80011ba <ADC_Enable+0x46>
 80011b8:	2300      	movs	r3, #0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d152      	bne.n	8001264 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	4a2a      	ldr	r2, [pc, #168]	; (8001270 <ADC_Enable+0xfc>)
 80011c6:	4013      	ands	r3, r2
 80011c8:	d00d      	beq.n	80011e6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ce:	2210      	movs	r2, #16
 80011d0:	431a      	orrs	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011da:	2201      	movs	r2, #1
 80011dc:	431a      	orrs	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e03f      	b.n	8001266 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	689a      	ldr	r2, [r3, #8]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2101      	movs	r1, #1
 80011f2:	430a      	orrs	r2, r1
 80011f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <ADC_Enable+0x100>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	491f      	ldr	r1, [pc, #124]	; (8001278 <ADC_Enable+0x104>)
 80011fc:	0018      	movs	r0, r3
 80011fe:	f7fe ff83 	bl	8000108 <__udivsi3>
 8001202:	0003      	movs	r3, r0
 8001204:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001206:	e002      	b.n	800120e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	3b01      	subs	r3, #1
 800120c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1f9      	bne.n	8001208 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001214:	f7ff fcbc 	bl	8000b90 <HAL_GetTick>
 8001218:	0003      	movs	r3, r0
 800121a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800121c:	e01b      	b.n	8001256 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800121e:	f7ff fcb7 	bl	8000b90 <HAL_GetTick>
 8001222:	0002      	movs	r2, r0
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d914      	bls.n	8001256 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2201      	movs	r2, #1
 8001234:	4013      	ands	r3, r2
 8001236:	2b01      	cmp	r3, #1
 8001238:	d00d      	beq.n	8001256 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800123e:	2210      	movs	r2, #16
 8001240:	431a      	orrs	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800124a:	2201      	movs	r2, #1
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e007      	b.n	8001266 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2201      	movs	r2, #1
 800125e:	4013      	ands	r3, r2
 8001260:	2b01      	cmp	r3, #1
 8001262:	d1dc      	bne.n	800121e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	0018      	movs	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	b004      	add	sp, #16
 800126c:	bd80      	pop	{r7, pc}
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	80000017 	.word	0x80000017
 8001274:	20000000 	.word	0x20000000
 8001278:	000f4240 	.word	0x000f4240

0800127c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001288:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128e:	2250      	movs	r2, #80	; 0x50
 8001290:	4013      	ands	r3, r2
 8001292:	d140      	bne.n	8001316 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001298:	2280      	movs	r2, #128	; 0x80
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	431a      	orrs	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68da      	ldr	r2, [r3, #12]
 80012a8:	23c0      	movs	r3, #192	; 0xc0
 80012aa:	011b      	lsls	r3, r3, #4
 80012ac:	4013      	ands	r3, r2
 80012ae:	d12d      	bne.n	800130c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d129      	bne.n	800130c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2208      	movs	r2, #8
 80012c0:	4013      	ands	r3, r2
 80012c2:	2b08      	cmp	r3, #8
 80012c4:	d122      	bne.n	800130c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2204      	movs	r2, #4
 80012ce:	4013      	ands	r3, r2
 80012d0:	d110      	bne.n	80012f4 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	210c      	movs	r1, #12
 80012de:	438a      	bics	r2, r1
 80012e0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e6:	4a11      	ldr	r2, [pc, #68]	; (800132c <ADC_DMAConvCplt+0xb0>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	2201      	movs	r2, #1
 80012ec:	431a      	orrs	r2, r3
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	639a      	str	r2, [r3, #56]	; 0x38
 80012f2:	e00b      	b.n	800130c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f8:	2220      	movs	r2, #32
 80012fa:	431a      	orrs	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001304:	2201      	movs	r2, #1
 8001306:	431a      	orrs	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	0018      	movs	r0, r3
 8001310:	f7ff fe0a 	bl	8000f28 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001314:	e005      	b.n	8001322 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	0010      	movs	r0, r2
 8001320:	4798      	blx	r3
}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	46bd      	mov	sp, r7
 8001326:	b004      	add	sp, #16
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	fffffefe 	.word	0xfffffefe

08001330 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	0018      	movs	r0, r3
 8001342:	f7ff fdf9 	bl	8000f38 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b004      	add	sp, #16
 800134c:	bd80      	pop	{r7, pc}

0800134e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001360:	2240      	movs	r2, #64	; 0x40
 8001362:	431a      	orrs	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800136c:	2204      	movs	r2, #4
 800136e:	431a      	orrs	r2, r3
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	0018      	movs	r0, r3
 8001378:	f7ff fde6 	bl	8000f48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800137c:	46c0      	nop			; (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	b004      	add	sp, #16
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e11f      	b.n	80015d6 <HAL_CAN_Init+0x252>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2220      	movs	r2, #32
 800139a:	5c9b      	ldrb	r3, [r3, r2]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d132      	bne.n	8001408 <HAL_CAN_Init+0x84>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a8e      	ldr	r2, [pc, #568]	; (80015e0 <HAL_CAN_Init+0x25c>)
 80013a6:	641a      	str	r2, [r3, #64]	; 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a8e      	ldr	r2, [pc, #568]	; (80015e4 <HAL_CAN_Init+0x260>)
 80013ac:	645a      	str	r2, [r3, #68]	; 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a8d      	ldr	r2, [pc, #564]	; (80015e8 <HAL_CAN_Init+0x264>)
 80013b2:	649a      	str	r2, [r3, #72]	; 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a8d      	ldr	r2, [pc, #564]	; (80015ec <HAL_CAN_Init+0x268>)
 80013b8:	64da      	str	r2, [r3, #76]	; 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a8c      	ldr	r2, [pc, #560]	; (80015f0 <HAL_CAN_Init+0x26c>)
 80013be:	629a      	str	r2, [r3, #40]	; 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a8c      	ldr	r2, [pc, #560]	; (80015f4 <HAL_CAN_Init+0x270>)
 80013c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a8b      	ldr	r2, [pc, #556]	; (80015f8 <HAL_CAN_Init+0x274>)
 80013ca:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a8b      	ldr	r2, [pc, #556]	; (80015fc <HAL_CAN_Init+0x278>)
 80013d0:	635a      	str	r2, [r3, #52]	; 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a8a      	ldr	r2, [pc, #552]	; (8001600 <HAL_CAN_Init+0x27c>)
 80013d6:	639a      	str	r2, [r3, #56]	; 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a8a      	ldr	r2, [pc, #552]	; (8001604 <HAL_CAN_Init+0x280>)
 80013dc:	63da      	str	r2, [r3, #60]	; 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a89      	ldr	r2, [pc, #548]	; (8001608 <HAL_CAN_Init+0x284>)
 80013e2:	651a      	str	r2, [r3, #80]	; 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a89      	ldr	r2, [pc, #548]	; (800160c <HAL_CAN_Init+0x288>)
 80013e8:	655a      	str	r2, [r3, #84]	; 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a88      	ldr	r2, [pc, #544]	; (8001610 <HAL_CAN_Init+0x28c>)
 80013ee:	659a      	str	r2, [r3, #88]	; 0x58

    if (hcan->MspInitCallback == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d102      	bne.n	80013fe <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a86      	ldr	r2, [pc, #536]	; (8001614 <HAL_CAN_Init+0x290>)
 80013fc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	0010      	movs	r0, r2
 8001406:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2101      	movs	r1, #1
 8001414:	430a      	orrs	r2, r1
 8001416:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001418:	f7ff fbba 	bl	8000b90 <HAL_GetTick>
 800141c:	0003      	movs	r3, r0
 800141e:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001420:	e013      	b.n	800144a <HAL_CAN_Init+0xc6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001422:	f7ff fbb5 	bl	8000b90 <HAL_GetTick>
 8001426:	0002      	movs	r2, r0
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b0a      	cmp	r3, #10
 800142e:	d90c      	bls.n	800144a <HAL_CAN_Init+0xc6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001434:	2280      	movs	r2, #128	; 0x80
 8001436:	0292      	lsls	r2, r2, #10
 8001438:	431a      	orrs	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2220      	movs	r2, #32
 8001442:	2105      	movs	r1, #5
 8001444:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e0c5      	b.n	80015d6 <HAL_CAN_Init+0x252>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2201      	movs	r2, #1
 8001452:	4013      	ands	r3, r2
 8001454:	d0e5      	beq.n	8001422 <HAL_CAN_Init+0x9e>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2102      	movs	r1, #2
 8001462:	438a      	bics	r2, r1
 8001464:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001466:	f7ff fb93 	bl	8000b90 <HAL_GetTick>
 800146a:	0003      	movs	r3, r0
 800146c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800146e:	e013      	b.n	8001498 <HAL_CAN_Init+0x114>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001470:	f7ff fb8e 	bl	8000b90 <HAL_GetTick>
 8001474:	0002      	movs	r2, r0
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b0a      	cmp	r3, #10
 800147c:	d90c      	bls.n	8001498 <HAL_CAN_Init+0x114>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001482:	2280      	movs	r2, #128	; 0x80
 8001484:	0292      	lsls	r2, r2, #10
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2220      	movs	r2, #32
 8001490:	2105      	movs	r1, #5
 8001492:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e09e      	b.n	80015d6 <HAL_CAN_Init+0x252>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2202      	movs	r2, #2
 80014a0:	4013      	ands	r3, r2
 80014a2:	d1e5      	bne.n	8001470 <HAL_CAN_Init+0xec>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	7e1b      	ldrb	r3, [r3, #24]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d108      	bne.n	80014be <HAL_CAN_Init+0x13a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2180      	movs	r1, #128	; 0x80
 80014b8:	430a      	orrs	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	e007      	b.n	80014ce <HAL_CAN_Init+0x14a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2180      	movs	r1, #128	; 0x80
 80014ca:	438a      	bics	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	7e5b      	ldrb	r3, [r3, #25]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d108      	bne.n	80014e8 <HAL_CAN_Init+0x164>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2140      	movs	r1, #64	; 0x40
 80014e2:	430a      	orrs	r2, r1
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	e007      	b.n	80014f8 <HAL_CAN_Init+0x174>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2140      	movs	r1, #64	; 0x40
 80014f4:	438a      	bics	r2, r1
 80014f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7e9b      	ldrb	r3, [r3, #26]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d108      	bne.n	8001512 <HAL_CAN_Init+0x18e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2120      	movs	r1, #32
 800150c:	430a      	orrs	r2, r1
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	e007      	b.n	8001522 <HAL_CAN_Init+0x19e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2120      	movs	r1, #32
 800151e:	438a      	bics	r2, r1
 8001520:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	7edb      	ldrb	r3, [r3, #27]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d108      	bne.n	800153c <HAL_CAN_Init+0x1b8>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2110      	movs	r1, #16
 8001536:	438a      	bics	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	e007      	b.n	800154c <HAL_CAN_Init+0x1c8>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2110      	movs	r1, #16
 8001548:	430a      	orrs	r2, r1
 800154a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	7f1b      	ldrb	r3, [r3, #28]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d108      	bne.n	8001566 <HAL_CAN_Init+0x1e2>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2108      	movs	r1, #8
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e007      	b.n	8001576 <HAL_CAN_Init+0x1f2>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2108      	movs	r1, #8
 8001572:	438a      	bics	r2, r1
 8001574:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	7f5b      	ldrb	r3, [r3, #29]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d108      	bne.n	8001590 <HAL_CAN_Init+0x20c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2104      	movs	r1, #4
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	e007      	b.n	80015a0 <HAL_CAN_Init+0x21c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2104      	movs	r1, #4
 800159c:	438a      	bics	r2, r1
 800159e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	695b      	ldr	r3, [r3, #20]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	0011      	movs	r1, r2
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	1e5a      	subs	r2, r3, #1
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2220      	movs	r2, #32
 80015d0:	2101      	movs	r1, #1
 80015d2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b004      	add	sp, #16
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	08001a8d 	.word	0x08001a8d
 80015e4:	08001a9d 	.word	0x08001a9d
 80015e8:	08001aad 	.word	0x08001aad
 80015ec:	08001abd 	.word	0x08001abd
 80015f0:	08001a2d 	.word	0x08001a2d
 80015f4:	08001a3d 	.word	0x08001a3d
 80015f8:	08001a4d 	.word	0x08001a4d
 80015fc:	08001a5d 	.word	0x08001a5d
 8001600:	08001a6d 	.word	0x08001a6d
 8001604:	08001a7d 	.word	0x08001a7d
 8001608:	08001acd 	.word	0x08001acd
 800160c:	08001add 	.word	0x08001add
 8001610:	08001aed 	.word	0x08001aed
 8001614:	08000901 	.word	0x08000901

08001618 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001628:	2013      	movs	r0, #19
 800162a:	183b      	adds	r3, r7, r0
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	2120      	movs	r1, #32
 8001630:	5c52      	ldrb	r2, [r2, r1]
 8001632:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001634:	0002      	movs	r2, r0
 8001636:	18bb      	adds	r3, r7, r2
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d004      	beq.n	8001648 <HAL_CAN_ConfigFilter+0x30>
 800163e:	18bb      	adds	r3, r7, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b02      	cmp	r3, #2
 8001644:	d000      	beq.n	8001648 <HAL_CAN_ConfigFilter+0x30>
 8001646:	e0cd      	b.n	80017e4 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	2380      	movs	r3, #128	; 0x80
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	58d3      	ldr	r3, [r2, r3]
 8001650:	2201      	movs	r2, #1
 8001652:	431a      	orrs	r2, r3
 8001654:	0011      	movs	r1, r2
 8001656:	697a      	ldr	r2, [r7, #20]
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	695b      	ldr	r3, [r3, #20]
 8001662:	221f      	movs	r2, #31
 8001664:	4013      	ands	r3, r2
 8001666:	2201      	movs	r2, #1
 8001668:	409a      	lsls	r2, r3
 800166a:	0013      	movs	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	2387      	movs	r3, #135	; 0x87
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	58d3      	ldr	r3, [r2, r3]
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	43d2      	mvns	r2, r2
 800167a:	401a      	ands	r2, r3
 800167c:	0011      	movs	r1, r2
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	2387      	movs	r3, #135	; 0x87
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d129      	bne.n	80016e2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	2383      	movs	r3, #131	; 0x83
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	58d3      	ldr	r3, [r2, r3]
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	43d2      	mvns	r2, r2
 800169a:	401a      	ands	r2, r3
 800169c:	0011      	movs	r1, r2
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	2383      	movs	r3, #131	; 0x83
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	041b      	lsls	r3, r3, #16
 80016b2:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016b8:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3248      	adds	r2, #72	; 0x48
 80016be:	00d2      	lsls	r2, r2, #3
 80016c0:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	041b      	lsls	r3, r3, #16
 80016ce:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016d4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016d6:	6979      	ldr	r1, [r7, #20]
 80016d8:	3348      	adds	r3, #72	; 0x48
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	18cb      	adds	r3, r1, r3
 80016de:	3304      	adds	r3, #4
 80016e0:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d128      	bne.n	800173c <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	2383      	movs	r3, #131	; 0x83
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	58d2      	ldr	r2, [r2, r3]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	431a      	orrs	r2, r3
 80016f6:	0011      	movs	r1, r2
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	2383      	movs	r3, #131	; 0x83
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	041b      	lsls	r3, r3, #16
 800170c:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001712:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3248      	adds	r2, #72	; 0x48
 8001718:	00d2      	lsls	r2, r2, #3
 800171a:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	041b      	lsls	r3, r3, #16
 8001728:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800172e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001730:	6979      	ldr	r1, [r7, #20]
 8001732:	3348      	adds	r3, #72	; 0x48
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	18cb      	adds	r3, r1, r3
 8001738:	3304      	adds	r3, #4
 800173a:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d10c      	bne.n	800175e <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	2381      	movs	r3, #129	; 0x81
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	58d3      	ldr	r3, [r2, r3]
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	43d2      	mvns	r2, r2
 8001750:	401a      	ands	r2, r3
 8001752:	0011      	movs	r1, r2
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	2381      	movs	r3, #129	; 0x81
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	50d1      	str	r1, [r2, r3]
 800175c:	e00a      	b.n	8001774 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	2381      	movs	r3, #129	; 0x81
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	58d2      	ldr	r2, [r2, r3]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	431a      	orrs	r2, r3
 800176a:	0011      	movs	r1, r2
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	2381      	movs	r3, #129	; 0x81
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	691b      	ldr	r3, [r3, #16]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d10c      	bne.n	8001796 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	2385      	movs	r3, #133	; 0x85
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	58d3      	ldr	r3, [r2, r3]
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	43d2      	mvns	r2, r2
 8001788:	401a      	ands	r2, r3
 800178a:	0011      	movs	r1, r2
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	2385      	movs	r3, #133	; 0x85
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	50d1      	str	r1, [r2, r3]
 8001794:	e00a      	b.n	80017ac <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	2385      	movs	r3, #133	; 0x85
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	58d2      	ldr	r2, [r2, r3]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	431a      	orrs	r2, r3
 80017a2:	0011      	movs	r1, r2
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	2385      	movs	r3, #133	; 0x85
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d10a      	bne.n	80017ca <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	2387      	movs	r3, #135	; 0x87
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	58d2      	ldr	r2, [r2, r3]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	431a      	orrs	r2, r3
 80017c0:	0011      	movs	r1, r2
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	2387      	movs	r3, #135	; 0x87
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	58d3      	ldr	r3, [r2, r3]
 80017d2:	2201      	movs	r2, #1
 80017d4:	4393      	bics	r3, r2
 80017d6:	0019      	movs	r1, r3
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	e007      	b.n	80017f4 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	2280      	movs	r2, #128	; 0x80
 80017ea:	02d2      	lsls	r2, r2, #11
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
  }
}
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b006      	add	sp, #24
 80017fa:	bd80      	pop	{r7, pc}

080017fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2220      	movs	r2, #32
 8001808:	5c9b      	ldrb	r3, [r3, r2]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b01      	cmp	r3, #1
 800180e:	d12f      	bne.n	8001870 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2220      	movs	r2, #32
 8001814:	2102      	movs	r1, #2
 8001816:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2101      	movs	r1, #1
 8001824:	438a      	bics	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001828:	f7ff f9b2 	bl	8000b90 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001830:	e013      	b.n	800185a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001832:	f7ff f9ad 	bl	8000b90 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b0a      	cmp	r3, #10
 800183e:	d90c      	bls.n	800185a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001844:	2280      	movs	r2, #128	; 0x80
 8001846:	0292      	lsls	r2, r2, #10
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2220      	movs	r2, #32
 8001852:	2105      	movs	r1, #5
 8001854:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e012      	b.n	8001880 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	2201      	movs	r2, #1
 8001862:	4013      	ands	r3, r2
 8001864:	d1e5      	bne.n	8001832 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	e007      	b.n	8001880 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	2280      	movs	r2, #128	; 0x80
 8001876:	0312      	lsls	r2, r2, #12
 8001878:	431a      	orrs	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
  }
}
 8001880:	0018      	movs	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	b004      	add	sp, #16
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001896:	201f      	movs	r0, #31
 8001898:	183b      	adds	r3, r7, r0
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	2120      	movs	r1, #32
 800189e:	5c52      	ldrb	r2, [r2, r1]
 80018a0:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80018aa:	183b      	adds	r3, r7, r0
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d004      	beq.n	80018bc <HAL_CAN_AddTxMessage+0x34>
 80018b2:	183b      	adds	r3, r7, r0
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d000      	beq.n	80018bc <HAL_CAN_AddTxMessage+0x34>
 80018ba:	e0ab      	b.n	8001a14 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	2380      	movs	r3, #128	; 0x80
 80018c0:	04db      	lsls	r3, r3, #19
 80018c2:	4013      	ands	r3, r2
 80018c4:	d10a      	bne.n	80018dc <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	051b      	lsls	r3, r3, #20
 80018cc:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018ce:	d105      	bne.n	80018dc <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	055b      	lsls	r3, r3, #21
 80018d6:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018d8:	d100      	bne.n	80018dc <HAL_CAN_AddTxMessage+0x54>
 80018da:	e092      	b.n	8001a02 <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	0e1b      	lsrs	r3, r3, #24
 80018e0:	2203      	movs	r2, #3
 80018e2:	4013      	ands	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80018e6:	2201      	movs	r2, #1
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	409a      	lsls	r2, r3
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10c      	bne.n	8001912 <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4311      	orrs	r1, r2
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	3218      	adds	r2, #24
 800190c:	0112      	lsls	r2, r2, #4
 800190e:	50d1      	str	r1, [r2, r3]
 8001910:	e00f      	b.n	8001932 <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800191c:	431a      	orrs	r2, r3
 800191e:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001928:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	3218      	adds	r2, #24
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6819      	ldr	r1, [r3, #0]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	691a      	ldr	r2, [r3, #16]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	3318      	adds	r3, #24
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	18cb      	adds	r3, r1, r3
 8001942:	3304      	adds	r3, #4
 8001944:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	7d1b      	ldrb	r3, [r3, #20]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d112      	bne.n	8001974 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3318      	adds	r3, #24
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	18d3      	adds	r3, r2, r3
 800195a:	3304      	adds	r3, #4
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6819      	ldr	r1, [r3, #0]
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	431a      	orrs	r2, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	3318      	adds	r3, #24
 800196c:	011b      	lsls	r3, r3, #4
 800196e:	18cb      	adds	r3, r1, r3
 8001970:	3304      	adds	r3, #4
 8001972:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3307      	adds	r3, #7
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	061a      	lsls	r2, r3, #24
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3306      	adds	r3, #6
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	041b      	lsls	r3, r3, #16
 8001984:	431a      	orrs	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3305      	adds	r3, #5
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3304      	adds	r3, #4
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	0019      	movs	r1, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6818      	ldr	r0, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	6979      	ldr	r1, [r7, #20]
 80019a0:	23c6      	movs	r3, #198	; 0xc6
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	0109      	lsls	r1, r1, #4
 80019a6:	1841      	adds	r1, r0, r1
 80019a8:	18cb      	adds	r3, r1, r3
 80019aa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3303      	adds	r3, #3
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	061a      	lsls	r2, r3, #24
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3302      	adds	r3, #2
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	041b      	lsls	r3, r3, #16
 80019bc:	431a      	orrs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3301      	adds	r3, #1
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	021b      	lsls	r3, r3, #8
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	0019      	movs	r1, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6818      	ldr	r0, [r3, #0]
 80019d2:	430a      	orrs	r2, r1
 80019d4:	6979      	ldr	r1, [r7, #20]
 80019d6:	23c4      	movs	r3, #196	; 0xc4
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	0109      	lsls	r1, r1, #4
 80019dc:	1841      	adds	r1, r0, r1
 80019de:	18cb      	adds	r3, r1, r3
 80019e0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	3218      	adds	r2, #24
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	58d2      	ldr	r2, [r2, r3]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2101      	movs	r1, #1
 80019f4:	4311      	orrs	r1, r2
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	3218      	adds	r2, #24
 80019fa:	0112      	lsls	r2, r2, #4
 80019fc:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80019fe:	2300      	movs	r3, #0
 8001a00:	e010      	b.n	8001a24 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	2280      	movs	r2, #128	; 0x80
 8001a08:	0392      	lsls	r2, r2, #14
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e007      	b.n	8001a24 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a18:	2280      	movs	r2, #128	; 0x80
 8001a1a:	02d2      	lsls	r2, r2, #11
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
  }
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b008      	add	sp, #32
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001a34:	46c0      	nop			; (mov r8, r8)
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b002      	add	sp, #8
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b002      	add	sp, #8
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001a54:	46c0      	nop			; (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b002      	add	sp, #8
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001a74:	46c0      	nop			; (mov r8, r8)
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b002      	add	sp, #8
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a84:	46c0      	nop			; (mov r8, r8)
 8001a86:	46bd      	mov	sp, r7
 8001a88:	b002      	add	sp, #8
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a94:	46c0      	nop			; (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b002      	add	sp, #8
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001aa4:	46c0      	nop			; (mov r8, r8)
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	b002      	add	sp, #8
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ab4:	46c0      	nop			; (mov r8, r8)
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	b002      	add	sp, #8
 8001aba:	bd80      	pop	{r7, pc}

08001abc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001ac4:	46c0      	nop			; (mov r8, r8)
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b002      	add	sp, #8
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b002      	add	sp, #8
 8001ada:	bd80      	pop	{r7, pc}

08001adc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ae4:	46c0      	nop			; (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b002      	add	sp, #8
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001af4:	46c0      	nop			; (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b002      	add	sp, #8
 8001afa:	bd80      	pop	{r7, pc}

08001afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	0002      	movs	r2, r0
 8001b04:	1dfb      	adds	r3, r7, #7
 8001b06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b08:	1dfb      	adds	r3, r7, #7
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b7f      	cmp	r3, #127	; 0x7f
 8001b0e:	d809      	bhi.n	8001b24 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b10:	1dfb      	adds	r3, r7, #7
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	001a      	movs	r2, r3
 8001b16:	231f      	movs	r3, #31
 8001b18:	401a      	ands	r2, r3
 8001b1a:	4b04      	ldr	r3, [pc, #16]	; (8001b2c <__NVIC_EnableIRQ+0x30>)
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	4091      	lsls	r1, r2
 8001b20:	000a      	movs	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]
  }
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	e000e100 	.word	0xe000e100

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	0002      	movs	r2, r0
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b7f      	cmp	r3, #127	; 0x7f
 8001b44:	d828      	bhi.n	8001b98 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b46:	4a2f      	ldr	r2, [pc, #188]	; (8001c04 <__NVIC_SetPriority+0xd4>)
 8001b48:	1dfb      	adds	r3, r7, #7
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	b25b      	sxtb	r3, r3
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	33c0      	adds	r3, #192	; 0xc0
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	589b      	ldr	r3, [r3, r2]
 8001b56:	1dfa      	adds	r2, r7, #7
 8001b58:	7812      	ldrb	r2, [r2, #0]
 8001b5a:	0011      	movs	r1, r2
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	400a      	ands	r2, r1
 8001b60:	00d2      	lsls	r2, r2, #3
 8001b62:	21ff      	movs	r1, #255	; 0xff
 8001b64:	4091      	lsls	r1, r2
 8001b66:	000a      	movs	r2, r1
 8001b68:	43d2      	mvns	r2, r2
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	019b      	lsls	r3, r3, #6
 8001b72:	22ff      	movs	r2, #255	; 0xff
 8001b74:	401a      	ands	r2, r3
 8001b76:	1dfb      	adds	r3, r7, #7
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	4003      	ands	r3, r0
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b84:	481f      	ldr	r0, [pc, #124]	; (8001c04 <__NVIC_SetPriority+0xd4>)
 8001b86:	1dfb      	adds	r3, r7, #7
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	33c0      	adds	r3, #192	; 0xc0
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b96:	e031      	b.n	8001bfc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b98:	4a1b      	ldr	r2, [pc, #108]	; (8001c08 <__NVIC_SetPriority+0xd8>)
 8001b9a:	1dfb      	adds	r3, r7, #7
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	400b      	ands	r3, r1
 8001ba4:	3b08      	subs	r3, #8
 8001ba6:	089b      	lsrs	r3, r3, #2
 8001ba8:	3306      	adds	r3, #6
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	18d3      	adds	r3, r2, r3
 8001bae:	3304      	adds	r3, #4
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	1dfa      	adds	r2, r7, #7
 8001bb4:	7812      	ldrb	r2, [r2, #0]
 8001bb6:	0011      	movs	r1, r2
 8001bb8:	2203      	movs	r2, #3
 8001bba:	400a      	ands	r2, r1
 8001bbc:	00d2      	lsls	r2, r2, #3
 8001bbe:	21ff      	movs	r1, #255	; 0xff
 8001bc0:	4091      	lsls	r1, r2
 8001bc2:	000a      	movs	r2, r1
 8001bc4:	43d2      	mvns	r2, r2
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	019b      	lsls	r3, r3, #6
 8001bce:	22ff      	movs	r2, #255	; 0xff
 8001bd0:	401a      	ands	r2, r3
 8001bd2:	1dfb      	adds	r3, r7, #7
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	2303      	movs	r3, #3
 8001bda:	4003      	ands	r3, r0
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001be0:	4809      	ldr	r0, [pc, #36]	; (8001c08 <__NVIC_SetPriority+0xd8>)
 8001be2:	1dfb      	adds	r3, r7, #7
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	001c      	movs	r4, r3
 8001be8:	230f      	movs	r3, #15
 8001bea:	4023      	ands	r3, r4
 8001bec:	3b08      	subs	r3, #8
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	3306      	adds	r3, #6
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	18c3      	adds	r3, r0, r3
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	601a      	str	r2, [r3, #0]
}
 8001bfc:	46c0      	nop			; (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b003      	add	sp, #12
 8001c02:	bd90      	pop	{r4, r7, pc}
 8001c04:	e000e100 	.word	0xe000e100
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	1e5a      	subs	r2, r3, #1
 8001c18:	2380      	movs	r3, #128	; 0x80
 8001c1a:	045b      	lsls	r3, r3, #17
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d301      	bcc.n	8001c24 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c20:	2301      	movs	r3, #1
 8001c22:	e010      	b.n	8001c46 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <SysTick_Config+0x44>)
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	3a01      	subs	r2, #1
 8001c2a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	425b      	negs	r3, r3
 8001c30:	2103      	movs	r1, #3
 8001c32:	0018      	movs	r0, r3
 8001c34:	f7ff ff7c 	bl	8001b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <SysTick_Config+0x44>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <SysTick_Config+0x44>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	0018      	movs	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b002      	add	sp, #8
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	210f      	movs	r1, #15
 8001c60:	187b      	adds	r3, r7, r1
 8001c62:	1c02      	adds	r2, r0, #0
 8001c64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	187b      	adds	r3, r7, r1
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	b25b      	sxtb	r3, r3
 8001c6e:	0011      	movs	r1, r2
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7ff ff5d 	bl	8001b30 <__NVIC_SetPriority>
}
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b004      	add	sp, #16
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	0002      	movs	r2, r0
 8001c86:	1dfb      	adds	r3, r7, #7
 8001c88:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c8a:	1dfb      	adds	r3, r7, #7
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b25b      	sxtb	r3, r3
 8001c90:	0018      	movs	r0, r3
 8001c92:	f7ff ff33 	bl	8001afc <__NVIC_EnableIRQ>
}
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	b002      	add	sp, #8
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f7ff ffaf 	bl	8001c0c <SysTick_Config>
 8001cae:	0003      	movs	r3, r0
}
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	b002      	add	sp, #8
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e036      	b.n	8001d3c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2221      	movs	r2, #33	; 0x21
 8001cd2:	2102      	movs	r1, #2
 8001cd4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4a18      	ldr	r2, [pc, #96]	; (8001d44 <HAL_DMA_Init+0x8c>)
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001cee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	0018      	movs	r0, r3
 8001d20:	f000 f946 	bl	8001fb0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2221      	movs	r2, #33	; 0x21
 8001d2e:	2101      	movs	r1, #1
 8001d30:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2220      	movs	r2, #32
 8001d36:	2100      	movs	r1, #0
 8001d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b004      	add	sp, #16
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	ffffc00f 	.word	0xffffc00f

08001d48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
 8001d54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d56:	2317      	movs	r3, #23
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2220      	movs	r2, #32
 8001d62:	5c9b      	ldrb	r3, [r3, r2]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d101      	bne.n	8001d6c <HAL_DMA_Start_IT+0x24>
 8001d68:	2302      	movs	r3, #2
 8001d6a:	e04f      	b.n	8001e0c <HAL_DMA_Start_IT+0xc4>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	2101      	movs	r1, #1
 8001d72:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2221      	movs	r2, #33	; 0x21
 8001d78:	5c9b      	ldrb	r3, [r3, r2]
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d13a      	bne.n	8001df6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2221      	movs	r2, #33	; 0x21
 8001d84:	2102      	movs	r1, #2
 8001d86:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2101      	movs	r1, #1
 8001d9a:	438a      	bics	r2, r1
 8001d9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	68b9      	ldr	r1, [r7, #8]
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 f8d7 	bl	8001f58 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d008      	beq.n	8001dc4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	210e      	movs	r1, #14
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e00f      	b.n	8001de4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	210a      	movs	r1, #10
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2104      	movs	r1, #4
 8001de0:	438a      	bics	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2101      	movs	r1, #1
 8001df0:	430a      	orrs	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	e007      	b.n	8001e06 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001dfe:	2317      	movs	r3, #23
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	2202      	movs	r2, #2
 8001e04:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001e06:	2317      	movs	r3, #23
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	781b      	ldrb	r3, [r3, #0]
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b006      	add	sp, #24
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	2204      	movs	r2, #4
 8001e32:	409a      	lsls	r2, r3
 8001e34:	0013      	movs	r3, r2
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d024      	beq.n	8001e86 <HAL_DMA_IRQHandler+0x72>
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	2204      	movs	r2, #4
 8001e40:	4013      	ands	r3, r2
 8001e42:	d020      	beq.n	8001e86 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d107      	bne.n	8001e60 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2104      	movs	r1, #4
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e68:	2104      	movs	r1, #4
 8001e6a:	4091      	lsls	r1, r2
 8001e6c:	000a      	movs	r2, r1
 8001e6e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d100      	bne.n	8001e7a <HAL_DMA_IRQHandler+0x66>
 8001e78:	e06a      	b.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	0010      	movs	r0, r2
 8001e82:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e84:	e064      	b.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	0013      	movs	r3, r2
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4013      	ands	r3, r2
 8001e94:	d02b      	beq.n	8001eee <HAL_DMA_IRQHandler+0xda>
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2202      	movs	r2, #2
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d027      	beq.n	8001eee <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	210a      	movs	r1, #10
 8001eb6:	438a      	bics	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2221      	movs	r2, #33	; 0x21
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eca:	2102      	movs	r1, #2
 8001ecc:	4091      	lsls	r1, r2
 8001ece:	000a      	movs	r2, r1
 8001ed0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2220      	movs	r2, #32
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d036      	beq.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	0010      	movs	r0, r2
 8001eea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001eec:	e030      	b.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	2208      	movs	r2, #8
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	0013      	movs	r3, r2
 8001ef8:	68fa      	ldr	r2, [r7, #12]
 8001efa:	4013      	ands	r3, r2
 8001efc:	d028      	beq.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2208      	movs	r2, #8
 8001f02:	4013      	ands	r3, r2
 8001f04:	d024      	beq.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	210e      	movs	r1, #14
 8001f12:	438a      	bics	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f1e:	2101      	movs	r1, #1
 8001f20:	4091      	lsls	r1, r2
 8001f22:	000a      	movs	r2, r1
 8001f24:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2221      	movs	r2, #33	; 0x21
 8001f30:	2101      	movs	r1, #1
 8001f32:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2220      	movs	r2, #32
 8001f38:	2100      	movs	r1, #0
 8001f3a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	0010      	movs	r0, r2
 8001f4c:	4798      	blx	r3
    }
  }
}
 8001f4e:	e7ff      	b.n	8001f50 <HAL_DMA_IRQHandler+0x13c>
 8001f50:	46c0      	nop			; (mov r8, r8)
 8001f52:	46bd      	mov	sp, r7
 8001f54:	b004      	add	sp, #16
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f6e:	2101      	movs	r1, #1
 8001f70:	4091      	lsls	r1, r2
 8001f72:	000a      	movs	r2, r1
 8001f74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b10      	cmp	r3, #16
 8001f84:	d108      	bne.n	8001f98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f96:	e007      	b.n	8001fa8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68ba      	ldr	r2, [r7, #8]
 8001f9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	60da      	str	r2, [r3, #12]
}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	b004      	add	sp, #16
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a08      	ldr	r2, [pc, #32]	; (8001fe0 <DMA_CalcBaseAndBitshift+0x30>)
 8001fbe:	4694      	mov	ip, r2
 8001fc0:	4463      	add	r3, ip
 8001fc2:	2114      	movs	r1, #20
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7fe f89f 	bl	8000108 <__udivsi3>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	009a      	lsls	r2, r3, #2
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a03      	ldr	r2, [pc, #12]	; (8001fe4 <DMA_CalcBaseAndBitshift+0x34>)
 8001fd6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	bffdfff8 	.word	0xbffdfff8
 8001fe4:	40020000 	.word	0x40020000

08001fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff6:	e149      	b.n	800228c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	697a      	ldr	r2, [r7, #20]
 8002000:	4091      	lsls	r1, r2
 8002002:	000a      	movs	r2, r1
 8002004:	4013      	ands	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d100      	bne.n	8002010 <HAL_GPIO_Init+0x28>
 800200e:	e13a      	b.n	8002286 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2203      	movs	r2, #3
 8002016:	4013      	ands	r3, r2
 8002018:	2b01      	cmp	r3, #1
 800201a:	d005      	beq.n	8002028 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2203      	movs	r2, #3
 8002022:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002024:	2b02      	cmp	r3, #2
 8002026:	d130      	bne.n	800208a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	2203      	movs	r2, #3
 8002034:	409a      	lsls	r2, r3
 8002036:	0013      	movs	r3, r2
 8002038:	43da      	mvns	r2, r3
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	68da      	ldr	r2, [r3, #12]
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	409a      	lsls	r2, r3
 800204a:	0013      	movs	r3, r2
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800205e:	2201      	movs	r2, #1
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	409a      	lsls	r2, r3
 8002064:	0013      	movs	r3, r2
 8002066:	43da      	mvns	r2, r3
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4013      	ands	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	091b      	lsrs	r3, r3, #4
 8002074:	2201      	movs	r2, #1
 8002076:	401a      	ands	r2, r3
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	409a      	lsls	r2, r3
 800207c:	0013      	movs	r3, r2
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2203      	movs	r2, #3
 8002090:	4013      	ands	r3, r2
 8002092:	2b03      	cmp	r3, #3
 8002094:	d017      	beq.n	80020c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	409a      	lsls	r2, r3
 80020a4:	0013      	movs	r3, r2
 80020a6:	43da      	mvns	r2, r3
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4013      	ands	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	409a      	lsls	r2, r3
 80020b8:	0013      	movs	r3, r2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2203      	movs	r2, #3
 80020cc:	4013      	ands	r3, r2
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d123      	bne.n	800211a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	08da      	lsrs	r2, r3, #3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	3208      	adds	r2, #8
 80020da:	0092      	lsls	r2, r2, #2
 80020dc:	58d3      	ldr	r3, [r2, r3]
 80020de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	2207      	movs	r2, #7
 80020e4:	4013      	ands	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	220f      	movs	r2, #15
 80020ea:	409a      	lsls	r2, r3
 80020ec:	0013      	movs	r3, r2
 80020ee:	43da      	mvns	r2, r3
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	4013      	ands	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	691a      	ldr	r2, [r3, #16]
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	2107      	movs	r1, #7
 80020fe:	400b      	ands	r3, r1
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	409a      	lsls	r2, r3
 8002104:	0013      	movs	r3, r2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	08da      	lsrs	r2, r3, #3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3208      	adds	r2, #8
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	6939      	ldr	r1, [r7, #16]
 8002118:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	2203      	movs	r2, #3
 8002126:	409a      	lsls	r2, r3
 8002128:	0013      	movs	r3, r2
 800212a:	43da      	mvns	r2, r3
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2203      	movs	r2, #3
 8002138:	401a      	ands	r2, r3
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	409a      	lsls	r2, r3
 8002140:	0013      	movs	r3, r2
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	23c0      	movs	r3, #192	; 0xc0
 8002154:	029b      	lsls	r3, r3, #10
 8002156:	4013      	ands	r3, r2
 8002158:	d100      	bne.n	800215c <HAL_GPIO_Init+0x174>
 800215a:	e094      	b.n	8002286 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215c:	4b51      	ldr	r3, [pc, #324]	; (80022a4 <HAL_GPIO_Init+0x2bc>)
 800215e:	699a      	ldr	r2, [r3, #24]
 8002160:	4b50      	ldr	r3, [pc, #320]	; (80022a4 <HAL_GPIO_Init+0x2bc>)
 8002162:	2101      	movs	r1, #1
 8002164:	430a      	orrs	r2, r1
 8002166:	619a      	str	r2, [r3, #24]
 8002168:	4b4e      	ldr	r3, [pc, #312]	; (80022a4 <HAL_GPIO_Init+0x2bc>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	2201      	movs	r2, #1
 800216e:	4013      	ands	r3, r2
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002174:	4a4c      	ldr	r2, [pc, #304]	; (80022a8 <HAL_GPIO_Init+0x2c0>)
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	3302      	adds	r3, #2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	589b      	ldr	r3, [r3, r2]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	2203      	movs	r2, #3
 8002186:	4013      	ands	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	409a      	lsls	r2, r3
 800218e:	0013      	movs	r3, r2
 8002190:	43da      	mvns	r2, r3
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	2390      	movs	r3, #144	; 0x90
 800219c:	05db      	lsls	r3, r3, #23
 800219e:	429a      	cmp	r2, r3
 80021a0:	d00d      	beq.n	80021be <HAL_GPIO_Init+0x1d6>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a41      	ldr	r2, [pc, #260]	; (80022ac <HAL_GPIO_Init+0x2c4>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d007      	beq.n	80021ba <HAL_GPIO_Init+0x1d2>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a40      	ldr	r2, [pc, #256]	; (80022b0 <HAL_GPIO_Init+0x2c8>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d101      	bne.n	80021b6 <HAL_GPIO_Init+0x1ce>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e004      	b.n	80021c0 <HAL_GPIO_Init+0x1d8>
 80021b6:	2305      	movs	r3, #5
 80021b8:	e002      	b.n	80021c0 <HAL_GPIO_Init+0x1d8>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <HAL_GPIO_Init+0x1d8>
 80021be:	2300      	movs	r3, #0
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	2103      	movs	r1, #3
 80021c4:	400a      	ands	r2, r1
 80021c6:	0092      	lsls	r2, r2, #2
 80021c8:	4093      	lsls	r3, r2
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021d0:	4935      	ldr	r1, [pc, #212]	; (80022a8 <HAL_GPIO_Init+0x2c0>)
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	089b      	lsrs	r3, r3, #2
 80021d6:	3302      	adds	r3, #2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021de:	4b35      	ldr	r3, [pc, #212]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	43da      	mvns	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	035b      	lsls	r3, r3, #13
 80021f6:	4013      	ands	r3, r2
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002202:	4b2c      	ldr	r3, [pc, #176]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002208:	4b2a      	ldr	r3, [pc, #168]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	43da      	mvns	r2, r3
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	039b      	lsls	r3, r3, #14
 8002220:	4013      	ands	r3, r2
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800222c:	4b21      	ldr	r3, [pc, #132]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002232:	4b20      	ldr	r3, [pc, #128]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43da      	mvns	r2, r3
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	029b      	lsls	r3, r3, #10
 800224a:	4013      	ands	r3, r2
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800225c:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43da      	mvns	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	025b      	lsls	r3, r3, #9
 8002274:	4013      	ands	r3, r2
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <HAL_GPIO_Init+0x2cc>)
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	40da      	lsrs	r2, r3
 8002294:	1e13      	subs	r3, r2, #0
 8002296:	d000      	beq.n	800229a <HAL_GPIO_Init+0x2b2>
 8002298:	e6ae      	b.n	8001ff8 <HAL_GPIO_Init+0x10>
  } 
}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	46c0      	nop			; (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	b006      	add	sp, #24
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000
 80022a8:	40010000 	.word	0x40010000
 80022ac:	48000400 	.word	0x48000400
 80022b0:	48000800 	.word	0x48000800
 80022b4:	40010400 	.word	0x40010400

080022b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	0008      	movs	r0, r1
 80022c2:	0011      	movs	r1, r2
 80022c4:	1cbb      	adds	r3, r7, #2
 80022c6:	1c02      	adds	r2, r0, #0
 80022c8:	801a      	strh	r2, [r3, #0]
 80022ca:	1c7b      	adds	r3, r7, #1
 80022cc:	1c0a      	adds	r2, r1, #0
 80022ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d0:	1c7b      	adds	r3, r7, #1
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d004      	beq.n	80022e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022d8:	1cbb      	adds	r3, r7, #2
 80022da:	881a      	ldrh	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022e0:	e003      	b.n	80022ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022e2:	1cbb      	adds	r3, r7, #2
 80022e4:	881a      	ldrh	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b002      	add	sp, #8
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d102      	bne.n	8002308 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	f000 fb76 	bl	80029f4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2201      	movs	r2, #1
 800230e:	4013      	ands	r3, r2
 8002310:	d100      	bne.n	8002314 <HAL_RCC_OscConfig+0x20>
 8002312:	e08e      	b.n	8002432 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002314:	4bc5      	ldr	r3, [pc, #788]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	220c      	movs	r2, #12
 800231a:	4013      	ands	r3, r2
 800231c:	2b04      	cmp	r3, #4
 800231e:	d00e      	beq.n	800233e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002320:	4bc2      	ldr	r3, [pc, #776]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	220c      	movs	r2, #12
 8002326:	4013      	ands	r3, r2
 8002328:	2b08      	cmp	r3, #8
 800232a:	d117      	bne.n	800235c <HAL_RCC_OscConfig+0x68>
 800232c:	4bbf      	ldr	r3, [pc, #764]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	23c0      	movs	r3, #192	; 0xc0
 8002332:	025b      	lsls	r3, r3, #9
 8002334:	401a      	ands	r2, r3
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	025b      	lsls	r3, r3, #9
 800233a:	429a      	cmp	r2, r3
 800233c:	d10e      	bne.n	800235c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800233e:	4bbb      	ldr	r3, [pc, #748]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	029b      	lsls	r3, r3, #10
 8002346:	4013      	ands	r3, r2
 8002348:	d100      	bne.n	800234c <HAL_RCC_OscConfig+0x58>
 800234a:	e071      	b.n	8002430 <HAL_RCC_OscConfig+0x13c>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d000      	beq.n	8002356 <HAL_RCC_OscConfig+0x62>
 8002354:	e06c      	b.n	8002430 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	f000 fb4c 	bl	80029f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d107      	bne.n	8002374 <HAL_RCC_OscConfig+0x80>
 8002364:	4bb1      	ldr	r3, [pc, #708]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	4bb0      	ldr	r3, [pc, #704]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800236a:	2180      	movs	r1, #128	; 0x80
 800236c:	0249      	lsls	r1, r1, #9
 800236e:	430a      	orrs	r2, r1
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	e02f      	b.n	80023d4 <HAL_RCC_OscConfig+0xe0>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10c      	bne.n	8002396 <HAL_RCC_OscConfig+0xa2>
 800237c:	4bab      	ldr	r3, [pc, #684]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	4baa      	ldr	r3, [pc, #680]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002382:	49ab      	ldr	r1, [pc, #684]	; (8002630 <HAL_RCC_OscConfig+0x33c>)
 8002384:	400a      	ands	r2, r1
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	4ba8      	ldr	r3, [pc, #672]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4ba7      	ldr	r3, [pc, #668]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800238e:	49a9      	ldr	r1, [pc, #676]	; (8002634 <HAL_RCC_OscConfig+0x340>)
 8002390:	400a      	ands	r2, r1
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	e01e      	b.n	80023d4 <HAL_RCC_OscConfig+0xe0>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b05      	cmp	r3, #5
 800239c:	d10e      	bne.n	80023bc <HAL_RCC_OscConfig+0xc8>
 800239e:	4ba3      	ldr	r3, [pc, #652]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	4ba2      	ldr	r3, [pc, #648]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023a4:	2180      	movs	r1, #128	; 0x80
 80023a6:	02c9      	lsls	r1, r1, #11
 80023a8:	430a      	orrs	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	4b9f      	ldr	r3, [pc, #636]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4b9e      	ldr	r3, [pc, #632]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023b2:	2180      	movs	r1, #128	; 0x80
 80023b4:	0249      	lsls	r1, r1, #9
 80023b6:	430a      	orrs	r2, r1
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	e00b      	b.n	80023d4 <HAL_RCC_OscConfig+0xe0>
 80023bc:	4b9b      	ldr	r3, [pc, #620]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4b9a      	ldr	r3, [pc, #616]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023c2:	499b      	ldr	r1, [pc, #620]	; (8002630 <HAL_RCC_OscConfig+0x33c>)
 80023c4:	400a      	ands	r2, r1
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	4b98      	ldr	r3, [pc, #608]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b97      	ldr	r3, [pc, #604]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023ce:	4999      	ldr	r1, [pc, #612]	; (8002634 <HAL_RCC_OscConfig+0x340>)
 80023d0:	400a      	ands	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d014      	beq.n	8002406 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7fe fbd8 	bl	8000b90 <HAL_GetTick>
 80023e0:	0003      	movs	r3, r0
 80023e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023e6:	f7fe fbd3 	bl	8000b90 <HAL_GetTick>
 80023ea:	0002      	movs	r2, r0
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b64      	cmp	r3, #100	; 0x64
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e2fd      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f8:	4b8c      	ldr	r3, [pc, #560]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	2380      	movs	r3, #128	; 0x80
 80023fe:	029b      	lsls	r3, r3, #10
 8002400:	4013      	ands	r3, r2
 8002402:	d0f0      	beq.n	80023e6 <HAL_RCC_OscConfig+0xf2>
 8002404:	e015      	b.n	8002432 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002406:	f7fe fbc3 	bl	8000b90 <HAL_GetTick>
 800240a:	0003      	movs	r3, r0
 800240c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002410:	f7fe fbbe 	bl	8000b90 <HAL_GetTick>
 8002414:	0002      	movs	r2, r0
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b64      	cmp	r3, #100	; 0x64
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e2e8      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002422:	4b82      	ldr	r3, [pc, #520]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	029b      	lsls	r3, r3, #10
 800242a:	4013      	ands	r3, r2
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x11c>
 800242e:	e000      	b.n	8002432 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002430:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2202      	movs	r2, #2
 8002438:	4013      	ands	r3, r2
 800243a:	d100      	bne.n	800243e <HAL_RCC_OscConfig+0x14a>
 800243c:	e06c      	b.n	8002518 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800243e:	4b7b      	ldr	r3, [pc, #492]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	220c      	movs	r2, #12
 8002444:	4013      	ands	r3, r2
 8002446:	d00e      	beq.n	8002466 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002448:	4b78      	ldr	r3, [pc, #480]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	220c      	movs	r2, #12
 800244e:	4013      	ands	r3, r2
 8002450:	2b08      	cmp	r3, #8
 8002452:	d11f      	bne.n	8002494 <HAL_RCC_OscConfig+0x1a0>
 8002454:	4b75      	ldr	r3, [pc, #468]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	23c0      	movs	r3, #192	; 0xc0
 800245a:	025b      	lsls	r3, r3, #9
 800245c:	401a      	ands	r2, r3
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	021b      	lsls	r3, r3, #8
 8002462:	429a      	cmp	r2, r3
 8002464:	d116      	bne.n	8002494 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002466:	4b71      	ldr	r3, [pc, #452]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2202      	movs	r2, #2
 800246c:	4013      	ands	r3, r2
 800246e:	d005      	beq.n	800247c <HAL_RCC_OscConfig+0x188>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d001      	beq.n	800247c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e2bb      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247c:	4b6b      	ldr	r3, [pc, #428]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	22f8      	movs	r2, #248	; 0xf8
 8002482:	4393      	bics	r3, r2
 8002484:	0019      	movs	r1, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	00da      	lsls	r2, r3, #3
 800248c:	4b67      	ldr	r3, [pc, #412]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800248e:	430a      	orrs	r2, r1
 8002490:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002492:	e041      	b.n	8002518 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d024      	beq.n	80024e6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800249c:	4b63      	ldr	r3, [pc, #396]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b62      	ldr	r3, [pc, #392]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024a2:	2101      	movs	r1, #1
 80024a4:	430a      	orrs	r2, r1
 80024a6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a8:	f7fe fb72 	bl	8000b90 <HAL_GetTick>
 80024ac:	0003      	movs	r3, r0
 80024ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b2:	f7fe fb6d 	bl	8000b90 <HAL_GetTick>
 80024b6:	0002      	movs	r2, r0
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e297      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c4:	4b59      	ldr	r3, [pc, #356]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d0f1      	beq.n	80024b2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ce:	4b57      	ldr	r3, [pc, #348]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	22f8      	movs	r2, #248	; 0xf8
 80024d4:	4393      	bics	r3, r2
 80024d6:	0019      	movs	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	00da      	lsls	r2, r3, #3
 80024de:	4b53      	ldr	r3, [pc, #332]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	e018      	b.n	8002518 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024e6:	4b51      	ldr	r3, [pc, #324]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4b50      	ldr	r3, [pc, #320]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80024ec:	2101      	movs	r1, #1
 80024ee:	438a      	bics	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f2:	f7fe fb4d 	bl	8000b90 <HAL_GetTick>
 80024f6:	0003      	movs	r3, r0
 80024f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024fc:	f7fe fb48 	bl	8000b90 <HAL_GetTick>
 8002500:	0002      	movs	r2, r0
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e272      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250e:	4b47      	ldr	r3, [pc, #284]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2202      	movs	r2, #2
 8002514:	4013      	ands	r3, r2
 8002516:	d1f1      	bne.n	80024fc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2208      	movs	r2, #8
 800251e:	4013      	ands	r3, r2
 8002520:	d036      	beq.n	8002590 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d019      	beq.n	800255e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800252a:	4b40      	ldr	r3, [pc, #256]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800252c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800252e:	4b3f      	ldr	r3, [pc, #252]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002530:	2101      	movs	r1, #1
 8002532:	430a      	orrs	r2, r1
 8002534:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002536:	f7fe fb2b 	bl	8000b90 <HAL_GetTick>
 800253a:	0003      	movs	r3, r0
 800253c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002540:	f7fe fb26 	bl	8000b90 <HAL_GetTick>
 8002544:	0002      	movs	r2, r0
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e250      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002552:	4b36      	ldr	r3, [pc, #216]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002556:	2202      	movs	r2, #2
 8002558:	4013      	ands	r3, r2
 800255a:	d0f1      	beq.n	8002540 <HAL_RCC_OscConfig+0x24c>
 800255c:	e018      	b.n	8002590 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800255e:	4b33      	ldr	r3, [pc, #204]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002560:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002562:	4b32      	ldr	r3, [pc, #200]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002564:	2101      	movs	r1, #1
 8002566:	438a      	bics	r2, r1
 8002568:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800256a:	f7fe fb11 	bl	8000b90 <HAL_GetTick>
 800256e:	0003      	movs	r3, r0
 8002570:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002574:	f7fe fb0c 	bl	8000b90 <HAL_GetTick>
 8002578:	0002      	movs	r2, r0
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e236      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002586:	4b29      	ldr	r3, [pc, #164]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	2202      	movs	r2, #2
 800258c:	4013      	ands	r3, r2
 800258e:	d1f1      	bne.n	8002574 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2204      	movs	r2, #4
 8002596:	4013      	ands	r3, r2
 8002598:	d100      	bne.n	800259c <HAL_RCC_OscConfig+0x2a8>
 800259a:	e0b5      	b.n	8002708 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800259c:	201f      	movs	r0, #31
 800259e:	183b      	adds	r3, r7, r0
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025a4:	4b21      	ldr	r3, [pc, #132]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80025a6:	69da      	ldr	r2, [r3, #28]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	055b      	lsls	r3, r3, #21
 80025ac:	4013      	ands	r3, r2
 80025ae:	d110      	bne.n	80025d2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80025b2:	69da      	ldr	r2, [r3, #28]
 80025b4:	4b1d      	ldr	r3, [pc, #116]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80025b6:	2180      	movs	r1, #128	; 0x80
 80025b8:	0549      	lsls	r1, r1, #21
 80025ba:	430a      	orrs	r2, r1
 80025bc:	61da      	str	r2, [r3, #28]
 80025be:	4b1b      	ldr	r3, [pc, #108]	; (800262c <HAL_RCC_OscConfig+0x338>)
 80025c0:	69da      	ldr	r2, [r3, #28]
 80025c2:	2380      	movs	r3, #128	; 0x80
 80025c4:	055b      	lsls	r3, r3, #21
 80025c6:	4013      	ands	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80025cc:	183b      	adds	r3, r7, r0
 80025ce:	2201      	movs	r2, #1
 80025d0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d2:	4b19      	ldr	r3, [pc, #100]	; (8002638 <HAL_RCC_OscConfig+0x344>)
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	2380      	movs	r3, #128	; 0x80
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4013      	ands	r3, r2
 80025dc:	d11a      	bne.n	8002614 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025de:	4b16      	ldr	r3, [pc, #88]	; (8002638 <HAL_RCC_OscConfig+0x344>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <HAL_RCC_OscConfig+0x344>)
 80025e4:	2180      	movs	r1, #128	; 0x80
 80025e6:	0049      	lsls	r1, r1, #1
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ec:	f7fe fad0 	bl	8000b90 <HAL_GetTick>
 80025f0:	0003      	movs	r3, r0
 80025f2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f6:	f7fe facb 	bl	8000b90 <HAL_GetTick>
 80025fa:	0002      	movs	r2, r0
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b64      	cmp	r3, #100	; 0x64
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e1f5      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002608:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <HAL_RCC_OscConfig+0x344>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	2380      	movs	r3, #128	; 0x80
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	4013      	ands	r3, r2
 8002612:	d0f0      	beq.n	80025f6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d10f      	bne.n	800263c <HAL_RCC_OscConfig+0x348>
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <HAL_RCC_OscConfig+0x338>)
 800261e:	6a1a      	ldr	r2, [r3, #32]
 8002620:	4b02      	ldr	r3, [pc, #8]	; (800262c <HAL_RCC_OscConfig+0x338>)
 8002622:	2101      	movs	r1, #1
 8002624:	430a      	orrs	r2, r1
 8002626:	621a      	str	r2, [r3, #32]
 8002628:	e036      	b.n	8002698 <HAL_RCC_OscConfig+0x3a4>
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	40021000 	.word	0x40021000
 8002630:	fffeffff 	.word	0xfffeffff
 8002634:	fffbffff 	.word	0xfffbffff
 8002638:	40007000 	.word	0x40007000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10c      	bne.n	800265e <HAL_RCC_OscConfig+0x36a>
 8002644:	4bca      	ldr	r3, [pc, #808]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002646:	6a1a      	ldr	r2, [r3, #32]
 8002648:	4bc9      	ldr	r3, [pc, #804]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800264a:	2101      	movs	r1, #1
 800264c:	438a      	bics	r2, r1
 800264e:	621a      	str	r2, [r3, #32]
 8002650:	4bc7      	ldr	r3, [pc, #796]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002652:	6a1a      	ldr	r2, [r3, #32]
 8002654:	4bc6      	ldr	r3, [pc, #792]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002656:	2104      	movs	r1, #4
 8002658:	438a      	bics	r2, r1
 800265a:	621a      	str	r2, [r3, #32]
 800265c:	e01c      	b.n	8002698 <HAL_RCC_OscConfig+0x3a4>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b05      	cmp	r3, #5
 8002664:	d10c      	bne.n	8002680 <HAL_RCC_OscConfig+0x38c>
 8002666:	4bc2      	ldr	r3, [pc, #776]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002668:	6a1a      	ldr	r2, [r3, #32]
 800266a:	4bc1      	ldr	r3, [pc, #772]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800266c:	2104      	movs	r1, #4
 800266e:	430a      	orrs	r2, r1
 8002670:	621a      	str	r2, [r3, #32]
 8002672:	4bbf      	ldr	r3, [pc, #764]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002674:	6a1a      	ldr	r2, [r3, #32]
 8002676:	4bbe      	ldr	r3, [pc, #760]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002678:	2101      	movs	r1, #1
 800267a:	430a      	orrs	r2, r1
 800267c:	621a      	str	r2, [r3, #32]
 800267e:	e00b      	b.n	8002698 <HAL_RCC_OscConfig+0x3a4>
 8002680:	4bbb      	ldr	r3, [pc, #748]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002682:	6a1a      	ldr	r2, [r3, #32]
 8002684:	4bba      	ldr	r3, [pc, #744]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002686:	2101      	movs	r1, #1
 8002688:	438a      	bics	r2, r1
 800268a:	621a      	str	r2, [r3, #32]
 800268c:	4bb8      	ldr	r3, [pc, #736]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800268e:	6a1a      	ldr	r2, [r3, #32]
 8002690:	4bb7      	ldr	r3, [pc, #732]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002692:	2104      	movs	r1, #4
 8002694:	438a      	bics	r2, r1
 8002696:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d014      	beq.n	80026ca <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a0:	f7fe fa76 	bl	8000b90 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a8:	e009      	b.n	80026be <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026aa:	f7fe fa71 	bl	8000b90 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	4aaf      	ldr	r2, [pc, #700]	; (8002974 <HAL_RCC_OscConfig+0x680>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e19a      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026be:	4bac      	ldr	r3, [pc, #688]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	2202      	movs	r2, #2
 80026c4:	4013      	ands	r3, r2
 80026c6:	d0f0      	beq.n	80026aa <HAL_RCC_OscConfig+0x3b6>
 80026c8:	e013      	b.n	80026f2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7fe fa61 	bl	8000b90 <HAL_GetTick>
 80026ce:	0003      	movs	r3, r0
 80026d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d2:	e009      	b.n	80026e8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026d4:	f7fe fa5c 	bl	8000b90 <HAL_GetTick>
 80026d8:	0002      	movs	r2, r0
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	4aa5      	ldr	r2, [pc, #660]	; (8002974 <HAL_RCC_OscConfig+0x680>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e185      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e8:	4ba1      	ldr	r3, [pc, #644]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	2202      	movs	r2, #2
 80026ee:	4013      	ands	r3, r2
 80026f0:	d1f0      	bne.n	80026d4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026f2:	231f      	movs	r3, #31
 80026f4:	18fb      	adds	r3, r7, r3
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d105      	bne.n	8002708 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026fc:	4b9c      	ldr	r3, [pc, #624]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80026fe:	69da      	ldr	r2, [r3, #28]
 8002700:	4b9b      	ldr	r3, [pc, #620]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002702:	499d      	ldr	r1, [pc, #628]	; (8002978 <HAL_RCC_OscConfig+0x684>)
 8002704:	400a      	ands	r2, r1
 8002706:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2210      	movs	r2, #16
 800270e:	4013      	ands	r3, r2
 8002710:	d063      	beq.n	80027da <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d12a      	bne.n	8002770 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800271a:	4b95      	ldr	r3, [pc, #596]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800271c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800271e:	4b94      	ldr	r3, [pc, #592]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002720:	2104      	movs	r1, #4
 8002722:	430a      	orrs	r2, r1
 8002724:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002726:	4b92      	ldr	r3, [pc, #584]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800272a:	4b91      	ldr	r3, [pc, #580]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800272c:	2101      	movs	r1, #1
 800272e:	430a      	orrs	r2, r1
 8002730:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002732:	f7fe fa2d 	bl	8000b90 <HAL_GetTick>
 8002736:	0003      	movs	r3, r0
 8002738:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800273c:	f7fe fa28 	bl	8000b90 <HAL_GetTick>
 8002740:	0002      	movs	r2, r0
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e152      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800274e:	4b88      	ldr	r3, [pc, #544]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002752:	2202      	movs	r2, #2
 8002754:	4013      	ands	r3, r2
 8002756:	d0f1      	beq.n	800273c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002758:	4b85      	ldr	r3, [pc, #532]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800275a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800275c:	22f8      	movs	r2, #248	; 0xf8
 800275e:	4393      	bics	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	00da      	lsls	r2, r3, #3
 8002768:	4b81      	ldr	r3, [pc, #516]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800276a:	430a      	orrs	r2, r1
 800276c:	635a      	str	r2, [r3, #52]	; 0x34
 800276e:	e034      	b.n	80027da <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	3305      	adds	r3, #5
 8002776:	d111      	bne.n	800279c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002778:	4b7d      	ldr	r3, [pc, #500]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800277a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800277c:	4b7c      	ldr	r3, [pc, #496]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800277e:	2104      	movs	r1, #4
 8002780:	438a      	bics	r2, r1
 8002782:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002784:	4b7a      	ldr	r3, [pc, #488]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002788:	22f8      	movs	r2, #248	; 0xf8
 800278a:	4393      	bics	r3, r2
 800278c:	0019      	movs	r1, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	00da      	lsls	r2, r3, #3
 8002794:	4b76      	ldr	r3, [pc, #472]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002796:	430a      	orrs	r2, r1
 8002798:	635a      	str	r2, [r3, #52]	; 0x34
 800279a:	e01e      	b.n	80027da <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800279c:	4b74      	ldr	r3, [pc, #464]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800279e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027a0:	4b73      	ldr	r3, [pc, #460]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027a2:	2104      	movs	r1, #4
 80027a4:	430a      	orrs	r2, r1
 80027a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80027a8:	4b71      	ldr	r3, [pc, #452]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027ac:	4b70      	ldr	r3, [pc, #448]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027ae:	2101      	movs	r1, #1
 80027b0:	438a      	bics	r2, r1
 80027b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b4:	f7fe f9ec 	bl	8000b90 <HAL_GetTick>
 80027b8:	0003      	movs	r3, r0
 80027ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80027be:	f7fe f9e7 	bl	8000b90 <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e111      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80027d0:	4b67      	ldr	r3, [pc, #412]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d4:	2202      	movs	r2, #2
 80027d6:	4013      	ands	r3, r2
 80027d8:	d1f1      	bne.n	80027be <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2220      	movs	r2, #32
 80027e0:	4013      	ands	r3, r2
 80027e2:	d05c      	beq.n	800289e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80027e4:	4b62      	ldr	r3, [pc, #392]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	220c      	movs	r2, #12
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b0c      	cmp	r3, #12
 80027ee:	d00e      	beq.n	800280e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80027f0:	4b5f      	ldr	r3, [pc, #380]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	220c      	movs	r2, #12
 80027f6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d114      	bne.n	8002826 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80027fc:	4b5c      	ldr	r3, [pc, #368]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	23c0      	movs	r3, #192	; 0xc0
 8002802:	025b      	lsls	r3, r3, #9
 8002804:	401a      	ands	r2, r3
 8002806:	23c0      	movs	r3, #192	; 0xc0
 8002808:	025b      	lsls	r3, r3, #9
 800280a:	429a      	cmp	r2, r3
 800280c:	d10b      	bne.n	8002826 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800280e:	4b58      	ldr	r3, [pc, #352]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002810:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	029b      	lsls	r3, r3, #10
 8002816:	4013      	ands	r3, r2
 8002818:	d040      	beq.n	800289c <HAL_RCC_OscConfig+0x5a8>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d03c      	beq.n	800289c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0e6      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d01b      	beq.n	8002866 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800282e:	4b50      	ldr	r3, [pc, #320]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002832:	4b4f      	ldr	r3, [pc, #316]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002834:	2180      	movs	r1, #128	; 0x80
 8002836:	0249      	lsls	r1, r1, #9
 8002838:	430a      	orrs	r2, r1
 800283a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f7fe f9a8 	bl	8000b90 <HAL_GetTick>
 8002840:	0003      	movs	r3, r0
 8002842:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002846:	f7fe f9a3 	bl	8000b90 <HAL_GetTick>
 800284a:	0002      	movs	r2, r0
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e0cd      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002858:	4b45      	ldr	r3, [pc, #276]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800285a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800285c:	2380      	movs	r3, #128	; 0x80
 800285e:	029b      	lsls	r3, r3, #10
 8002860:	4013      	ands	r3, r2
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0x552>
 8002864:	e01b      	b.n	800289e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002866:	4b42      	ldr	r3, [pc, #264]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800286a:	4b41      	ldr	r3, [pc, #260]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800286c:	4943      	ldr	r1, [pc, #268]	; (800297c <HAL_RCC_OscConfig+0x688>)
 800286e:	400a      	ands	r2, r1
 8002870:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002872:	f7fe f98d 	bl	8000b90 <HAL_GetTick>
 8002876:	0003      	movs	r3, r0
 8002878:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800287c:	f7fe f988 	bl	8000b90 <HAL_GetTick>
 8002880:	0002      	movs	r2, r0
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e0b2      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800288e:	4b38      	ldr	r3, [pc, #224]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	029b      	lsls	r3, r3, #10
 8002896:	4013      	ands	r3, r2
 8002898:	d1f0      	bne.n	800287c <HAL_RCC_OscConfig+0x588>
 800289a:	e000      	b.n	800289e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800289c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d100      	bne.n	80028a8 <HAL_RCC_OscConfig+0x5b4>
 80028a6:	e0a4      	b.n	80029f2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028a8:	4b31      	ldr	r3, [pc, #196]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	220c      	movs	r2, #12
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d100      	bne.n	80028b6 <HAL_RCC_OscConfig+0x5c2>
 80028b4:	e078      	b.n	80029a8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d14c      	bne.n	8002958 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	4b2c      	ldr	r3, [pc, #176]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b2b      	ldr	r3, [pc, #172]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80028c4:	492e      	ldr	r1, [pc, #184]	; (8002980 <HAL_RCC_OscConfig+0x68c>)
 80028c6:	400a      	ands	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ca:	f7fe f961 	bl	8000b90 <HAL_GetTick>
 80028ce:	0003      	movs	r3, r0
 80028d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028d4:	f7fe f95c 	bl	8000b90 <HAL_GetTick>
 80028d8:	0002      	movs	r2, r0
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e086      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e6:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	049b      	lsls	r3, r3, #18
 80028ee:	4013      	ands	r3, r2
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f2:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	220f      	movs	r2, #15
 80028f8:	4393      	bics	r3, r2
 80028fa:	0019      	movs	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002900:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002902:	430a      	orrs	r2, r1
 8002904:	62da      	str	r2, [r3, #44]	; 0x2c
 8002906:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	4a1e      	ldr	r2, [pc, #120]	; (8002984 <HAL_RCC_OscConfig+0x690>)
 800290c:	4013      	ands	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002918:	431a      	orrs	r2, r3
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800291c:	430a      	orrs	r2, r1
 800291e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b12      	ldr	r3, [pc, #72]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 8002926:	2180      	movs	r1, #128	; 0x80
 8002928:	0449      	lsls	r1, r1, #17
 800292a:	430a      	orrs	r2, r1
 800292c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292e:	f7fe f92f 	bl	8000b90 <HAL_GetTick>
 8002932:	0003      	movs	r3, r0
 8002934:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002938:	f7fe f92a 	bl	8000b90 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e054      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800294a:	4b09      	ldr	r3, [pc, #36]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	049b      	lsls	r3, r3, #18
 8002952:	4013      	ands	r3, r2
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x644>
 8002956:	e04c      	b.n	80029f2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002958:	4b05      	ldr	r3, [pc, #20]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b04      	ldr	r3, [pc, #16]	; (8002970 <HAL_RCC_OscConfig+0x67c>)
 800295e:	4908      	ldr	r1, [pc, #32]	; (8002980 <HAL_RCC_OscConfig+0x68c>)
 8002960:	400a      	ands	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002964:	f7fe f914 	bl	8000b90 <HAL_GetTick>
 8002968:	0003      	movs	r3, r0
 800296a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800296c:	e015      	b.n	800299a <HAL_RCC_OscConfig+0x6a6>
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	40021000 	.word	0x40021000
 8002974:	00001388 	.word	0x00001388
 8002978:	efffffff 	.word	0xefffffff
 800297c:	fffeffff 	.word	0xfffeffff
 8002980:	feffffff 	.word	0xfeffffff
 8002984:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002988:	f7fe f902 	bl	8000b90 <HAL_GetTick>
 800298c:	0002      	movs	r2, r0
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e02c      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800299a:	4b18      	ldr	r3, [pc, #96]	; (80029fc <HAL_RCC_OscConfig+0x708>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	049b      	lsls	r3, r3, #18
 80029a2:	4013      	ands	r3, r2
 80029a4:	d1f0      	bne.n	8002988 <HAL_RCC_OscConfig+0x694>
 80029a6:	e024      	b.n	80029f2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e01f      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80029b4:	4b11      	ldr	r3, [pc, #68]	; (80029fc <HAL_RCC_OscConfig+0x708>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <HAL_RCC_OscConfig+0x708>)
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	23c0      	movs	r3, #192	; 0xc0
 80029c4:	025b      	lsls	r3, r3, #9
 80029c6:	401a      	ands	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d10e      	bne.n	80029ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	220f      	movs	r2, #15
 80029d4:	401a      	ands	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029da:	429a      	cmp	r2, r3
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	23f0      	movs	r3, #240	; 0xf0
 80029e2:	039b      	lsls	r3, r3, #14
 80029e4:	401a      	ands	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d001      	beq.n	80029f2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	0018      	movs	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	b008      	add	sp, #32
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000

08002a00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0bf      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a14:	4b61      	ldr	r3, [pc, #388]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d911      	bls.n	8002a46 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b5e      	ldr	r3, [pc, #376]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2201      	movs	r2, #1
 8002a28:	4393      	bics	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	4b5b      	ldr	r3, [pc, #364]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a34:	4b59      	ldr	r3, [pc, #356]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d001      	beq.n	8002a46 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e0a6      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d015      	beq.n	8002a7c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2204      	movs	r2, #4
 8002a56:	4013      	ands	r3, r2
 8002a58:	d006      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a5a:	4b51      	ldr	r3, [pc, #324]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	4b50      	ldr	r3, [pc, #320]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a60:	21e0      	movs	r1, #224	; 0xe0
 8002a62:	00c9      	lsls	r1, r1, #3
 8002a64:	430a      	orrs	r2, r1
 8002a66:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a68:	4b4d      	ldr	r3, [pc, #308]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	22f0      	movs	r2, #240	; 0xf0
 8002a6e:	4393      	bics	r3, r2
 8002a70:	0019      	movs	r1, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	4b4a      	ldr	r3, [pc, #296]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2201      	movs	r2, #1
 8002a82:	4013      	ands	r3, r2
 8002a84:	d04c      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d107      	bne.n	8002a9e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8e:	4b44      	ldr	r3, [pc, #272]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	029b      	lsls	r3, r3, #10
 8002a96:	4013      	ands	r3, r2
 8002a98:	d120      	bne.n	8002adc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07a      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa6:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	049b      	lsls	r3, r3, #18
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d114      	bne.n	8002adc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e06e      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b03      	cmp	r3, #3
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002abe:	4b38      	ldr	r3, [pc, #224]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002ac0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	029b      	lsls	r3, r3, #10
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	d108      	bne.n	8002adc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e062      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ace:	4b34      	ldr	r3, [pc, #208]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e05b      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002adc:	4b30      	ldr	r3, [pc, #192]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	4393      	bics	r3, r2
 8002ae4:	0019      	movs	r1, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	4b2d      	ldr	r3, [pc, #180]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002aec:	430a      	orrs	r2, r1
 8002aee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af0:	f7fe f84e 	bl	8000b90 <HAL_GetTick>
 8002af4:	0003      	movs	r3, r0
 8002af6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af8:	e009      	b.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afa:	f7fe f849 	bl	8000b90 <HAL_GetTick>
 8002afe:	0002      	movs	r2, r0
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	4a27      	ldr	r2, [pc, #156]	; (8002ba4 <HAL_RCC_ClockConfig+0x1a4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e042      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	4b24      	ldr	r3, [pc, #144]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	220c      	movs	r2, #12
 8002b14:	401a      	ands	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d1ec      	bne.n	8002afa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b20:	4b1e      	ldr	r3, [pc, #120]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2201      	movs	r2, #1
 8002b26:	4013      	ands	r3, r2
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d211      	bcs.n	8002b52 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b1b      	ldr	r3, [pc, #108]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2201      	movs	r2, #1
 8002b34:	4393      	bics	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	4b18      	ldr	r3, [pc, #96]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b40:	4b16      	ldr	r3, [pc, #88]	; (8002b9c <HAL_RCC_ClockConfig+0x19c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2201      	movs	r2, #1
 8002b46:	4013      	ands	r3, r2
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e020      	b.n	8002b94 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2204      	movs	r2, #4
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d009      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b5c:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a11      	ldr	r2, [pc, #68]	; (8002ba8 <HAL_RCC_ClockConfig+0x1a8>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	0019      	movs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	4b0d      	ldr	r3, [pc, #52]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b70:	f000 f820 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8002b74:	0001      	movs	r1, r0
 8002b76:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <HAL_RCC_ClockConfig+0x1a0>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	091b      	lsrs	r3, r3, #4
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	4013      	ands	r3, r2
 8002b80:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <HAL_RCC_ClockConfig+0x1ac>)
 8002b82:	5cd3      	ldrb	r3, [r2, r3]
 8002b84:	000a      	movs	r2, r1
 8002b86:	40da      	lsrs	r2, r3
 8002b88:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b8a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b8c:	2003      	movs	r0, #3
 8002b8e:	f7fd ffb9 	bl	8000b04 <HAL_InitTick>
  
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	0018      	movs	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b004      	add	sp, #16
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40022000 	.word	0x40022000
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	00001388 	.word	0x00001388
 8002ba8:	fffff8ff 	.word	0xfffff8ff
 8002bac:	080031bc 	.word	0x080031bc
 8002bb0:	20000000 	.word	0x20000000

08002bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002bce:	4b2d      	ldr	r3, [pc, #180]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	220c      	movs	r2, #12
 8002bd8:	4013      	ands	r3, r2
 8002bda:	2b0c      	cmp	r3, #12
 8002bdc:	d046      	beq.n	8002c6c <HAL_RCC_GetSysClockFreq+0xb8>
 8002bde:	d848      	bhi.n	8002c72 <HAL_RCC_GetSysClockFreq+0xbe>
 8002be0:	2b04      	cmp	r3, #4
 8002be2:	d002      	beq.n	8002bea <HAL_RCC_GetSysClockFreq+0x36>
 8002be4:	2b08      	cmp	r3, #8
 8002be6:	d003      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x3c>
 8002be8:	e043      	b.n	8002c72 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bea:	4b27      	ldr	r3, [pc, #156]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002bec:	613b      	str	r3, [r7, #16]
      break;
 8002bee:	e043      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	0c9b      	lsrs	r3, r3, #18
 8002bf4:	220f      	movs	r2, #15
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	4a24      	ldr	r2, [pc, #144]	; (8002c8c <HAL_RCC_GetSysClockFreq+0xd8>)
 8002bfa:	5cd3      	ldrb	r3, [r2, r3]
 8002bfc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002bfe:	4b21      	ldr	r3, [pc, #132]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c02:	220f      	movs	r2, #15
 8002c04:	4013      	ands	r3, r2
 8002c06:	4a22      	ldr	r2, [pc, #136]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002c08:	5cd3      	ldrb	r3, [r2, r3]
 8002c0a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	23c0      	movs	r3, #192	; 0xc0
 8002c10:	025b      	lsls	r3, r3, #9
 8002c12:	401a      	ands	r2, r3
 8002c14:	2380      	movs	r3, #128	; 0x80
 8002c16:	025b      	lsls	r3, r3, #9
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d109      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	481a      	ldr	r0, [pc, #104]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c20:	f7fd fa72 	bl	8000108 <__udivsi3>
 8002c24:	0003      	movs	r3, r0
 8002c26:	001a      	movs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4353      	muls	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	e01a      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	23c0      	movs	r3, #192	; 0xc0
 8002c34:	025b      	lsls	r3, r3, #9
 8002c36:	401a      	ands	r2, r3
 8002c38:	23c0      	movs	r3, #192	; 0xc0
 8002c3a:	025b      	lsls	r3, r3, #9
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d109      	bne.n	8002c54 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	4814      	ldr	r0, [pc, #80]	; (8002c94 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002c44:	f7fd fa60 	bl	8000108 <__udivsi3>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	001a      	movs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4353      	muls	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	4810      	ldr	r0, [pc, #64]	; (8002c98 <HAL_RCC_GetSysClockFreq+0xe4>)
 8002c58:	f7fd fa56 	bl	8000108 <__udivsi3>
 8002c5c:	0003      	movs	r3, r0
 8002c5e:	001a      	movs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4353      	muls	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	613b      	str	r3, [r7, #16]
      break;
 8002c6a:	e005      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002c6c:	4b09      	ldr	r3, [pc, #36]	; (8002c94 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002c6e:	613b      	str	r3, [r7, #16]
      break;
 8002c70:	e002      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <HAL_RCC_GetSysClockFreq+0xe4>)
 8002c74:	613b      	str	r3, [r7, #16]
      break;
 8002c76:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c78:	693b      	ldr	r3, [r7, #16]
}
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	b006      	add	sp, #24
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	46c0      	nop			; (mov r8, r8)
 8002c84:	40021000 	.word	0x40021000
 8002c88:	00f42400 	.word	0x00f42400
 8002c8c:	080031cc 	.word	0x080031cc
 8002c90:	080031dc 	.word	0x080031dc
 8002c94:	02dc6c00 	.word	0x02dc6c00
 8002c98:	007a1200 	.word	0x007a1200

08002c9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e042      	b.n	8002d34 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	223d      	movs	r2, #61	; 0x3d
 8002cb2:	5c9b      	ldrb	r3, [r3, r2]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d107      	bne.n	8002cca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	223c      	movs	r2, #60	; 0x3c
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f7fd fe69 	bl	800099c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	223d      	movs	r2, #61	; 0x3d
 8002cce:	2102      	movs	r1, #2
 8002cd0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	0019      	movs	r1, r3
 8002cdc:	0010      	movs	r0, r2
 8002cde:	f000 f9af 	bl	8003040 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2246      	movs	r2, #70	; 0x46
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	223e      	movs	r2, #62	; 0x3e
 8002cee:	2101      	movs	r1, #1
 8002cf0:	5499      	strb	r1, [r3, r2]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	223f      	movs	r2, #63	; 0x3f
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	5499      	strb	r1, [r3, r2]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2240      	movs	r2, #64	; 0x40
 8002cfe:	2101      	movs	r1, #1
 8002d00:	5499      	strb	r1, [r3, r2]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2241      	movs	r2, #65	; 0x41
 8002d06:	2101      	movs	r1, #1
 8002d08:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2242      	movs	r2, #66	; 0x42
 8002d0e:	2101      	movs	r1, #1
 8002d10:	5499      	strb	r1, [r3, r2]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2243      	movs	r2, #67	; 0x43
 8002d16:	2101      	movs	r1, #1
 8002d18:	5499      	strb	r1, [r3, r2]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2244      	movs	r2, #68	; 0x44
 8002d1e:	2101      	movs	r1, #1
 8002d20:	5499      	strb	r1, [r3, r2]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2245      	movs	r2, #69	; 0x45
 8002d26:	2101      	movs	r1, #1
 8002d28:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	223d      	movs	r2, #61	; 0x3d
 8002d2e:	2101      	movs	r1, #1
 8002d30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	0018      	movs	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	b002      	add	sp, #8
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	223d      	movs	r2, #61	; 0x3d
 8002d48:	5c9b      	ldrb	r3, [r3, r2]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d001      	beq.n	8002d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e036      	b.n	8002dc2 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	223d      	movs	r2, #61	; 0x3d
 8002d58:	2102      	movs	r1, #2
 8002d5a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2101      	movs	r1, #1
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a16      	ldr	r2, [pc, #88]	; (8002dcc <HAL_TIM_Base_Start_IT+0x90>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00a      	beq.n	8002d8c <HAL_TIM_Base_Start_IT+0x50>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	05db      	lsls	r3, r3, #23
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d004      	beq.n	8002d8c <HAL_TIM_Base_Start_IT+0x50>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a12      	ldr	r2, [pc, #72]	; (8002dd0 <HAL_TIM_Base_Start_IT+0x94>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d111      	bne.n	8002db0 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	2207      	movs	r2, #7
 8002d94:	4013      	ands	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b06      	cmp	r3, #6
 8002d9c:	d010      	beq.n	8002dc0 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2101      	movs	r1, #1
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dae:	e007      	b.n	8002dc0 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2101      	movs	r1, #1
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b004      	add	sp, #16
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	40012c00 	.word	0x40012c00
 8002dd0:	40000400 	.word	0x40000400

08002dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	2202      	movs	r2, #2
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d124      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	2202      	movs	r2, #2
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d11d      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	4252      	negs	r2, r2
 8002e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	4013      	ands	r3, r2
 8002e12:	d004      	beq.n	8002e1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 f8fa 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e007      	b.n	8002e2e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f000 f8ed 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f000 f8f9 	bl	8003020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	2204      	movs	r2, #4
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d125      	bne.n	8002e8e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d11e      	bne.n	8002e8e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2205      	movs	r2, #5
 8002e56:	4252      	negs	r2, r2
 8002e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699a      	ldr	r2, [r3, #24]
 8002e66:	23c0      	movs	r3, #192	; 0xc0
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	d004      	beq.n	8002e78 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f8cd 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 8002e76:	e007      	b.n	8002e88 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f000 f8c0 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 f8cc 	bl	8003020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	2208      	movs	r2, #8
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d124      	bne.n	8002ee6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2208      	movs	r2, #8
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d11d      	bne.n	8002ee6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2209      	movs	r2, #9
 8002eb0:	4252      	negs	r2, r2
 8002eb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d004      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f000 f8a1 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 8002ece:	e007      	b.n	8002ee0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f894 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	0018      	movs	r0, r3
 8002edc:	f000 f8a0 	bl	8003020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2210      	movs	r2, #16
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b10      	cmp	r3, #16
 8002ef2:	d125      	bne.n	8002f40 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	2210      	movs	r2, #16
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b10      	cmp	r3, #16
 8002f00:	d11e      	bne.n	8002f40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2211      	movs	r2, #17
 8002f08:	4252      	negs	r2, r2
 8002f0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2208      	movs	r2, #8
 8002f10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69da      	ldr	r2, [r3, #28]
 8002f18:	23c0      	movs	r3, #192	; 0xc0
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 f874 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 8002f28:	e007      	b.n	8002f3a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f000 f867 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	0018      	movs	r0, r3
 8002f36:	f000 f873 	bl	8003020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	2201      	movs	r2, #1
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d10f      	bne.n	8002f6e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2201      	movs	r2, #1
 8002f56:	4013      	ands	r3, r2
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d108      	bne.n	8002f6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2202      	movs	r2, #2
 8002f62:	4252      	negs	r2, r2
 8002f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f7fd f9d9 	bl	8000320 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2280      	movs	r2, #128	; 0x80
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b80      	cmp	r3, #128	; 0x80
 8002f7a:	d10f      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2280      	movs	r2, #128	; 0x80
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b80      	cmp	r3, #128	; 0x80
 8002f88:	d108      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2281      	movs	r2, #129	; 0x81
 8002f90:	4252      	negs	r2, r2
 8002f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	0018      	movs	r0, r3
 8002f98:	f000 f8d0 	bl	800313c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	2240      	movs	r2, #64	; 0x40
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b40      	cmp	r3, #64	; 0x40
 8002fa8:	d10f      	bne.n	8002fca <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2240      	movs	r2, #64	; 0x40
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b40      	cmp	r3, #64	; 0x40
 8002fb6:	d108      	bne.n	8002fca <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2241      	movs	r2, #65	; 0x41
 8002fbe:	4252      	negs	r2, r2
 8002fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 f833 	bl	8003030 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d10f      	bne.n	8002ff8 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	d108      	bne.n	8002ff8 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2221      	movs	r2, #33	; 0x21
 8002fec:	4252      	negs	r2, r2
 8002fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f89a 	bl	800312c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ff8:	46c0      	nop			; (mov r8, r8)
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003008:	46c0      	nop			; (mov r8, r8)
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003018:	46c0      	nop			; (mov r8, r8)
 800301a:	46bd      	mov	sp, r7
 800301c:	b002      	add	sp, #8
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	b002      	add	sp, #8
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003038:	46c0      	nop			; (mov r8, r8)
 800303a:	46bd      	mov	sp, r7
 800303c:	b002      	add	sp, #8
 800303e:	bd80      	pop	{r7, pc}

08003040 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a30      	ldr	r2, [pc, #192]	; (8003114 <TIM_Base_SetConfig+0xd4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d008      	beq.n	800306a <TIM_Base_SetConfig+0x2a>
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	2380      	movs	r3, #128	; 0x80
 800305c:	05db      	lsls	r3, r3, #23
 800305e:	429a      	cmp	r2, r3
 8003060:	d003      	beq.n	800306a <TIM_Base_SetConfig+0x2a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a2c      	ldr	r2, [pc, #176]	; (8003118 <TIM_Base_SetConfig+0xd8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d108      	bne.n	800307c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2270      	movs	r2, #112	; 0x70
 800306e:	4393      	bics	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4313      	orrs	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a25      	ldr	r2, [pc, #148]	; (8003114 <TIM_Base_SetConfig+0xd4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d014      	beq.n	80030ae <TIM_Base_SetConfig+0x6e>
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	2380      	movs	r3, #128	; 0x80
 8003088:	05db      	lsls	r3, r3, #23
 800308a:	429a      	cmp	r2, r3
 800308c:	d00f      	beq.n	80030ae <TIM_Base_SetConfig+0x6e>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a21      	ldr	r2, [pc, #132]	; (8003118 <TIM_Base_SetConfig+0xd8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00b      	beq.n	80030ae <TIM_Base_SetConfig+0x6e>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a20      	ldr	r2, [pc, #128]	; (800311c <TIM_Base_SetConfig+0xdc>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d007      	beq.n	80030ae <TIM_Base_SetConfig+0x6e>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a1f      	ldr	r2, [pc, #124]	; (8003120 <TIM_Base_SetConfig+0xe0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d003      	beq.n	80030ae <TIM_Base_SetConfig+0x6e>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a1e      	ldr	r2, [pc, #120]	; (8003124 <TIM_Base_SetConfig+0xe4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d108      	bne.n	80030c0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4a1d      	ldr	r2, [pc, #116]	; (8003128 <TIM_Base_SetConfig+0xe8>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2280      	movs	r2, #128	; 0x80
 80030c4:	4393      	bics	r3, r2
 80030c6:	001a      	movs	r2, r3
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a0a      	ldr	r2, [pc, #40]	; (8003114 <TIM_Base_SetConfig+0xd4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d007      	beq.n	80030fe <TIM_Base_SetConfig+0xbe>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a0b      	ldr	r2, [pc, #44]	; (8003120 <TIM_Base_SetConfig+0xe0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d003      	beq.n	80030fe <TIM_Base_SetConfig+0xbe>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a0a      	ldr	r2, [pc, #40]	; (8003124 <TIM_Base_SetConfig+0xe4>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d103      	bne.n	8003106 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	691a      	ldr	r2, [r3, #16]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	615a      	str	r2, [r3, #20]
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	b004      	add	sp, #16
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40012c00 	.word	0x40012c00
 8003118:	40000400 	.word	0x40000400
 800311c:	40002000 	.word	0x40002000
 8003120:	40014400 	.word	0x40014400
 8003124:	40014800 	.word	0x40014800
 8003128:	fffffcff 	.word	0xfffffcff

0800312c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003134:	46c0      	nop			; (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}

0800313c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003144:	46c0      	nop			; (mov r8, r8)
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}

0800314c <memset>:
 800314c:	0003      	movs	r3, r0
 800314e:	1882      	adds	r2, r0, r2
 8003150:	4293      	cmp	r3, r2
 8003152:	d100      	bne.n	8003156 <memset+0xa>
 8003154:	4770      	bx	lr
 8003156:	7019      	strb	r1, [r3, #0]
 8003158:	3301      	adds	r3, #1
 800315a:	e7f9      	b.n	8003150 <memset+0x4>

0800315c <__libc_init_array>:
 800315c:	b570      	push	{r4, r5, r6, lr}
 800315e:	2600      	movs	r6, #0
 8003160:	4c0c      	ldr	r4, [pc, #48]	; (8003194 <__libc_init_array+0x38>)
 8003162:	4d0d      	ldr	r5, [pc, #52]	; (8003198 <__libc_init_array+0x3c>)
 8003164:	1b64      	subs	r4, r4, r5
 8003166:	10a4      	asrs	r4, r4, #2
 8003168:	42a6      	cmp	r6, r4
 800316a:	d109      	bne.n	8003180 <__libc_init_array+0x24>
 800316c:	2600      	movs	r6, #0
 800316e:	f000 f819 	bl	80031a4 <_init>
 8003172:	4c0a      	ldr	r4, [pc, #40]	; (800319c <__libc_init_array+0x40>)
 8003174:	4d0a      	ldr	r5, [pc, #40]	; (80031a0 <__libc_init_array+0x44>)
 8003176:	1b64      	subs	r4, r4, r5
 8003178:	10a4      	asrs	r4, r4, #2
 800317a:	42a6      	cmp	r6, r4
 800317c:	d105      	bne.n	800318a <__libc_init_array+0x2e>
 800317e:	bd70      	pop	{r4, r5, r6, pc}
 8003180:	00b3      	lsls	r3, r6, #2
 8003182:	58eb      	ldr	r3, [r5, r3]
 8003184:	4798      	blx	r3
 8003186:	3601      	adds	r6, #1
 8003188:	e7ee      	b.n	8003168 <__libc_init_array+0xc>
 800318a:	00b3      	lsls	r3, r6, #2
 800318c:	58eb      	ldr	r3, [r5, r3]
 800318e:	4798      	blx	r3
 8003190:	3601      	adds	r6, #1
 8003192:	e7f2      	b.n	800317a <__libc_init_array+0x1e>
 8003194:	080031ec 	.word	0x080031ec
 8003198:	080031ec 	.word	0x080031ec
 800319c:	080031f0 	.word	0x080031f0
 80031a0:	080031ec 	.word	0x080031ec

080031a4 <_init>:
 80031a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031aa:	bc08      	pop	{r3}
 80031ac:	469e      	mov	lr, r3
 80031ae:	4770      	bx	lr

080031b0 <_fini>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b6:	bc08      	pop	{r3}
 80031b8:	469e      	mov	lr, r3
 80031ba:	4770      	bx	lr
