A 5-stage pipeline MIPS CPU.  
The Architecture of the 5-stage Pipeline MIPS CPU is in https://github.com/Curtis-Luo/MIPS_CPU/blob/main/Pipeline/Arch_Pipeline.pdf  
The testbench is in https://github.com/Curtis-Luo/MIPS_CPU/tree/main/Pipeline/test
