Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7cb389490f9c4457a1dfb332d44b6877 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_POKEY_Top_behav xil_defaultlib.tb_POKEY_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=63.75...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.IO_core
Compiling module xil_defaultlib.SKCTLS_reg
Compiling module xil_defaultlib.AUDCTL_reg
Compiling module xil_defaultlib.SKSTAT_reg
Compiling module xil_defaultlib.IRQ_core
Compiling module xil_defaultlib.clock_gen_core
Compiling module xil_defaultlib.poly_core
Compiling module xil_defaultlib.cell23
Compiling module xil_defaultlib.POT_core
Compiling module xil_defaultlib.KEY_PLA
Compiling module xil_defaultlib.cell2p
Compiling module xil_defaultlib.cell3
Compiling module xil_defaultlib.cell6
Compiling module xil_defaultlib.cell4
Compiling module xil_defaultlib.KEY_core
Compiling module xil_defaultlib.cell24option1
Compiling module xil_defaultlib.cell24
Compiling module xil_defaultlib.cell20
Compiling module xil_defaultlib.freq_control
Compiling module xil_defaultlib.cell11
Compiling module xil_defaultlib.cell2r
Compiling module xil_defaultlib.aud_control_hp
Compiling module xil_defaultlib.aud_control
Compiling module xil_defaultlib.cell2pr
Compiling module xil_defaultlib.cell17
Compiling module xil_defaultlib.cell25
Compiling module xil_defaultlib.SERIN_PLA
Compiling module xil_defaultlib.cell16
Compiling module xil_defaultlib.cell15
Compiling module xil_defaultlib.SEROUT_PLA
Compiling module xil_defaultlib.SER_core
Compiling module xil_defaultlib.POKEY_Top
Compiling module xil_defaultlib.tb_POKEY_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_POKEY_Top_behav
