================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Dec 06 12:05:04 CET 2022
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         pynqrypt-vitis-hls
    * Solution:        pynqrypt (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020i-clg400-1L


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              4128
FF:               4394
DSP:              0
BRAM:             7
URAM:             0
SRL:              340


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 7.243       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+---------------------------------+
| Name                                                                        | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable            | Source                          |
+-----------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+---------------------------------+
| inst                                                                        | 4128 | 4394 |     | 7    |      |     |        |      |         |                     |                                 |
|   (inst)                                                                    | 381  | 642  |     |      |      |     |        |      |         |                     |                                 |
|   block_U                                                                   | 17   | 16   |     |      |      |     |        |      |         |                     |                                 |
|     bind_storage ram_s2p                                                    |      |      |     |      |      |     |        | auto | 1       | block               | hw-impl/src/pynqrypt.cpp:21     |
|   block_nonce_U                                                             | 25   |      |     | 1    |      |     |        |      |         |                     |                                 |
|     bind_storage ram_t2p                                                    |      |      |     |      |      |     |        | auto | 1       | block_nonce         | hw-impl/src/pynqrypt.cpp:20     |
|   control_s_axi_U                                                           | 506  | 383  |     |      |      |     |        |      |         |                     |                                 |
|     (control_s_axi_U)                                                       | 315  | 255  |     |      |      |     |        |      |         |                     |                                 |
|   crypto_aes_sbox_U                                                         |      |      |     | 1    |      |     |        |      |         |                     |                                 |
|     bind_storage rom_2p                                                     |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|     bind_storage rom_1p                                                     |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|     bind_storage rom_2p                                                     |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|   gmem_m_axi_U                                                              | 1625 | 2164 |     | 2    |      |     |        |      |         |                     |                                 |
|   grp_aes_encrypt_block_fu_283                                              | 651  | 549  |     | 1    |      |     |        |      |         |                     |                                 |
|     (grp_aes_encrypt_block_fu_283)                                          | 134  | 152  |     |      |      |     |        |      |         |                     |                                 |
|       crypto_aes_sbox_U                                                     | 89   |      |     | 1    |      |     |        |      |         |                     |                                 |
|         bind_storage rom_2p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|         bind_storage rom_1p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|         bind_storage rom_2p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|       flow_control_loop_pipe_sequential_init_U                              | 42   | 2    |     |      |      |     |        |      |         |                     |                                 |
|     temp_U                                                                  | 42   | 16   |     |      |      |     |        |      |         |                     |                                 |
|       bind_storage ram_s2p                                                  |      |      |     |      |      |     |        | auto | 1       | temp                | hw-impl/src/pynqrypt.cpp:79     |
|   grp_aes_generate_round_keys_fu_258                                        | 367  | 287  |     | 1    |      |     |        |      |         |                     |                                 |
|     (grp_aes_generate_round_keys_fu_258)                                    | 1    | 6    |     |      |      |     |        |      |         |                     |                                 |
|     grp_aes_generate_round_keys_Pipeline_1_fu_12                            | 17   | 13   |     |      |      |     |        |      |         |                     |                                 |
|       (grp_aes_generate_round_keys_Pipeline_1_fu_12)                        | 1    | 11   |     |      |      |     |        |      |         |                     |                                 |
|       flow_control_loop_pipe_sequential_init_U                              | 16   | 2    |     |      |      |     |        |      |         |                     |                                 |
|     grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20     | 349  | 268  |     | 1    |      |     |        |      |         |                     |                                 |
|       (grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20) | 211  | 258  |     |      |      |     |        |      |         |                     |                                 |
|       crypto_aes_rcon_U                                                     | 1    | 8    |     |      |      |     |        |      |         |                     |                                 |
|         bind_storage rom_1p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_rcon     |                                 |
|       crypto_aes_sbox_U                                                     | 29   |      |     | 1    |      |     |        |      |         |                     |                                 |
|         bind_storage rom_2p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|         bind_storage rom_1p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|         bind_storage rom_2p                                                 |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                                 |
|       flow_control_loop_pipe_sequential_init_U                              | 108  | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_1_fu_242                                    | 13   | 12   |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_1_fu_242)                                | 1    | 10   |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 12   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_2_fu_250                                    | 15   | 11   |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_2_fu_250)                                | 2    | 9    |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 13   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_3_fu_268                                    | 230  | 146  |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_3_fu_268)                                | 163  | 144  |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 67   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_4_fu_277                                    | 17   | 11   |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_4_fu_277)                                | 3    | 9    |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 14   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_6_fu_298                                    | 226  | 145  |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_6_fu_298)                                | 163  | 143  |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 63   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291                   | 20   | 12   |     |      |      |     |        |      |         |                     |                                 |
|     (grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291)               | 3    | 10   |     |      |      |     |        |      |         |                     |                                 |
|     flow_control_loop_pipe_sequential_init_U                                | 17   | 2    |     |      |      |     |        |      |         |                     |                                 |
|   pynqrypt_key_U                                                            | 8    | 8    |     |      |      |     |        |      |         |                     |                                 |
|     bind_storage ram_1p                                                     |      |      |     |      |      |     |        | auto | 1       | pynqrypt_key        | hw-impl/src/pynqrypt_hls.cpp:20 |
|   pynqrypt_nonce_U                                                          | 11   | 8    |     |      |      |     |        |      |         |                     |                                 |
|     bind_storage ram_1p                                                     |      |      |     |      |      |     |        | auto | 1       | pynqrypt_nonce      | hw-impl/src/pynqrypt_hls.cpp:20 |
|   pynqrypt_round_keys_U                                                     | 16   |      |     | 1    |      |     |        |      |         |                     |                                 |
|     bind_storage ram_t2p                                                    |      |      |     |      |      |     |        | auto | 1       | pynqrypt_round_keys |                                 |
+-----------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+---------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 7.76%  | OK     |
| FD                                                        | 50%       | 4.13%  | OK     |
| LUTRAM+SRL                                                | 25%       | 2.97%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.50%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.50%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 175    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN    | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                   |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.757 | i_fu_134_reg[5]/C | select_ln24_reg_551_reg[0]/R  |           19 |         32 |          6.635 |          4.329 |        2.306 |
| Path2 | 2.757 | i_fu_134_reg[5]/C | select_ln24_reg_551_reg[10]/R |           19 |         32 |          6.635 |          4.329 |        2.306 |
| Path3 | 2.757 | i_fu_134_reg[5]/C | select_ln24_reg_551_reg[11]/R |           19 |         32 |          6.635 |          4.329 |        2.306 |
| Path4 | 2.757 | i_fu_134_reg[5]/C | select_ln24_reg_551_reg[12]/R |           19 |         32 |          6.635 |          4.329 |        2.306 |
| Path5 | 2.757 | i_fu_134_reg[5]/C | select_ln24_reg_551_reg[13]/R |           19 |         32 |          6.635 |          4.329 |        2.306 |
+-------+-------+-------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------+----------------------+
    | Path1 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | i_fu_134_reg[5]                   | FLOP_LATCH.flop.FDRE |
    | select_ln24_reg_551[31]_i_116     | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_104 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_105 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_95  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_94  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_80  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_79  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_65  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_64  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_50  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_49  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_35  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_34  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_24  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_23  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_17  | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_6       | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_3   | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_1       | LUT.others.LUT3      |
    | select_ln24_reg_551_reg[0]        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path2 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | i_fu_134_reg[5]                   | FLOP_LATCH.flop.FDRE |
    | select_ln24_reg_551[31]_i_116     | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_104 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_105 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_95  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_94  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_80  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_79  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_65  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_64  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_50  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_49  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_35  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_34  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_24  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_23  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_17  | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_6       | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_3   | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_1       | LUT.others.LUT3      |
    | select_ln24_reg_551_reg[10]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path3 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | i_fu_134_reg[5]                   | FLOP_LATCH.flop.FDRE |
    | select_ln24_reg_551[31]_i_116     | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_104 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_105 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_95  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_94  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_80  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_79  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_65  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_64  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_50  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_49  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_35  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_34  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_24  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_23  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_17  | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_6       | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_3   | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_1       | LUT.others.LUT3      |
    | select_ln24_reg_551_reg[11]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path4 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | i_fu_134_reg[5]                   | FLOP_LATCH.flop.FDRE |
    | select_ln24_reg_551[31]_i_116     | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_104 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_105 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_95  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_94  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_80  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_79  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_65  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_64  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_50  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_49  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_35  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_34  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_24  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_23  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_17  | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_6       | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_3   | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_1       | LUT.others.LUT3      |
    | select_ln24_reg_551_reg[12]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path5 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | i_fu_134_reg[5]                   | FLOP_LATCH.flop.FDRE |
    | select_ln24_reg_551[31]_i_116     | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_104 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_105 | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_95  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_94  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_80  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_79  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_65  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_64  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_50  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_49  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_35  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_34  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_24  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_23  | CARRY.others.CARRY4  |
    | select_ln24_reg_551_reg[31]_i_17  | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_6       | LUT.others.LUT2      |
    | select_ln24_reg_551_reg[31]_i_3   | CARRY.others.CARRY4  |
    | select_ln24_reg_551[31]_i_1       | LUT.others.LUT3      |
    | select_ln24_reg_551_reg[13]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/pynqrypt_encrypt_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/pynqrypt_encrypt_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/pynqrypt_encrypt_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/pynqrypt_encrypt_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/pynqrypt_encrypt_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/pynqrypt_encrypt_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


