{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702914980327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 16:56:20 2023 " "Processing started: Mon Dec 18 16:56:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702914980327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914980327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map audiotestunits --optimize=area --state_machine_encoding=auto --enable_register_retiming=off --enable_wysiwyg_resynthesis=off --ignore_carry_buffers=off --ignore_cascade_buffers=off --write_settings_files=on --family=\"cyclone v\" --part=5cgxfc5c6f27c7 " "Command: quartus_map audiotestunits --optimize=area --state_machine_encoding=auto --enable_register_retiming=off --enable_wysiwyg_resynthesis=off --ignore_carry_buffers=off --ignore_cascade_buffers=off --write_settings_files=on --family=\"cyclone v\" --part=5cgxfc5c6f27c7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914980327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702914980487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702914980488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 audiotestunits " "Found entity 1: audiotestunits" {  } { { "../../hdl/audiotestunits_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_entity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "../../hdl/i2c_master.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985446 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../../hdl/i2c_master.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transceiver-logic " "Found design unit 1: i2s_transceiver-logic" {  } { { "../../hdl/i2s_transceiver_logic.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985448 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transceiver " "Found entity 1: i2s_transceiver" {  } { { "../../hdl/i2s_transceiver_logic.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SSM2603regwriter " "Found entity 1: SSM2603regwriter" {  } { { "../../hdl/ssm2603regwriter_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSM2603regwriter-behav " "Found design unit 1: SSM2603regwriter-behav" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 testsoundctrl1 " "Found entity 1: testsoundctrl1" {  } { { "../../hdl/testsoundctrl1_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testsoundctrl1-behav " "Found design unit 1: testsoundctrl1-behav" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 taktteiler " "Found entity 1: taktteiler" {  } { { "../../hdl/taktteiler_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 taktteiler-behav " "Found design unit 1: taktteiler-behav" {  } { { "../../hdl/taktteiler_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll5012new_0002 " "Found entity 1: pll5012new_0002" {  } { { "../../hdl/pll5012new/pll5012new_0002.v" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll5012new-rtl " "Found design unit 1: pll5012new-rtl" {  } { { "../../hdl/pll5012new.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985463 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll5012new " "Found entity 1: pll5012new" {  } { { "../../hdl/pll5012new.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 codecsetup1 " "Found entity 1: codecsetup1" {  } { { "../../hdl/codecsetup1_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codecsetup1-behav " "Found design unit 1: codecsetup1-behav" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiotestunits-struct " "Found design unit 1: audiotestunits-struct" {  } { { "../../hdl/audiotestunits_struct.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702914985469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audiotestunits " "Elaborating entity \"audiotestunits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702914985545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSM2603regwriter SSM2603regwriter:U_2 " "Elaborating entity \"SSM2603regwriter\" for hierarchy \"SSM2603regwriter:U_2\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_2" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastsetreg SSM2603regwriter_behav.vhd(19) " "Verilog HDL or VHDL warning at SSM2603regwriter_behav.vhd(19): object \"lastsetreg\" assigned a value but never read" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regaddr SSM2603regwriter_behav.vhd(78) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(78): signal \"regaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regdata SSM2603regwriter_behav.vhd(78) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(78): signal \"regdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regdata SSM2603regwriter_behav.vhd(81) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(81): signal \"regdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "I2Ctransfreq SSM2603regwriter_behav.vhd(67) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(67): inferring latch(es) for signal or variable \"I2Ctransfreq\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writedone SSM2603regwriter_behav.vhd(67) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(67): inferring latch(es) for signal or variable \"writedone\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_wr SSM2603regwriter_behav.vhd(67) " "VHDL Process Statement warning at SSM2603regwriter_behav.vhd(67): inferring latch(es) for signal or variable \"data_wr\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[0\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[0\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[1\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[1\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[2\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[2\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[3\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[3\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[4\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[4\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[5\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[5\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[6\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[6\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[7\] SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"data_wr\[7\]\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedone SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"writedone\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I2Ctransfreq SSM2603regwriter_behav.vhd(67) " "Inferred latch for \"I2Ctransfreq\" at SSM2603regwriter_behav.vhd(67)" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985548 "|audiotestunits|SSM2603regwriter:U_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codecsetup1 codecsetup1:U_7 " "Elaborating entity \"codecsetup1\" for hierarchy \"codecsetup1:U_7\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_7" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftadcvol codecsetup1_behav.vhd(140) " "VHDL Process Statement warning at codecsetup1_behav.vhd(140): signal \"leftadcvol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightadcvol codecsetup1_behav.vhd(141) " "VHDL Process Statement warning at codecsetup1_behav.vhd(141): signal \"rightadcvol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftdacvol codecsetup1_behav.vhd(142) " "VHDL Process Statement warning at codecsetup1_behav.vhd(142): signal \"leftdacvol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightdacvol codecsetup1_behav.vhd(143) " "VHDL Process Statement warning at codecsetup1_behav.vhd(143): signal \"rightdacvol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ready codecsetup1_behav.vhd(122) " "VHDL Process Statement warning at codecsetup1_behav.vhd(122): inferring latch(es) for signal or variable \"ready\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data codecsetup1_behav.vhd(122) " "VHDL Process Statement warning at codecsetup1_behav.vhd(122): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready codecsetup1_behav.vhd(122) " "Inferred latch for \"ready\" at codecsetup1_behav.vhd(122)" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 "|audiotestunits|codecsetup1:U_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:U_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:U_0\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_0" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transceiver i2s_transceiver:U_1 " "Elaborating entity \"i2s_transceiver\" for hierarchy \"i2s_transceiver:U_1\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_1" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll5012new pll5012new:U_5 " "Elaborating entity \"pll5012new\" for hierarchy \"pll5012new:U_5\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_5" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll5012new_0002 pll5012new:U_5\|pll5012new_0002:pll5012new_inst " "Elaborating entity \"pll5012new_0002\" for hierarchy \"pll5012new:U_5\|pll5012new_0002:pll5012new_inst\"" {  } { { "../../hdl/pll5012new.vhd" "pll5012new_inst" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i\"" {  } { { "../../hdl/pll5012new/pll5012new_0002.v" "altera_pll_i" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985570 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702914985572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i\"" {  } { { "../../hdl/pll5012new/pll5012new_0002.v" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll5012new:U_5\|pll5012new_0002:pll5012new_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702914985572 ""}  } { { "../../hdl/pll5012new/pll5012new_0002.v" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702914985572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taktteiler taktteiler:U_4 " "Elaborating entity \"taktteiler\" for hierarchy \"taktteiler:U_4\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_4" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testsoundctrl1 testsoundctrl1:U_3 " "Elaborating entity \"testsoundctrl1\" for hierarchy \"testsoundctrl1:U_3\"" {  } { { "../../hdl/audiotestunits_struct.vhd" "U_3" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestunits_struct.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914985574 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leftadcvol testsoundctrl1_behav.vhd(12) " "VHDL Process Statement warning at testsoundctrl1_behav.vhd(12): inferring latch(es) for signal or variable \"leftadcvol\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rightadcvol testsoundctrl1_behav.vhd(12) " "VHDL Process Statement warning at testsoundctrl1_behav.vhd(12): inferring latch(es) for signal or variable \"rightadcvol\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leftdacvol testsoundctrl1_behav.vhd(12) " "VHDL Process Statement warning at testsoundctrl1_behav.vhd(12): inferring latch(es) for signal or variable \"leftdacvol\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rightdacvol testsoundctrl1_behav.vhd(12) " "VHDL Process Statement warning at testsoundctrl1_behav.vhd(12): inferring latch(es) for signal or variable \"rightdacvol\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "update testsoundctrl1_behav.vhd(12) " "VHDL Process Statement warning at testsoundctrl1_behav.vhd(12): inferring latch(es) for signal or variable \"update\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "update testsoundctrl1_behav.vhd(12) " "Inferred latch for \"update\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[0\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[0\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[1\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[1\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[2\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[2\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[3\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[3\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[4\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[4\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[5\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[5\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightdacvol\[6\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightdacvol\[6\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[0\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[0\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[1\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[1\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[2\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[2\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[3\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[3\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[4\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[4\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[5\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[5\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftdacvol\[6\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftdacvol\[6\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[0\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[0\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[1\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[1\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[2\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[2\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[3\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[3\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[4\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[4\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rightadcvol\[5\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"rightadcvol\[5\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[0\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[0\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[1\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[1\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[2\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[2\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[3\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[3\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[4\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[4\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leftadcvol\[5\] testsoundctrl1_behav.vhd(12) " "Inferred latch for \"leftadcvol\[5\]\" at testsoundctrl1_behav.vhd(12)" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914985575 "|audiotestunits|testsoundctrl1:U_3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|writedone " "Latch SSM2603regwriter:U_2\|writedone has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WAITI2C " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WAITI2C" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/ssm2603regwriter_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codecsetup1:U_7\|ready " "Latch codecsetup1:U_7\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codecsetup1:U_7\|\\fsm_state_transition:state.DONE " "Ports D and ENA on the latch are fed by the same signal codecsetup1:U_7\|\\fsm_state_transition:state.DONE" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/codecsetup1_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[5\] " "Latch SSM2603regwriter:U_2\|data_wr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[7\] " "Latch SSM2603regwriter:U_2\|data_wr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[4\] " "Latch SSM2603regwriter:U_2\|data_wr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[6\] " "Latch SSM2603regwriter:U_2\|data_wr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[1\] " "Latch SSM2603regwriter:U_2\|data_wr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[3\] " "Latch SSM2603regwriter:U_2\|data_wr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[0\] " "Latch SSM2603regwriter:U_2\|data_wr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSM2603regwriter:U_2\|data_wr\[2\] " "Latch SSM2603regwriter:U_2\|data_wr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2 " "Ports D and ENA on the latch are fed by the same signal SSM2603regwriter:U_2\|\\fsm_state_transition:state.WRITINGBYTE2" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702914985936 ""}  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702914985936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702914986058 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "codecsetup1:U_7\|regaddr\[2\] High " "Register codecsetup1:U_7\|regaddr\[2\] will power up to High" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702914986125 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "codecsetup1:U_7\|regaddr\[1\] High " "Register codecsetup1:U_7\|regaddr\[1\] will power up to High" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702914986125 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1702914986125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702914986307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702914986307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702914986360 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702914986360 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702914986360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "397 " "Implemented 397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702914986360 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702914986360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702914986360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702914986369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 16:56:26 2023 " "Processing ended: Mon Dec 18 16:56:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702914986369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702914986369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702914986369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702914986369 ""}
