#! /Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-395-g155ed084b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x12f60df00 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x12f60e070 .scope module, "tb" "tb" 3 3;
 .timescale -9 -9;
v0x600000dec360_0 .var "clk", 0 0;
v0x600000dec3f0_0 .var "reset", 0 0;
S_0x12f609a10 .scope module, "uut" "tpu" 3 9, 4 1 0, S_0x12f60e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
enum0x6000011e4880 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "EXECUTE" 2'b10,
   "FINISH" 2'b11
 ;
v0x600000de2d00_0 .array/port v0x600000de2d00, 0;
L_0x6000014e7b80 .functor BUFZ 32, v0x600000de2d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_1 .array/port v0x600000de2d00, 1;
L_0x6000014e7a30 .functor BUFZ 32, v0x600000de2d00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_2 .array/port v0x600000de2d00, 2;
L_0x6000014e7800 .functor BUFZ 32, v0x600000de2d00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_3 .array/port v0x600000de2d00, 3;
L_0x6000014e7790 .functor BUFZ 32, v0x600000de2d00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_4 .array/port v0x600000de2d00, 4;
L_0x6000014e7720 .functor BUFZ 32, v0x600000de2d00_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_5 .array/port v0x600000de2d00, 5;
L_0x6000014e76b0 .functor BUFZ 32, v0x600000de2d00_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_6 .array/port v0x600000de2d00, 6;
L_0x6000014e7950 .functor BUFZ 32, v0x600000de2d00_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_7 .array/port v0x600000de2d00, 7;
L_0x6000014e55e0 .functor BUFZ 32, v0x600000de2d00_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_8 .array/port v0x600000de2d00, 8;
L_0x6000014e7bf0 .functor BUFZ 32, v0x600000de2d00_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_9 .array/port v0x600000de2d00, 9;
L_0x6000014e7c60 .functor BUFZ 32, v0x600000de2d00_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_10 .array/port v0x600000de2d00, 10;
L_0x6000014e7cd0 .functor BUFZ 32, v0x600000de2d00_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_11 .array/port v0x600000de2d00, 11;
L_0x6000014e7d40 .functor BUFZ 32, v0x600000de2d00_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_12 .array/port v0x600000de2d00, 12;
L_0x6000014e7db0 .functor BUFZ 32, v0x600000de2d00_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_13 .array/port v0x600000de2d00, 13;
L_0x6000014e7e90 .functor BUFZ 32, v0x600000de2d00_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_14 .array/port v0x600000de2d00, 14;
L_0x6000014e7f00 .functor BUFZ 32, v0x600000de2d00_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_15 .array/port v0x600000de2d00, 15;
L_0x6000014e7e20 .functor BUFZ 32, v0x600000de2d00_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_16 .array/port v0x600000de2d00, 16;
L_0x6000014e7f70 .functor BUFZ 32, v0x600000de2d00_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_17 .array/port v0x600000de2d00, 17;
L_0x6000014e0000 .functor BUFZ 32, v0x600000de2d00_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_18 .array/port v0x600000de2d00, 18;
L_0x6000014e0070 .functor BUFZ 32, v0x600000de2d00_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_19 .array/port v0x600000de2d00, 19;
L_0x6000014e00e0 .functor BUFZ 32, v0x600000de2d00_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_20 .array/port v0x600000de2d00, 20;
L_0x6000014e0150 .functor BUFZ 32, v0x600000de2d00_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_21 .array/port v0x600000de2d00, 21;
L_0x6000014e01c0 .functor BUFZ 32, v0x600000de2d00_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_22 .array/port v0x600000de2d00, 22;
L_0x6000014e0230 .functor BUFZ 32, v0x600000de2d00_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_23 .array/port v0x600000de2d00, 23;
L_0x6000014e02a0 .functor BUFZ 32, v0x600000de2d00_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_24 .array/port v0x600000de2d00, 24;
L_0x6000014e0310 .functor BUFZ 32, v0x600000de2d00_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_25 .array/port v0x600000de2d00, 25;
L_0x6000014e0380 .functor BUFZ 32, v0x600000de2d00_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_26 .array/port v0x600000de2d00, 26;
L_0x6000014e03f0 .functor BUFZ 32, v0x600000de2d00_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_27 .array/port v0x600000de2d00, 27;
L_0x6000014e0460 .functor BUFZ 32, v0x600000de2d00_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_28 .array/port v0x600000de2d00, 28;
L_0x6000014e04d0 .functor BUFZ 32, v0x600000de2d00_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_29 .array/port v0x600000de2d00, 29;
L_0x6000014e0540 .functor BUFZ 32, v0x600000de2d00_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_30 .array/port v0x600000de2d00, 30;
L_0x6000014e05b0 .functor BUFZ 32, v0x600000de2d00_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_31 .array/port v0x600000de2d00, 31;
L_0x6000014e0620 .functor BUFZ 32, v0x600000de2d00_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_32 .array/port v0x600000de2d00, 32;
L_0x6000014e0690 .functor BUFZ 32, v0x600000de2d00_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_33 .array/port v0x600000de2d00, 33;
L_0x6000014e0700 .functor BUFZ 32, v0x600000de2d00_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_34 .array/port v0x600000de2d00, 34;
L_0x6000014e0770 .functor BUFZ 32, v0x600000de2d00_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_35 .array/port v0x600000de2d00, 35;
L_0x6000014e07e0 .functor BUFZ 32, v0x600000de2d00_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_36 .array/port v0x600000de2d00, 36;
L_0x6000014e0850 .functor BUFZ 32, v0x600000de2d00_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_37 .array/port v0x600000de2d00, 37;
L_0x6000014e08c0 .functor BUFZ 32, v0x600000de2d00_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_38 .array/port v0x600000de2d00, 38;
L_0x6000014e0930 .functor BUFZ 32, v0x600000de2d00_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_39 .array/port v0x600000de2d00, 39;
L_0x6000014e09a0 .functor BUFZ 32, v0x600000de2d00_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_40 .array/port v0x600000de2d00, 40;
L_0x6000014e0a10 .functor BUFZ 32, v0x600000de2d00_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_41 .array/port v0x600000de2d00, 41;
L_0x6000014e0a80 .functor BUFZ 32, v0x600000de2d00_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_42 .array/port v0x600000de2d00, 42;
L_0x6000014e0af0 .functor BUFZ 32, v0x600000de2d00_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_43 .array/port v0x600000de2d00, 43;
L_0x6000014e0b60 .functor BUFZ 32, v0x600000de2d00_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_44 .array/port v0x600000de2d00, 44;
L_0x6000014e0bd0 .functor BUFZ 32, v0x600000de2d00_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_45 .array/port v0x600000de2d00, 45;
L_0x6000014e0c40 .functor BUFZ 32, v0x600000de2d00_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_46 .array/port v0x600000de2d00, 46;
L_0x6000014e0cb0 .functor BUFZ 32, v0x600000de2d00_46, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_47 .array/port v0x600000de2d00, 47;
L_0x6000014e0d20 .functor BUFZ 32, v0x600000de2d00_47, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_48 .array/port v0x600000de2d00, 48;
L_0x6000014e0d90 .functor BUFZ 32, v0x600000de2d00_48, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_49 .array/port v0x600000de2d00, 49;
L_0x6000014e0e00 .functor BUFZ 32, v0x600000de2d00_49, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_50 .array/port v0x600000de2d00, 50;
L_0x6000014e0e70 .functor BUFZ 32, v0x600000de2d00_50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_51 .array/port v0x600000de2d00, 51;
L_0x6000014e0ee0 .functor BUFZ 32, v0x600000de2d00_51, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_52 .array/port v0x600000de2d00, 52;
L_0x6000014e0f50 .functor BUFZ 32, v0x600000de2d00_52, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_53 .array/port v0x600000de2d00, 53;
L_0x6000014e0fc0 .functor BUFZ 32, v0x600000de2d00_53, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_54 .array/port v0x600000de2d00, 54;
L_0x6000014e1030 .functor BUFZ 32, v0x600000de2d00_54, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_55 .array/port v0x600000de2d00, 55;
L_0x6000014e10a0 .functor BUFZ 32, v0x600000de2d00_55, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_56 .array/port v0x600000de2d00, 56;
L_0x6000014e1110 .functor BUFZ 32, v0x600000de2d00_56, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_57 .array/port v0x600000de2d00, 57;
L_0x6000014e1180 .functor BUFZ 32, v0x600000de2d00_57, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_58 .array/port v0x600000de2d00, 58;
L_0x6000014e11f0 .functor BUFZ 32, v0x600000de2d00_58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_59 .array/port v0x600000de2d00, 59;
L_0x6000014e1260 .functor BUFZ 32, v0x600000de2d00_59, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_60 .array/port v0x600000de2d00, 60;
L_0x6000014e12d0 .functor BUFZ 32, v0x600000de2d00_60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_61 .array/port v0x600000de2d00, 61;
L_0x6000014e1340 .functor BUFZ 32, v0x600000de2d00_61, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_62 .array/port v0x600000de2d00, 62;
L_0x6000014e13b0 .functor BUFZ 32, v0x600000de2d00_62, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de2d00_63 .array/port v0x600000de2d00, 63;
L_0x6000014e1420 .functor BUFZ 32, v0x600000de2d00_63, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000de3180_0 .net "a_in1", 15 0, v0x600000de7a80_0;  1 drivers
v0x600000de3210_0 .net "a_in2", 15 0, v0x600000de7b10_0;  1 drivers
v0x600000de32a0_0 .net "acc1_full", 0 0, v0x600000de6b50_0;  1 drivers
v0x600000de3330_0 .net "acc1_mem_0_to_ub", 31 0, v0x600000de69a0_0;  1 drivers
v0x600000de33c0_0 .net "acc1_mem_1_to_ub", 31 0, v0x600000de6a30_0;  1 drivers
v0x600000de3450_0 .net "acc2_full", 0 0, v0x600000de70f0_0;  1 drivers
v0x600000de34e0_0 .net "acc2_mem_0_to_ub", 31 0, v0x600000de6f40_0;  1 drivers
v0x600000de3570_0 .net "acc2_mem_1_to_ub", 31 0, v0x600000de6fd0_0;  1 drivers
v0x600000de3600_0 .net "base_address", 12 0, v0x600000de73c0_0;  1 drivers
v0x600000de3690_0 .net "clk", 0 0, v0x600000dec360_0;  1 drivers
v0x600000de3720_0 .var/i "compute_cycle_counter", 31 0;
v0x600000de37b0_0 .var "instruction", 15 0;
v0x600000de3840 .array "instruction_mem", 7 0, 15 0;
v0x600000de38d0_0 .var/i "instruction_pointer", 31 0;
v0x600000de3960_0 .net "load_input", 0 0, v0x600000de7570_0;  1 drivers
v0x600000de39f0_0 .net "load_weight", 0 0, v0x600000de7600_0;  1 drivers
v0x600000de3a80_0 .net "out_ub_to_input_setup_00", 31 0, v0x600000de2880_0;  1 drivers
v0x600000de3b10_0 .net "out_ub_to_input_setup_01", 31 0, v0x600000de2910_0;  1 drivers
v0x600000de3ba0_0 .net "out_ub_to_input_setup_10", 31 0, v0x600000de29a0_0;  1 drivers
v0x600000de3c30_0 .net "out_ub_to_input_setup_11", 31 0, v0x600000de2a30_0;  1 drivers
v0x600000de3cc0_0 .net "reset", 0 0, v0x600000dec3f0_0;  1 drivers
v0x600000de3d50_0 .var "state", 1 0;
v0x600000de3de0_0 .net "store", 0 0, v0x600000de7720_0;  1 drivers
v0x600000de3e70_0 .net "systolic_acc_out1", 31 0, v0x600000de0e10_0;  1 drivers
v0x600000de3f00_0 .net "systolic_acc_out2", 31 0, v0x600000de1440_0;  1 drivers
v0x600000dec000 .array "unified_mem", 63 0;
v0x600000dec000_0 .net v0x600000dec000 0, 31 0, L_0x6000014e7b80; 1 drivers
v0x600000dec000_1 .net v0x600000dec000 1, 31 0, L_0x6000014e7a30; 1 drivers
v0x600000dec000_2 .net v0x600000dec000 2, 31 0, L_0x6000014e7800; 1 drivers
v0x600000dec000_3 .net v0x600000dec000 3, 31 0, L_0x6000014e7790; 1 drivers
v0x600000dec000_4 .net v0x600000dec000 4, 31 0, L_0x6000014e7720; 1 drivers
v0x600000dec000_5 .net v0x600000dec000 5, 31 0, L_0x6000014e76b0; 1 drivers
v0x600000dec000_6 .net v0x600000dec000 6, 31 0, L_0x6000014e7950; 1 drivers
v0x600000dec000_7 .net v0x600000dec000 7, 31 0, L_0x6000014e55e0; 1 drivers
v0x600000dec000_8 .net v0x600000dec000 8, 31 0, L_0x6000014e7bf0; 1 drivers
v0x600000dec000_9 .net v0x600000dec000 9, 31 0, L_0x6000014e7c60; 1 drivers
v0x600000dec000_10 .net v0x600000dec000 10, 31 0, L_0x6000014e7cd0; 1 drivers
v0x600000dec000_11 .net v0x600000dec000 11, 31 0, L_0x6000014e7d40; 1 drivers
v0x600000dec000_12 .net v0x600000dec000 12, 31 0, L_0x6000014e7db0; 1 drivers
v0x600000dec000_13 .net v0x600000dec000 13, 31 0, L_0x6000014e7e90; 1 drivers
v0x600000dec000_14 .net v0x600000dec000 14, 31 0, L_0x6000014e7f00; 1 drivers
v0x600000dec000_15 .net v0x600000dec000 15, 31 0, L_0x6000014e7e20; 1 drivers
v0x600000dec000_16 .net v0x600000dec000 16, 31 0, L_0x6000014e7f70; 1 drivers
v0x600000dec000_17 .net v0x600000dec000 17, 31 0, L_0x6000014e0000; 1 drivers
v0x600000dec000_18 .net v0x600000dec000 18, 31 0, L_0x6000014e0070; 1 drivers
v0x600000dec000_19 .net v0x600000dec000 19, 31 0, L_0x6000014e00e0; 1 drivers
v0x600000dec000_20 .net v0x600000dec000 20, 31 0, L_0x6000014e0150; 1 drivers
v0x600000dec000_21 .net v0x600000dec000 21, 31 0, L_0x6000014e01c0; 1 drivers
v0x600000dec000_22 .net v0x600000dec000 22, 31 0, L_0x6000014e0230; 1 drivers
v0x600000dec000_23 .net v0x600000dec000 23, 31 0, L_0x6000014e02a0; 1 drivers
v0x600000dec000_24 .net v0x600000dec000 24, 31 0, L_0x6000014e0310; 1 drivers
v0x600000dec000_25 .net v0x600000dec000 25, 31 0, L_0x6000014e0380; 1 drivers
v0x600000dec000_26 .net v0x600000dec000 26, 31 0, L_0x6000014e03f0; 1 drivers
v0x600000dec000_27 .net v0x600000dec000 27, 31 0, L_0x6000014e0460; 1 drivers
v0x600000dec000_28 .net v0x600000dec000 28, 31 0, L_0x6000014e04d0; 1 drivers
v0x600000dec000_29 .net v0x600000dec000 29, 31 0, L_0x6000014e0540; 1 drivers
v0x600000dec000_30 .net v0x600000dec000 30, 31 0, L_0x6000014e05b0; 1 drivers
v0x600000dec000_31 .net v0x600000dec000 31, 31 0, L_0x6000014e0620; 1 drivers
v0x600000dec000_32 .net v0x600000dec000 32, 31 0, L_0x6000014e0690; 1 drivers
v0x600000dec000_33 .net v0x600000dec000 33, 31 0, L_0x6000014e0700; 1 drivers
v0x600000dec000_34 .net v0x600000dec000 34, 31 0, L_0x6000014e0770; 1 drivers
v0x600000dec000_35 .net v0x600000dec000 35, 31 0, L_0x6000014e07e0; 1 drivers
v0x600000dec000_36 .net v0x600000dec000 36, 31 0, L_0x6000014e0850; 1 drivers
v0x600000dec000_37 .net v0x600000dec000 37, 31 0, L_0x6000014e08c0; 1 drivers
v0x600000dec000_38 .net v0x600000dec000 38, 31 0, L_0x6000014e0930; 1 drivers
v0x600000dec000_39 .net v0x600000dec000 39, 31 0, L_0x6000014e09a0; 1 drivers
v0x600000dec000_40 .net v0x600000dec000 40, 31 0, L_0x6000014e0a10; 1 drivers
v0x600000dec000_41 .net v0x600000dec000 41, 31 0, L_0x6000014e0a80; 1 drivers
v0x600000dec000_42 .net v0x600000dec000 42, 31 0, L_0x6000014e0af0; 1 drivers
v0x600000dec000_43 .net v0x600000dec000 43, 31 0, L_0x6000014e0b60; 1 drivers
v0x600000dec000_44 .net v0x600000dec000 44, 31 0, L_0x6000014e0bd0; 1 drivers
v0x600000dec000_45 .net v0x600000dec000 45, 31 0, L_0x6000014e0c40; 1 drivers
v0x600000dec000_46 .net v0x600000dec000 46, 31 0, L_0x6000014e0cb0; 1 drivers
v0x600000dec000_47 .net v0x600000dec000 47, 31 0, L_0x6000014e0d20; 1 drivers
v0x600000dec000_48 .net v0x600000dec000 48, 31 0, L_0x6000014e0d90; 1 drivers
v0x600000dec000_49 .net v0x600000dec000 49, 31 0, L_0x6000014e0e00; 1 drivers
v0x600000dec000_50 .net v0x600000dec000 50, 31 0, L_0x6000014e0e70; 1 drivers
v0x600000dec000_51 .net v0x600000dec000 51, 31 0, L_0x6000014e0ee0; 1 drivers
v0x600000dec000_52 .net v0x600000dec000 52, 31 0, L_0x6000014e0f50; 1 drivers
v0x600000dec000_53 .net v0x600000dec000 53, 31 0, L_0x6000014e0fc0; 1 drivers
v0x600000dec000_54 .net v0x600000dec000 54, 31 0, L_0x6000014e1030; 1 drivers
v0x600000dec000_55 .net v0x600000dec000 55, 31 0, L_0x6000014e10a0; 1 drivers
v0x600000dec000_56 .net v0x600000dec000 56, 31 0, L_0x6000014e1110; 1 drivers
v0x600000dec000_57 .net v0x600000dec000 57, 31 0, L_0x6000014e1180; 1 drivers
v0x600000dec000_58 .net v0x600000dec000 58, 31 0, L_0x6000014e11f0; 1 drivers
v0x600000dec000_59 .net v0x600000dec000 59, 31 0, L_0x6000014e1260; 1 drivers
v0x600000dec000_60 .net v0x600000dec000 60, 31 0, L_0x6000014e12d0; 1 drivers
v0x600000dec000_61 .net v0x600000dec000 61, 31 0, L_0x6000014e1340; 1 drivers
v0x600000dec000_62 .net v0x600000dec000 62, 31 0, L_0x6000014e13b0; 1 drivers
v0x600000dec000_63 .net v0x600000dec000 63, 31 0, L_0x6000014e1420; 1 drivers
v0x600000dec090_0 .net "valid", 0 0, v0x600000de77b0_0;  1 drivers
v0x600000dec120_0 .net "weight1", 15 0, v0x600000de2f40_0;  1 drivers
v0x600000dec1b0_0 .net "weight2", 15 0, v0x600000de2fd0_0;  1 drivers
v0x600000dec240_0 .net "weight3", 15 0, v0x600000de3060_0;  1 drivers
v0x600000dec2d0_0 .net "weight4", 15 0, v0x600000de30f0_0;  1 drivers
v0x600000de3840_0 .array/port v0x600000de3840, 0;
v0x600000de3840_1 .array/port v0x600000de3840, 1;
E_0x600002af5d00/0 .event anyedge, v0x600000de3d50_0, v0x600000de38d0_0, v0x600000de3840_0, v0x600000de3840_1;
v0x600000de3840_2 .array/port v0x600000de3840, 2;
v0x600000de3840_3 .array/port v0x600000de3840, 3;
v0x600000de3840_4 .array/port v0x600000de3840, 4;
v0x600000de3840_5 .array/port v0x600000de3840, 5;
E_0x600002af5d00/1 .event anyedge, v0x600000de3840_2, v0x600000de3840_3, v0x600000de3840_4, v0x600000de3840_5;
v0x600000de3840_6 .array/port v0x600000de3840, 6;
v0x600000de3840_7 .array/port v0x600000de3840, 7;
E_0x600002af5d00/2 .event anyedge, v0x600000de3840_6, v0x600000de3840_7, v0x600000de3720_0;
E_0x600002af5d00 .event/or E_0x600002af5d00/0, E_0x600002af5d00/1, E_0x600002af5d00/2;
S_0x12f609b80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 87, 4 87 0, S_0x12f609a10;
 .timescale -9 -12;
v0x600000de67f0_0 .var/i "i", 31 0;
S_0x12f60e660 .scope module, "acc1" "accumulator" 4 181, 5 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600000de6880_0 .net "acc_in", 31 0, v0x600000de0e10_0;  alias, 1 drivers
v0x600000de6910 .array "acc_mem", 1 0, 31 0;
v0x600000de69a0_0 .var "acc_mem_0", 31 0;
v0x600000de6a30_0 .var "acc_mem_1", 31 0;
v0x600000de6ac0_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de6b50_0 .var "full", 0 0;
v0x600000de6be0_0 .var/i "i", 31 0;
v0x600000de6c70_0 .var "index", 1 0;
v0x600000de6d00_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de6d90_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
E_0x600002af5d80 .event posedge, v0x600000de6ac0_0;
E_0x600002af5dc0/0 .event anyedge, v0x600000de6d00_0, v0x600000de6d90_0, v0x600000de6880_0, v0x600000de6c70_0;
v0x600000de6910_0 .array/port v0x600000de6910, 0;
v0x600000de6910_1 .array/port v0x600000de6910, 1;
E_0x600002af5dc0/1 .event anyedge, v0x600000de6b50_0, v0x600000de6910_0, v0x600000de6910_1;
E_0x600002af5dc0 .event/or E_0x600002af5dc0/0, E_0x600002af5dc0/1;
S_0x12f60e7d0 .scope module, "acc2" "accumulator" 4 192, 5 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600000de6e20_0 .net "acc_in", 31 0, v0x600000de1440_0;  alias, 1 drivers
v0x600000de6eb0 .array "acc_mem", 1 0, 31 0;
v0x600000de6f40_0 .var "acc_mem_0", 31 0;
v0x600000de6fd0_0 .var "acc_mem_1", 31 0;
v0x600000de7060_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de70f0_0 .var "full", 0 0;
v0x600000de7180_0 .var/i "i", 31 0;
v0x600000de7210_0 .var "index", 1 0;
v0x600000de72a0_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de7330_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
E_0x600002af5e80/0 .event anyedge, v0x600000de6d00_0, v0x600000de6d90_0, v0x600000de6e20_0, v0x600000de7210_0;
v0x600000de6eb0_0 .array/port v0x600000de6eb0, 0;
v0x600000de6eb0_1 .array/port v0x600000de6eb0, 1;
E_0x600002af5e80/1 .event anyedge, v0x600000de70f0_0, v0x600000de6eb0_0, v0x600000de6eb0_1;
E_0x600002af5e80 .event/or E_0x600002af5e80/0, E_0x600002af5e80/1;
S_0x12f608c80 .scope module, "cu" "control_unit" 4 130, 6 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 1 "load_weight";
    .port_info 4 /OUTPUT 13 "base_address";
    .port_info 5 /OUTPUT 1 "load_input";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "store";
v0x600000de73c0_0 .var "base_address", 12 0;
v0x600000de7450_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de74e0_0 .net "instruction", 15 0, v0x600000de37b0_0;  1 drivers
v0x600000de7570_0 .var "load_input", 0 0;
v0x600000de7600_0 .var "load_weight", 0 0;
v0x600000de7690_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de7720_0 .var "store", 0 0;
v0x600000de77b0_0 .var "valid", 0 0;
E_0x600002af5f40 .event anyedge, v0x600000de6d00_0, v0x600000de73c0_0, v0x600000de74e0_0;
S_0x12f608df0 .scope module, "is" "input_setup" 4 150, 7 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "a11";
    .port_info 4 /INPUT 32 "a12";
    .port_info 5 /INPUT 32 "a21";
    .port_info 6 /INPUT 32 "a22";
    .port_info 7 /OUTPUT 16 "a_in1";
    .port_info 8 /OUTPUT 16 "a_in2";
v0x600000de7840_0 .net "a11", 31 0, v0x600000de2880_0;  alias, 1 drivers
v0x600000de78d0_0 .net "a12", 31 0, v0x600000de2910_0;  alias, 1 drivers
v0x600000de7960_0 .net "a21", 31 0, v0x600000de29a0_0;  alias, 1 drivers
v0x600000de79f0_0 .net "a22", 31 0, v0x600000de2a30_0;  alias, 1 drivers
v0x600000de7a80_0 .var "a_in1", 15 0;
v0x600000de7b10_0 .var "a_in2", 15 0;
v0x600000de7ba0 .array "augmented_activation_row1", 2 0, 31 0;
v0x600000de7c30 .array "augmented_activation_row2", 2 0, 31 0;
v0x600000de7cc0_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de7d50_0 .var "counter", 2 0;
v0x600000de7de0_0 .var/i "i", 31 0;
v0x600000de7e70_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de7f00_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
E_0x600002af60c0 .event posedge, v0x600000de6d00_0, v0x600000de6ac0_0;
S_0x12f6082c0 .scope module, "systolic_array_inst" "mmu" 4 165, 8 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in1";
    .port_info 5 /INPUT 16 "a_in2";
    .port_info 6 /INPUT 16 "weight1";
    .port_info 7 /INPUT 16 "weight2";
    .port_info 8 /INPUT 16 "weight3";
    .port_info 9 /INPUT 16 "weight4";
    .port_info 10 /OUTPUT 16 "a_out1";
    .port_info 11 /OUTPUT 16 "a_out2";
    .port_info 12 /OUTPUT 32 "acc_out1";
    .port_info 13 /OUTPUT 32 "acc_out2";
v0x600000de18c0_0 .net "a_in1", 15 0, v0x600000de7a80_0;  alias, 1 drivers
v0x600000de1950_0 .net "a_in2", 15 0, v0x600000de7b10_0;  alias, 1 drivers
v0x600000de19e0_0 .net "a_inter_01", 15 0, v0x600000de0090_0;  1 drivers
v0x600000de1a70_0 .net "a_inter_11", 15 0, v0x600000de0cf0_0;  1 drivers
v0x600000de1b00_0 .net "a_out1", 15 0, v0x600000de06c0_0;  1 drivers
v0x600000de1b90_0 .net "a_out2", 15 0, v0x600000de1320_0;  1 drivers
v0x600000de1c20_0 .net "acc_inter_00", 31 0, v0x600000de01b0_0;  1 drivers
v0x600000de1cb0_0 .net "acc_inter_01", 31 0, v0x600000de07e0_0;  1 drivers
v0x600000de1d40_0 .net "acc_out1", 31 0, v0x600000de0e10_0;  alias, 1 drivers
v0x600000de1dd0_0 .net "acc_out2", 31 0, v0x600000de1440_0;  alias, 1 drivers
v0x600000de1e60_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de1ef0_0 .net "load_weight", 0 0, v0x600000de7600_0;  alias, 1 drivers
v0x600000de1f80_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de2010_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
v0x600000de20a0_0 .net "w_inter_00", 15 0, v0x600000de0480_0;  1 drivers
v0x600000de2130_0 .net "w_inter_01", 15 0, v0x600000de0ab0_0;  1 drivers
v0x600000de21c0_0 .net "weight1", 15 0, v0x600000de2f40_0;  alias, 1 drivers
v0x600000de2250_0 .net "weight2", 15 0, v0x600000de2fd0_0;  alias, 1 drivers
v0x600000de22e0_0 .net "weight3", 15 0, v0x600000de3060_0;  alias, 1 drivers
v0x600000de2370_0 .net "weight4", 15 0, v0x600000de30f0_0;  alias, 1 drivers
S_0x12f607320 .scope module, "PE00" "processing_element" 8 29, 9 1 0, S_0x12f6082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000de0000_0 .net "a_in", 15 0, v0x600000de7a80_0;  alias, 1 drivers
v0x600000de0090_0 .var "a_out", 15 0;
L_0x130098010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000de0120_0 .net "acc_in", 31 0, L_0x130098010;  1 drivers
v0x600000de01b0_0 .var "acc_out", 31 0;
v0x600000de0240_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de02d0_0 .net "load_weight", 0 0, v0x600000de7600_0;  alias, 1 drivers
v0x600000de0360_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de03f0_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
v0x600000de0480_0 .var "w_out", 15 0;
v0x600000de0510_0 .net "weight", 15 0, v0x600000de2f40_0;  alias, 1 drivers
v0x600000de05a0_0 .var "weight_reg", 15 0;
S_0x12f605d50 .scope module, "PE01" "processing_element" 8 43, 9 1 0, S_0x12f6082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000de0630_0 .net "a_in", 15 0, v0x600000de0090_0;  alias, 1 drivers
v0x600000de06c0_0 .var "a_out", 15 0;
L_0x130098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000de0750_0 .net "acc_in", 31 0, L_0x130098058;  1 drivers
v0x600000de07e0_0 .var "acc_out", 31 0;
v0x600000de0870_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de0900_0 .net "load_weight", 0 0, v0x600000de7600_0;  alias, 1 drivers
v0x600000de0990_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de0a20_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
v0x600000de0ab0_0 .var "w_out", 15 0;
v0x600000de0b40_0 .net "weight", 15 0, v0x600000de2fd0_0;  alias, 1 drivers
v0x600000de0bd0_0 .var "weight_reg", 15 0;
S_0x12f604990 .scope module, "PE10" "processing_element" 8 57, 9 1 0, S_0x12f6082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000de0c60_0 .net "a_in", 15 0, v0x600000de7b10_0;  alias, 1 drivers
v0x600000de0cf0_0 .var "a_out", 15 0;
v0x600000de0d80_0 .net "acc_in", 31 0, v0x600000de01b0_0;  alias, 1 drivers
v0x600000de0e10_0 .var "acc_out", 31 0;
v0x600000de0ea0_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de0f30_0 .net "load_weight", 0 0, v0x600000de7600_0;  alias, 1 drivers
v0x600000de0fc0_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de1050_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
v0x600000de10e0_0 .var "w_out", 15 0;
v0x600000de1170_0 .net "weight", 15 0, v0x600000de3060_0;  alias, 1 drivers
v0x600000de1200_0 .var "weight_reg", 15 0;
S_0x12f61d5d0 .scope module, "PE11" "processing_element" 8 71, 9 1 0, S_0x12f6082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000de1290_0 .net "a_in", 15 0, v0x600000de0cf0_0;  alias, 1 drivers
v0x600000de1320_0 .var "a_out", 15 0;
v0x600000de13b0_0 .net "acc_in", 31 0, v0x600000de07e0_0;  alias, 1 drivers
v0x600000de1440_0 .var "acc_out", 31 0;
v0x600000de14d0_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de1560_0 .net "load_weight", 0 0, v0x600000de7600_0;  alias, 1 drivers
v0x600000de15f0_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de1680_0 .net "valid", 0 0, v0x600000de77b0_0;  alias, 1 drivers
v0x600000de1710_0 .var "w_out", 15 0;
v0x600000de17a0_0 .net "weight", 15 0, v0x600000de30f0_0;  alias, 1 drivers
v0x600000de1830_0 .var "weight_reg", 15 0;
S_0x12f60ca10 .scope module, "ub" "unified_buffer" 4 203, 10 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_acc1";
    .port_info 3 /INPUT 1 "store_acc2";
    .port_info 4 /INPUT 13 "addr";
    .port_info 5 /INPUT 1 "load_input";
    .port_info 6 /INPUT 1 "store";
    .port_info 7 /INPUT 32 "acc1_mem_0";
    .port_info 8 /INPUT 32 "acc1_mem_1";
    .port_info 9 /INPUT 32 "acc2_mem_0";
    .port_info 10 /INPUT 32 "acc2_mem_1";
    .port_info 11 /OUTPUT 2048 "unified_mem";
    .port_info 12 /OUTPUT 32 "out_ub_00";
    .port_info 13 /OUTPUT 32 "out_ub_01";
    .port_info 14 /OUTPUT 32 "out_ub_10";
    .port_info 15 /OUTPUT 32 "out_ub_11";
v0x600000de2490_0 .net "acc1_mem_0", 31 0, v0x600000de69a0_0;  alias, 1 drivers
v0x600000de2520_0 .net "acc1_mem_1", 31 0, v0x600000de6a30_0;  alias, 1 drivers
v0x600000de25b0_0 .net "acc2_mem_0", 31 0, v0x600000de6f40_0;  alias, 1 drivers
v0x600000de2640_0 .net "acc2_mem_1", 31 0, v0x600000de6fd0_0;  alias, 1 drivers
v0x600000de26d0_0 .net "addr", 12 0, v0x600000de73c0_0;  alias, 1 drivers
v0x600000de2760_0 .net "clk", 0 0, v0x600000dec360_0;  alias, 1 drivers
v0x600000de27f0_0 .net "load_input", 0 0, v0x600000de7570_0;  alias, 1 drivers
v0x600000de2880_0 .var "out_ub_00", 31 0;
v0x600000de2910_0 .var "out_ub_01", 31 0;
v0x600000de29a0_0 .var "out_ub_10", 31 0;
v0x600000de2a30_0 .var "out_ub_11", 31 0;
v0x600000de2ac0_0 .net "reset", 0 0, v0x600000dec3f0_0;  alias, 1 drivers
v0x600000de2b50_0 .net "store", 0 0, v0x600000de7720_0;  alias, 1 drivers
v0x600000de2be0_0 .net "store_acc1", 0 0, v0x600000de6b50_0;  alias, 1 drivers
v0x600000de2c70_0 .net "store_acc2", 0 0, v0x600000de70f0_0;  alias, 1 drivers
v0x600000de2d00 .array "unified_mem", 63 0, 31 0;
v0x600000de2d90_0 .var "write_pointer", 5 0;
S_0x12f60cd80 .scope begin, "$unm_blk_46" "$unm_blk_46" 10 31, 10 31 0, S_0x12f60ca10;
 .timescale -9 -12;
v0x600000de2400_0 .var/i "i", 31 0;
S_0x12f60cef0 .scope module, "wm" "weight_memory" 4 142, 11 1 0, S_0x12f609a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 16 "weight1";
    .port_info 2 /OUTPUT 16 "weight2";
    .port_info 3 /OUTPUT 16 "weight3";
    .port_info 4 /OUTPUT 16 "weight4";
v0x600000de2e20_0 .net "addr", 12 0, v0x600000de73c0_0;  alias, 1 drivers
v0x600000de2eb0 .array "memory", 31 0, 15 0;
v0x600000de2f40_0 .var "weight1", 15 0;
v0x600000de2fd0_0 .var "weight2", 15 0;
v0x600000de3060_0 .var "weight3", 15 0;
v0x600000de30f0_0 .var "weight4", 15 0;
v0x600000de2eb0_0 .array/port v0x600000de2eb0, 0;
v0x600000de2eb0_1 .array/port v0x600000de2eb0, 1;
v0x600000de2eb0_2 .array/port v0x600000de2eb0, 2;
E_0x600002af6240/0 .event anyedge, v0x600000de73c0_0, v0x600000de2eb0_0, v0x600000de2eb0_1, v0x600000de2eb0_2;
v0x600000de2eb0_3 .array/port v0x600000de2eb0, 3;
v0x600000de2eb0_4 .array/port v0x600000de2eb0, 4;
v0x600000de2eb0_5 .array/port v0x600000de2eb0, 5;
v0x600000de2eb0_6 .array/port v0x600000de2eb0, 6;
E_0x600002af6240/1 .event anyedge, v0x600000de2eb0_3, v0x600000de2eb0_4, v0x600000de2eb0_5, v0x600000de2eb0_6;
v0x600000de2eb0_7 .array/port v0x600000de2eb0, 7;
v0x600000de2eb0_8 .array/port v0x600000de2eb0, 8;
v0x600000de2eb0_9 .array/port v0x600000de2eb0, 9;
v0x600000de2eb0_10 .array/port v0x600000de2eb0, 10;
E_0x600002af6240/2 .event anyedge, v0x600000de2eb0_7, v0x600000de2eb0_8, v0x600000de2eb0_9, v0x600000de2eb0_10;
v0x600000de2eb0_11 .array/port v0x600000de2eb0, 11;
v0x600000de2eb0_12 .array/port v0x600000de2eb0, 12;
v0x600000de2eb0_13 .array/port v0x600000de2eb0, 13;
v0x600000de2eb0_14 .array/port v0x600000de2eb0, 14;
E_0x600002af6240/3 .event anyedge, v0x600000de2eb0_11, v0x600000de2eb0_12, v0x600000de2eb0_13, v0x600000de2eb0_14;
v0x600000de2eb0_15 .array/port v0x600000de2eb0, 15;
v0x600000de2eb0_16 .array/port v0x600000de2eb0, 16;
v0x600000de2eb0_17 .array/port v0x600000de2eb0, 17;
v0x600000de2eb0_18 .array/port v0x600000de2eb0, 18;
E_0x600002af6240/4 .event anyedge, v0x600000de2eb0_15, v0x600000de2eb0_16, v0x600000de2eb0_17, v0x600000de2eb0_18;
v0x600000de2eb0_19 .array/port v0x600000de2eb0, 19;
v0x600000de2eb0_20 .array/port v0x600000de2eb0, 20;
v0x600000de2eb0_21 .array/port v0x600000de2eb0, 21;
v0x600000de2eb0_22 .array/port v0x600000de2eb0, 22;
E_0x600002af6240/5 .event anyedge, v0x600000de2eb0_19, v0x600000de2eb0_20, v0x600000de2eb0_21, v0x600000de2eb0_22;
v0x600000de2eb0_23 .array/port v0x600000de2eb0, 23;
v0x600000de2eb0_24 .array/port v0x600000de2eb0, 24;
v0x600000de2eb0_25 .array/port v0x600000de2eb0, 25;
v0x600000de2eb0_26 .array/port v0x600000de2eb0, 26;
E_0x600002af6240/6 .event anyedge, v0x600000de2eb0_23, v0x600000de2eb0_24, v0x600000de2eb0_25, v0x600000de2eb0_26;
v0x600000de2eb0_27 .array/port v0x600000de2eb0, 27;
v0x600000de2eb0_28 .array/port v0x600000de2eb0, 28;
v0x600000de2eb0_29 .array/port v0x600000de2eb0, 29;
v0x600000de2eb0_30 .array/port v0x600000de2eb0, 30;
E_0x600002af6240/7 .event anyedge, v0x600000de2eb0_27, v0x600000de2eb0_28, v0x600000de2eb0_29, v0x600000de2eb0_30;
v0x600000de2eb0_31 .array/port v0x600000de2eb0, 31;
E_0x600002af6240/8 .event anyedge, v0x600000de2eb0_31;
E_0x600002af6240 .event/or E_0x600002af6240/0, E_0x600002af6240/1, E_0x600002af6240/2, E_0x600002af6240/3, E_0x600002af6240/4, E_0x600002af6240/5, E_0x600002af6240/6, E_0x600002af6240/7, E_0x600002af6240/8;
    .scope S_0x12f608c80;
T_0 ;
    %wait E_0x600002af5f40;
    %load/vec4 v0x600000de7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000de73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000de73c0_0;
    %assign/vec4 v0x600000de73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de7720_0, 0;
    %load/vec4 v0x600000de74e0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x600000de74e0_0;
    %parti/s 13, 0, 2;
    %assign/vec4 v0x600000de73c0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000de7600_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000de7570_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000de77b0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000de7720_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12f60cef0;
T_1 ;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2eb0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2eb0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2eb0, 0, 4;
    %pushi/vec4 6, 0, 16;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2eb0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x12f60cef0;
T_2 ;
    %wait E_0x600002af6240;
    %ix/getv 4, v0x600000de2e20_0;
    %load/vec4a v0x600000de2eb0, 4;
    %assign/vec4 v0x600000de2f40_0, 0;
    %load/vec4 v0x600000de2e20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2eb0, 4;
    %assign/vec4 v0x600000de2fd0_0, 0;
    %load/vec4 v0x600000de2e20_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2eb0, 4;
    %assign/vec4 v0x600000de3060_0, 0;
    %load/vec4 v0x600000de2e20_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2eb0, 4;
    %assign/vec4 v0x600000de30f0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12f608df0;
T_3 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de7de0_0, 0, 32;
T_3.2 ; Top of for-loop 
    %load/vec4 v0x600000de7de0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000de7de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de7ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000de7de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de7c30, 0, 4;
T_3.4 ; for-loop step statement
    %load/vec4 v0x600000de7de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de7de0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ; for-loop exit label
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000de7d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de7a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de7b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000de7f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x600000de7d50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x600000de7d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x600000de7840_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7ba0, 4, 0;
    %load/vec4 v0x600000de78d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7c30, 4, 0;
    %load/vec4 v0x600000de7960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7c30, 4, 0;
    %load/vec4 v0x600000de79f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de7c30, 4, 0;
T_3.8 ;
    %load/vec4 v0x600000de7d50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000de7ba0, 4;
    %pad/u 16;
    %assign/vec4 v0x600000de7a80_0, 0;
    %load/vec4 v0x600000de7d50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000de7c30, 4;
    %pad/u 16;
    %assign/vec4 v0x600000de7b10_0, 0;
    %load/vec4 v0x600000de7d50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000de7d50_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de7a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de7b10_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12f607320;
T_4 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de01b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de05a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000de02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600000de0510_0;
    %assign/vec4 v0x600000de05a0_0, 0;
T_4.2 ;
    %load/vec4 v0x600000de03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600000de0120_0;
    %load/vec4 v0x600000de0000_0;
    %pad/u 32;
    %load/vec4 v0x600000de05a0_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000de01b0_0, 0;
    %load/vec4 v0x600000de0000_0;
    %assign/vec4 v0x600000de0090_0, 0;
    %load/vec4 v0x600000de05a0_0;
    %assign/vec4 v0x600000de0480_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12f605d50;
T_5 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de06c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de07e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de0bd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000de0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600000de0b40_0;
    %assign/vec4 v0x600000de0bd0_0, 0;
T_5.2 ;
    %load/vec4 v0x600000de0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x600000de0750_0;
    %load/vec4 v0x600000de0630_0;
    %pad/u 32;
    %load/vec4 v0x600000de0bd0_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000de07e0_0, 0;
    %load/vec4 v0x600000de0630_0;
    %assign/vec4 v0x600000de06c0_0, 0;
    %load/vec4 v0x600000de0bd0_0;
    %assign/vec4 v0x600000de0ab0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12f604990;
T_6 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de0cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de0e10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de1200_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000de0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000de1170_0;
    %assign/vec4 v0x600000de1200_0, 0;
T_6.2 ;
    %load/vec4 v0x600000de1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600000de0d80_0;
    %load/vec4 v0x600000de0c60_0;
    %pad/u 32;
    %load/vec4 v0x600000de1200_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000de0e10_0, 0;
    %load/vec4 v0x600000de0c60_0;
    %assign/vec4 v0x600000de0cf0_0, 0;
    %load/vec4 v0x600000de1200_0;
    %assign/vec4 v0x600000de10e0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12f61d5d0;
T_7 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de1320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000de1830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000de1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600000de17a0_0;
    %assign/vec4 v0x600000de1830_0, 0;
T_7.2 ;
    %load/vec4 v0x600000de1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x600000de13b0_0;
    %load/vec4 v0x600000de1290_0;
    %pad/u 32;
    %load/vec4 v0x600000de1830_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000de1440_0, 0;
    %load/vec4 v0x600000de1290_0;
    %assign/vec4 v0x600000de1320_0, 0;
    %load/vec4 v0x600000de1830_0;
    %assign/vec4 v0x600000de1710_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12f60e660;
T_8 ;
    %wait E_0x600002af5dc0;
    %load/vec4 v0x600000de6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de6be0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x600000de6be0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000de6be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de6910, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x600000de6be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de6be0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000de6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de69a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de6a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000de6d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x600000de6880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x600000de6880_0;
    %load/vec4 v0x600000de6c70_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x600000de6910, 4, 0;
    %load/vec4 v0x600000de6c70_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x600000de6c70_0;
    %addi 1, 0, 2;
    %store/vec4 v0x600000de6c70_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000de6b50_0, 0, 1;
T_8.9 ;
    %load/vec4 v0x600000de6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000de6910, 4;
    %assign/vec4 v0x600000de69a0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000de6910, 4;
    %assign/vec4 v0x600000de6a30_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12f60e660;
T_9 ;
    %wait E_0x600002af5d80;
    %vpi_call/w 5 57 "$display", "At time %t:", $time {0 0 0};
    %vpi_call/w 5 58 "$display", "Accumulator inputs: acc_in = %0d, valid = %0d", v0x600000de6880_0, v0x600000de6d90_0 {0 0 0};
    %vpi_call/w 5 59 "$display", "Accumulator memory contents: [%0d, %0d]", &A<v0x600000de6910, 0>, &A<v0x600000de6910, 1> {0 0 0};
    %vpi_call/w 5 60 "$display", "Accumulator index: %0d, full flag: %0d", v0x600000de6c70_0, v0x600000de6b50_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x12f60e7d0;
T_10 ;
    %wait E_0x600002af5e80;
    %load/vec4 v0x600000de72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de7180_0, 0, 32;
T_10.2 ; Top of for-loop 
    %load/vec4 v0x600000de7180_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000de7180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de6eb0, 0, 4;
T_10.4 ; for-loop step statement
    %load/vec4 v0x600000de7180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de7180_0, 0, 32;
    %jmp T_10.2;
T_10.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000de7210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000de70f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de6f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de6fd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000de7330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.7, 9;
    %load/vec4 v0x600000de6e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %load/vec4 v0x600000de6e20_0;
    %load/vec4 v0x600000de7210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x600000de6eb0, 4, 0;
    %load/vec4 v0x600000de7210_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x600000de7210_0;
    %addi 1, 0, 2;
    %store/vec4 v0x600000de7210_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000de70f0_0, 0, 1;
T_10.9 ;
    %load/vec4 v0x600000de70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000de6eb0, 4;
    %assign/vec4 v0x600000de6f40_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000de6eb0, 4;
    %assign/vec4 v0x600000de6fd0_0, 0;
T_10.10 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12f60e7d0;
T_11 ;
    %wait E_0x600002af5d80;
    %vpi_call/w 5 57 "$display", "At time %t:", $time {0 0 0};
    %vpi_call/w 5 58 "$display", "Accumulator inputs: acc_in = %0d, valid = %0d", v0x600000de6e20_0, v0x600000de7330_0 {0 0 0};
    %vpi_call/w 5 59 "$display", "Accumulator memory contents: [%0d, %0d]", &A<v0x600000de6eb0, 0>, &A<v0x600000de6eb0, 1> {0 0 0};
    %vpi_call/w 5 60 "$display", "Accumulator index: %0d, full flag: %0d", v0x600000de7210_0, v0x600000de70f0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x12f60ca10;
T_12 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_1, S_0x12f60cd80;
    %jmp t_0;
    .scope S_0x12f60cd80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de2400_0, 0, 32;
T_12.2 ; Top of for-loop 
    %load/vec4 v0x600000de2400_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000de2400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
T_12.4 ; for-loop step statement
    %load/vec4 v0x600000de2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de2400_0, 0, 32;
    %jmp T_12.2;
T_12.3 ; for-loop exit label
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000de2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de2880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de2910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de29a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de2a30_0, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %end;
    .scope S_0x12f60ca10;
t_0 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000de2b50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.8, 10;
    %load/vec4 v0x600000de2be0_0;
    %and;
T_12.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %load/vec4 v0x600000de2c70_0;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x600000de2490_0;
    %ix/getv 3, v0x600000de26d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %load/vec4 v0x600000de2520_0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %load/vec4 v0x600000de25b0_0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %load/vec4 v0x600000de2640_0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000de2d00, 0, 4;
    %load/vec4 v0x600000de26d0_0;
    %addi 4, 0, 13;
    %pad/u 6;
    %assign/vec4 v0x600000de2d90_0, 0;
T_12.5 ;
    %load/vec4 v0x600000de27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %ix/getv 4, v0x600000de26d0_0;
    %load/vec4a v0x600000de2d00, 4;
    %assign/vec4 v0x600000de2880_0, 0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2d00, 4;
    %assign/vec4 v0x600000de2910_0, 0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2d00, 4;
    %assign/vec4 v0x600000de29a0_0, 0;
    %load/vec4 v0x600000de26d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000de2d00, 4;
    %assign/vec4 v0x600000de2a30_0, 0;
T_12.9 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12f60ca10;
T_13 ;
    %wait E_0x600002af5d80;
    %vpi_call/w 10 75 "$display", "Time: %0t | acc1_mem_0: %0d, acc1_mem_1: %0d, acc2_mem_0: %0d, acc2_mem_1: %0d", $time, v0x600000de2490_0, v0x600000de2520_0, v0x600000de25b0_0, v0x600000de2640_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x12f609a10;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000de3d50_0, 0, 2;
    %end;
    .thread T_14, $init;
    .scope S_0x12f609a10;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000de37b0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de38d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de3720_0, 0, 32;
    %pushi/vec4 8207, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 8222, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 24576, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 8199, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 40960, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000de3840, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x12f609a10;
T_16 ;
    %wait E_0x600002af60c0;
    %load/vec4 v0x600000de3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de38d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de3720_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000de3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %ix/getv/s 4, v0x600000de38d0_0;
    %load/vec4a v0x600000de3840, 4;
    %cmpi/e 32768, 0, 16;
    %jmp/0xz  T_16.7, 4;
    %load/vec4 v0x600000de3720_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_16.9, 5;
    %load/vec4 v0x600000de3720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000de3720_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000de3720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
T_16.10 ;
    %jmp T_16.8;
T_16.7 ;
    %ix/getv/s 4, v0x600000de38d0_0;
    %load/vec4a v0x600000de3840, 4;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
T_16.12 ;
T_16.8 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600000de3d50_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12f609a10;
T_17 ;
    %wait E_0x600002af5d00;
    %load/vec4 v0x600000de3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000de37b0_0, 0, 16;
    %jmp T_17.4;
T_17.1 ;
    %ix/getv/s 4, v0x600000de38d0_0;
    %load/vec4a v0x600000de3840, 4;
    %store/vec4 v0x600000de37b0_0, 0, 16;
    %jmp T_17.4;
T_17.2 ;
    %ix/getv/s 4, v0x600000de38d0_0;
    %load/vec4a v0x600000de3840, 4;
    %cmpi/e 32768, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_17.7, 4;
    %load/vec4 v0x600000de3720_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x600000de37b0_0, 0, 16;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x600000de38d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de38d0_0, 0, 32;
    %ix/getv/s 4, v0x600000de38d0_0;
    %load/vec4a v0x600000de3840, 4;
    %store/vec4 v0x600000de37b0_0, 0, 16;
T_17.6 ;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000de37b0_0, 0, 16;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12f609a10;
T_18 ;
    %wait E_0x600002af5d80;
    %load/vec4 v0x600000de3d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %vpi_call/w 4 86 "$display", "Unified Buffer at time %t:", $time {0 0 0};
    %fork t_3, S_0x12f609b80;
    %jmp t_2;
    .scope S_0x12f609b80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000de67f0_0, 0, 32;
T_18.2 ; Top of for-loop 
    %load/vec4 v0x600000de67f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call/w 4 88 "$display", "unified_mem[%0d] = %0d", v0x600000de67f0_0, &A<v0x600000dec000, v0x600000de67f0_0 > {0 0 0};
T_18.4 ; for-loop step statement
    %load/vec4 v0x600000de67f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000de67f0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ; for-loop exit label
    %end;
    .scope S_0x12f609a10;
t_2 %join;
    %vpi_call/w 4 90 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/evanlin/Desktop/tiny-tpu/test/tb.v";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/tpu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/accumulator.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/control_unit.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/input_setup.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/mmu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/processing_element.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/unified_buffer.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/weight_memory.sv";
