INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.srcs/sources_1/new/loadreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.srcs/sources_1/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.srcs/sim_1/new/tb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/ShiftAddMultiplier/ShiftAddMultiplier.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
