/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[23]);
  assign celloutsig_0_2z = in_data[29] | ~(celloutsig_0_1z);
  assign celloutsig_0_9z = { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_7z } / { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } === { celloutsig_1_2z[4:3], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z } === in_data[130:128];
  assign celloutsig_0_0z = in_data[38:28] > in_data[61:51];
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_8z } > { celloutsig_1_2z[3], celloutsig_1_8z };
  assign celloutsig_0_4z = { in_data[67:64], celloutsig_0_2z } > { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[107:106], celloutsig_1_0z, celloutsig_1_0z } > { in_data[105], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:1], celloutsig_0_4z, celloutsig_0_2z } <= { in_data[24:18], celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[92:85], celloutsig_0_2z } % { 1'h1, in_data[67:60] };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[4:2], celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[42:40], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[91:87], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~ { in_data[73:68], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3], celloutsig_0_9z, celloutsig_0_1z } | { celloutsig_0_8z[4:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[168:165], celloutsig_1_0z } | in_data[150:146];
  assign celloutsig_0_13z = celloutsig_0_3z & celloutsig_0_11z[7];
  assign celloutsig_1_0z = in_data[155] & in_data[174];
  assign celloutsig_1_6z = celloutsig_1_5z & celloutsig_1_4z;
  assign celloutsig_0_15z = ~^ { in_data[65:59], celloutsig_0_13z };
  assign celloutsig_1_5z = ~^ { in_data[106:105], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_14z = ^ { celloutsig_0_6z[7:6], celloutsig_0_13z };
  assign celloutsig_1_18z = celloutsig_1_2z[3:1] << { celloutsig_1_2z[4:3], celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } << { celloutsig_0_6z[2:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[161:159], celloutsig_1_3z } << { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_12z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_12z = celloutsig_0_10z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
