// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_HH_
#define _cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC.h"
#include "cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM.h"

namespace ap_rtl {

struct cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<16> > data_V_q0;
    sc_out< sc_lv<7> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<16> > output_V_d0;
    sc_in< sc_lv<16> > output_V_q0;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s(sc_module_name name);
    SC_HAS_PROCESS(cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s);

    ~cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s();

    sc_trace_file* mVcdFile;

    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_0_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_1_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_2_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_3_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_4_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_5_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_6_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_7_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_8_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_9_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_10_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_11_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_12_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_13_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_14_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_15_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_16_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_17_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_18_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_19_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_20_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_21_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_22_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_23_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_24_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_25_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_26_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_27_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_28_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_29_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_30_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerjbC* layer_in_row_Array_V_1_0_31_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM* tmpinput_V_U;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_0_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_0_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_0_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_1_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_1_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_1_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_2_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_2_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_2_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_3_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_3_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_3_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_4_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_4_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_4_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_5_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_5_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_5_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_6_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_6_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_6_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_7_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_7_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_7_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_8_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_8_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_8_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_9_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_9_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_9_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_10_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_10_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_10_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_11_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_11_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_11_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_12_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_12_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_12_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_13_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_13_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_13_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_14_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_14_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_14_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_15_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_15_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_15_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_16_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_16_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_16_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_17_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_17_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_17_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_18_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_18_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_18_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_19_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_19_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_19_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_20_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_20_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_20_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_21_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_21_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_21_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_22_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_22_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_22_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_23_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_23_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_23_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_24_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_24_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_24_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_25_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_25_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_25_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_26_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_26_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_26_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_27_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_27_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_27_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_28_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_28_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_28_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_29_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_29_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_29_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_30_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_30_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_30_q0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_31_ce0;
    sc_signal< sc_logic > layer_in_row_Array_V_1_0_31_we0;
    sc_signal< sc_lv<16> > layer_in_row_Array_V_1_0_31_q0;
    sc_signal< sc_lv<6> > i0_fu_430_p2;
    sc_signal< sc_lv<6> > i0_reg_899;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > tmpinput_V_addr_13_reg_904;
    sc_signal< sc_lv<1> > icmp_ln151_fu_424_p2;
    sc_signal< sc_lv<16> > data_V_load_reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > trunc_ln114_fu_453_p1;
    sc_signal< sc_lv<2> > add_ln124_fu_751_p2;
    sc_signal< sc_lv<2> > add_ln124_reg_1117;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > trunc_ln126_fu_757_p1;
    sc_signal< sc_lv<1> > trunc_ln126_reg_1122;
    sc_signal< sc_lv<1> > icmp_ln124_fu_745_p2;
    sc_signal< sc_lv<8> > zext_ln126_20_fu_775_p1;
    sc_signal< sc_lv<8> > zext_ln126_20_reg_1127;
    sc_signal< sc_lv<6> > add_ln125_fu_789_p2;
    sc_signal< sc_lv<6> > add_ln125_reg_1135;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > add_ln126_fu_795_p2;
    sc_signal< sc_lv<8> > add_ln126_reg_1140;
    sc_signal< sc_lv<1> > icmp_ln125_fu_783_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > output_V_load_reg_1150;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<2> > i1_fu_822_p2;
    sc_signal< sc_lv<2> > i1_reg_1158;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > zext_ln134_8_fu_846_p1;
    sc_signal< sc_lv<8> > zext_ln134_8_reg_1163;
    sc_signal< sc_lv<1> > icmp_ln131_fu_816_p2;
    sc_signal< sc_lv<8> > zext_ln133_1_fu_858_p1;
    sc_signal< sc_lv<8> > zext_ln133_1_reg_1168;
    sc_signal< sc_lv<6> > i2_fu_872_p2;
    sc_signal< sc_lv<6> > i2_reg_1176;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > add_ln134_fu_878_p2;
    sc_signal< sc_lv<8> > add_ln134_reg_1181;
    sc_signal< sc_lv<1> > icmp_ln133_fu_866_p2;
    sc_signal< sc_lv<8> > add_ln203_fu_883_p2;
    sc_signal< sc_lv<8> > add_ln203_reg_1186;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<16> > tmpinput_V_q0;
    sc_signal< sc_lv<16> > tmpinput_V_load_reg_1196;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<6> > tmpinput_V_address0;
    sc_signal< sc_logic > tmpinput_V_ce0;
    sc_signal< sc_logic > tmpinput_V_we0;
    sc_signal< sc_lv<16> > tmpinput_V_d0;
    sc_signal< sc_lv<6> > i0_0_reg_297;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > DataOut_V_0_reg_309;
    sc_signal< sc_lv<2> > i1_0_i_0_reg_379;
    sc_signal< sc_lv<6> > i2_0_i_0_reg_390;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<2> > i11_0_i_reg_402;
    sc_signal< sc_lv<6> > i22_0_i_reg_413;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln153_fu_436_p1;
    sc_signal< sc_lv<64> > zext_ln203_fu_448_p1;
    sc_signal< sc_lv<64> > zext_ln126_5_fu_800_p1;
    sc_signal< sc_lv<64> > zext_ln126_fu_811_p1;
    sc_signal< sc_lv<64> > zext_ln203_51_fu_888_p1;
    sc_signal< sc_lv<64> > zext_ln134_fu_892_p1;
    sc_signal< sc_lv<6> > xor_ln203_fu_442_p2;
    sc_signal< sc_lv<7> > shl_ln_fu_761_p3;
    sc_signal< sc_lv<7> > or_ln126_fu_769_p2;
    sc_signal< sc_lv<8> > zext_ln125_fu_779_p1;
    sc_signal< sc_lv<7> > or_ln126_1_fu_804_p3;
    sc_signal< sc_lv<1> > trunc_ln134_fu_828_p1;
    sc_signal< sc_lv<7> > shl_ln4_fu_832_p3;
    sc_signal< sc_lv<7> > or_ln134_fu_840_p2;
    sc_signal< sc_lv<7> > tmp_46_fu_850_p3;
    sc_signal< sc_lv<8> > zext_ln133_fu_862_p1;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<7> ap_const_lv7_20;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln124_fu_751_p2();
    void thread_add_ln125_fu_789_p2();
    void thread_add_ln126_fu_795_p2();
    void thread_add_ln134_fu_878_p2();
    void thread_add_ln203_fu_883_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_V_address0();
    void thread_data_V_ce0();
    void thread_i0_fu_430_p2();
    void thread_i1_fu_822_p2();
    void thread_i2_fu_872_p2();
    void thread_icmp_ln124_fu_745_p2();
    void thread_icmp_ln125_fu_783_p2();
    void thread_icmp_ln131_fu_816_p2();
    void thread_icmp_ln133_fu_866_p2();
    void thread_icmp_ln151_fu_424_p2();
    void thread_layer_in_row_Array_V_1_0_0_ce0();
    void thread_layer_in_row_Array_V_1_0_0_we0();
    void thread_layer_in_row_Array_V_1_0_10_ce0();
    void thread_layer_in_row_Array_V_1_0_10_we0();
    void thread_layer_in_row_Array_V_1_0_11_ce0();
    void thread_layer_in_row_Array_V_1_0_11_we0();
    void thread_layer_in_row_Array_V_1_0_12_ce0();
    void thread_layer_in_row_Array_V_1_0_12_we0();
    void thread_layer_in_row_Array_V_1_0_13_ce0();
    void thread_layer_in_row_Array_V_1_0_13_we0();
    void thread_layer_in_row_Array_V_1_0_14_ce0();
    void thread_layer_in_row_Array_V_1_0_14_we0();
    void thread_layer_in_row_Array_V_1_0_15_ce0();
    void thread_layer_in_row_Array_V_1_0_15_we0();
    void thread_layer_in_row_Array_V_1_0_16_ce0();
    void thread_layer_in_row_Array_V_1_0_16_we0();
    void thread_layer_in_row_Array_V_1_0_17_ce0();
    void thread_layer_in_row_Array_V_1_0_17_we0();
    void thread_layer_in_row_Array_V_1_0_18_ce0();
    void thread_layer_in_row_Array_V_1_0_18_we0();
    void thread_layer_in_row_Array_V_1_0_19_ce0();
    void thread_layer_in_row_Array_V_1_0_19_we0();
    void thread_layer_in_row_Array_V_1_0_1_ce0();
    void thread_layer_in_row_Array_V_1_0_1_we0();
    void thread_layer_in_row_Array_V_1_0_20_ce0();
    void thread_layer_in_row_Array_V_1_0_20_we0();
    void thread_layer_in_row_Array_V_1_0_21_ce0();
    void thread_layer_in_row_Array_V_1_0_21_we0();
    void thread_layer_in_row_Array_V_1_0_22_ce0();
    void thread_layer_in_row_Array_V_1_0_22_we0();
    void thread_layer_in_row_Array_V_1_0_23_ce0();
    void thread_layer_in_row_Array_V_1_0_23_we0();
    void thread_layer_in_row_Array_V_1_0_24_ce0();
    void thread_layer_in_row_Array_V_1_0_24_we0();
    void thread_layer_in_row_Array_V_1_0_25_ce0();
    void thread_layer_in_row_Array_V_1_0_25_we0();
    void thread_layer_in_row_Array_V_1_0_26_ce0();
    void thread_layer_in_row_Array_V_1_0_26_we0();
    void thread_layer_in_row_Array_V_1_0_27_ce0();
    void thread_layer_in_row_Array_V_1_0_27_we0();
    void thread_layer_in_row_Array_V_1_0_28_ce0();
    void thread_layer_in_row_Array_V_1_0_28_we0();
    void thread_layer_in_row_Array_V_1_0_29_ce0();
    void thread_layer_in_row_Array_V_1_0_29_we0();
    void thread_layer_in_row_Array_V_1_0_2_ce0();
    void thread_layer_in_row_Array_V_1_0_2_we0();
    void thread_layer_in_row_Array_V_1_0_30_ce0();
    void thread_layer_in_row_Array_V_1_0_30_we0();
    void thread_layer_in_row_Array_V_1_0_31_ce0();
    void thread_layer_in_row_Array_V_1_0_31_we0();
    void thread_layer_in_row_Array_V_1_0_3_ce0();
    void thread_layer_in_row_Array_V_1_0_3_we0();
    void thread_layer_in_row_Array_V_1_0_4_ce0();
    void thread_layer_in_row_Array_V_1_0_4_we0();
    void thread_layer_in_row_Array_V_1_0_5_ce0();
    void thread_layer_in_row_Array_V_1_0_5_we0();
    void thread_layer_in_row_Array_V_1_0_6_ce0();
    void thread_layer_in_row_Array_V_1_0_6_we0();
    void thread_layer_in_row_Array_V_1_0_7_ce0();
    void thread_layer_in_row_Array_V_1_0_7_we0();
    void thread_layer_in_row_Array_V_1_0_8_ce0();
    void thread_layer_in_row_Array_V_1_0_8_we0();
    void thread_layer_in_row_Array_V_1_0_9_ce0();
    void thread_layer_in_row_Array_V_1_0_9_we0();
    void thread_or_ln126_1_fu_804_p3();
    void thread_or_ln126_fu_769_p2();
    void thread_or_ln134_fu_840_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_shl_ln4_fu_832_p3();
    void thread_shl_ln_fu_761_p3();
    void thread_tmp_46_fu_850_p3();
    void thread_tmpinput_V_address0();
    void thread_tmpinput_V_ce0();
    void thread_tmpinput_V_d0();
    void thread_tmpinput_V_we0();
    void thread_trunc_ln114_fu_453_p1();
    void thread_trunc_ln126_fu_757_p1();
    void thread_trunc_ln134_fu_828_p1();
    void thread_xor_ln203_fu_442_p2();
    void thread_zext_ln125_fu_779_p1();
    void thread_zext_ln126_20_fu_775_p1();
    void thread_zext_ln126_5_fu_800_p1();
    void thread_zext_ln126_fu_811_p1();
    void thread_zext_ln133_1_fu_858_p1();
    void thread_zext_ln133_fu_862_p1();
    void thread_zext_ln134_8_fu_846_p1();
    void thread_zext_ln134_fu_892_p1();
    void thread_zext_ln153_fu_436_p1();
    void thread_zext_ln203_51_fu_888_p1();
    void thread_zext_ln203_fu_448_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
