[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PoundDelay/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PoundDelay/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PoundDelay/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               2
design                                                 1
logic_net                                              6
module_inst                                            2
operation                                              4
prop_formal_decl                                       2
property_decl                                          1
property_spec                                          1
range                                                  1
ref_obj                                                6
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               2
design                                                 1
logic_net                                              6
module_inst                                            2
operation                                              8
prop_formal_decl                                       4
property_decl                                          2
property_spec                                          2
range                                                  2
ref_obj                                               12
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiPropertyDecl:
  \_property_decl: (work@top.inq2), line:2:10, endln:2:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:inq2
    |vpiFullName:work@top.inq2
    |vpiPropFormalDecl:
    \_prop_formal_decl: (r1)
      |vpiName:r1
      |vpiTypespec:
      \_ref_typespec: 
    |vpiPropFormalDecl:
    \_prop_formal_decl: (r2)
      |vpiName:r2
      |vpiTypespec:
      \_ref_typespec: 
    |vpiPropertySpec:
    \_property_spec: , line:3:1, endln:3:44
      |vpiParent:
      \_property_decl: (work@top.inq2), line:2:10, endln:2:14
      |vpiClockingEvent:
      \_operation: , line:3:3, endln:3:14
        |vpiParent:
        \_property_spec: , line:3:1, endln:3:44
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.inq2.clk), line:3:11, endln:3:14
          |vpiParent:
          \_operation: , line:3:3, endln:3:14
          |vpiName:clk
          |vpiFullName:work@top.inq2.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:3:11, endln:3:14
      |vpiPropertyExpr:
      \_operation: , line:3:16, endln:3:44
        |vpiParent:
        \_property_spec: , line:3:1, endln:3:44
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:16, endln:3:38
          |vpiParent:
          \_operation: , line:3:16, endln:3:44
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.inq2.a), line:3:16, endln:3:17
            |vpiParent:
            \_operation: , line:3:16, endln:3:38
            |vpiName:a
            |vpiFullName:work@top.inq2.a
            |vpiActual:
            \_logic_net: (work@top.a), line:3:16, endln:3:17
          |vpiOperand:
          \_range: , line:3:21, endln:3:26
            |vpiLeftRange:
            \_ref_obj: (r1), line:3:21, endln:3:23
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiName:r1
              |vpiActual:
              \_logic_net: (work@top.r1), line:3:21, endln:3:23
            |vpiRightRange:
            \_ref_obj: (r2), line:3:24, endln:3:26
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiName:r2
              |vpiActual:
              \_logic_net: (work@top.r2), line:3:24, endln:3:26
          |vpiOperand:
          \_operation: , line:3:28, endln:3:38
            |vpiParent:
            \_operation: , line:3:16, endln:3:38
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (work@top.inq2.b), line:3:28, endln:3:29
              |vpiParent:
              \_operation: , line:3:28, endln:3:38
              |vpiName:b
              |vpiFullName:work@top.inq2.b
              |vpiActual:
              \_logic_net: (work@top.b), line:3:28, endln:3:29
            |vpiOperand:
            \_constant: , line:3:30, endln:3:33
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:3:34, endln:3:38
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
        |vpiOperand:
        \_ref_obj: (work@top.inq2.d), line:3:43, endln:3:44
          |vpiParent:
          \_operation: , line:3:16, endln:3:44
          |vpiName:d
          |vpiFullName:work@top.inq2.d
          |vpiActual:
          \_logic_net: (work@top.d), line:3:43, endln:3:44
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:3:11, endln:3:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.a), line:3:16, endln:3:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.r1), line:3:21, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:r1
    |vpiFullName:work@top.r1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.r2), line:3:24, endln:3:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:r2
    |vpiFullName:work@top.r2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.b), line:3:28, endln:3:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.d), line:3:43, endln:3:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:1
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiPropertyDecl:
  \_property_decl: (work@top.inq2), line:2:10, endln:2:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:inq2
    |vpiFullName:work@top.inq2
    |vpiPropFormalDecl:
    \_prop_formal_decl: (r1)
      |vpiParent:
      \_property_decl: (work@top.inq2), line:2:10, endln:2:14
      |vpiName:r1
      |vpiTypespec:
      \_ref_typespec: (work@top.inq2.r1)
        |vpiParent:
        \_prop_formal_decl: (r1)
        |vpiFullName:work@top.inq2.r1
    |vpiPropFormalDecl:
    \_prop_formal_decl: (r2)
      |vpiParent:
      \_property_decl: (work@top.inq2), line:2:10, endln:2:14
      |vpiName:r2
      |vpiTypespec:
      \_ref_typespec: (work@top.inq2.r2)
        |vpiParent:
        \_prop_formal_decl: (r2)
        |vpiFullName:work@top.inq2.r2
    |vpiPropertySpec:
    \_property_spec: , line:3:1, endln:3:44
      |vpiParent:
      \_property_decl: (work@top.inq2), line:2:10, endln:2:14
      |vpiClockingEvent:
      \_operation: , line:3:3, endln:3:14
        |vpiParent:
        \_property_spec: , line:3:1, endln:3:44
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.inq2.clk), line:3:11, endln:3:14
          |vpiParent:
          \_operation: , line:3:3, endln:3:14
          |vpiName:clk
          |vpiFullName:work@top.inq2.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:3:11, endln:3:14
      |vpiPropertyExpr:
      \_operation: , line:3:16, endln:3:44
        |vpiParent:
        \_property_spec: , line:3:1, endln:3:44
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:16, endln:3:38
          |vpiParent:
          \_operation: , line:3:16, endln:3:44
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.inq2.a), line:3:16, endln:3:17
            |vpiParent:
            \_operation: , line:3:16, endln:3:38
            |vpiName:a
            |vpiFullName:work@top.inq2.a
            |vpiActual:
            \_logic_net: (work@top.a), line:3:16, endln:3:17
          |vpiOperand:
          \_range: , line:3:21, endln:3:26
            |vpiParent:
            \_operation: , line:3:16, endln:3:38
            |vpiLeftRange:
            \_ref_obj: (work@top.inq2.r1), line:3:21, endln:3:23
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiName:r1
              |vpiFullName:work@top.inq2.r1
              |vpiActual:
              \_logic_net: (work@top.r1), line:3:21, endln:3:23
            |vpiRightRange:
            \_ref_obj: (work@top.inq2.r2), line:3:24, endln:3:26
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiName:r2
              |vpiFullName:work@top.inq2.r2
              |vpiActual:
              \_logic_net: (work@top.r2), line:3:24, endln:3:26
          |vpiOperand:
          \_operation: , line:3:28, endln:3:38
            |vpiParent:
            \_operation: , line:3:16, endln:3:38
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (work@top.inq2.b), line:3:28, endln:3:29
              |vpiParent:
              \_operation: , line:3:28, endln:3:38
              |vpiName:b
              |vpiFullName:work@top.inq2.b
              |vpiActual:
              \_logic_net: (work@top.b), line:3:28, endln:3:29
            |vpiOperand:
            \_constant: , line:3:30, endln:3:33
            |vpiOperand:
            \_constant: , line:3:34, endln:3:38
        |vpiOperand:
        \_ref_obj: (work@top.inq2.d), line:3:43, endln:3:44
          |vpiParent:
          \_operation: , line:3:16, endln:3:44
          |vpiName:d
          |vpiFullName:work@top.inq2.d
          |vpiActual:
          \_logic_net: (work@top.d), line:3:43, endln:3:44
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/PoundDelay/dut.sv:3:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/PoundDelay/dut.sv:2:10: Non synthesizable construct, inq2
[LINT]: ${SURELOG_DIR}/tests/PoundDelay/dut.sv:2:10: Non synthesizable construct, inq2
============================== End Linting Results ==============================
