// Seed: 1040769782
module module_0;
  wand id_2;
  assign id_2 = 1'b0;
  always_latch id_1[1'h0] = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = id_5;
  assign id_3 = id_4;
  wire  id_6;
  module_0();
  uwire id_7 = 1;
  assign id_5 = 1;
endmodule
