INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_div
