# Design and Analysis of an FPGA-based Wallace Multiplier
<br>
Project for the Bachelor's Degree thesis work in Computer Engineering: Design and analysis of an 8- and 16-bit Wallace multiplier. The hardware description was created with the help of the hardware description language VHDL and the Vivado Design Suite. Furthermore, a comparison was made with the traditional multiplier in terms of delay, resource occupation and power dissipation.<br><br> 

ğŸ—’ï¸**Thesis in .docx format:** [tesi.docx](https://studentiunical-my.sharepoint.com/:w:/r/personal/bbrgrg00h11d086x_studenti_unical_it/Documents/tesi-triennale/tesi.docx?d=wb4e55984eddf4dfd89c36e5fc6b7f67b&csf=1&web=1&e=fxI2Us)
<br>
ğŸ—’ï¸**Presentation in .ppt format:** [presentazione.ppt](https://studentiunical-my.sharepoint.com/:p:/r/personal/bbrgrg00h11d086x_studenti_unical_it/Documents/tesi-triennale/presentazione.pptx?d=w20abc7e3ffed4a629c9702499aad506d&csf=1&web=1&e=qOUi3f)
