# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.421    -0.421/*        0.058/*         U0_RegFile/regArr_reg[7][3]/SI    1
@(R)->SCAN_CLK(R)	0.417    -0.416/*        0.058/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI    1
@(R)->UART_RX_CLK(R)	0.564    -0.400/*        0.071/*         U0_RST_SYNC/meta_flop_reg/RN    1
@(R)->UART_RX_CLK(R)	0.564    -0.400/*        0.071/*         U0_RST_SYNC/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.405    -0.234/*        0.071/*         U1_RST_SYNC/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.405    -0.234/*        0.071/*         U1_RST_SYNC/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.204/*        0.059/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    -0.192/*        0.064/*         U0_RST_SYNC/meta_flop_reg/SI    1
@(R)->SCAN_CLK(R)	0.578    -0.186/*        0.059/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.185/*        0.059/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.185/*        0.059/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.185/*        0.059/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.184/*        0.059/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.182/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.181/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.181/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.180/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.179/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.178/*        0.059/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.576    -0.178/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.575    -0.178/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.575    -0.176/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.574    -0.176/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.574    -0.176/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.574    -0.175/*        0.059/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.570    -0.175/*        0.067/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.417    -0.066/*        0.060/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.417    -0.065/*        0.060/*         U0_RegFile/RdData_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.062/*        0.060/*         U0_RegFile/RdData_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.061/*        0.060/*         U0_RegFile/RdData_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.061/*        0.060/*         U0_RegFile/RdData_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.061/*        0.060/*         U0_RegFile/RdData_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.414    -0.061/*        0.060/*         U0_RegFile/RdData_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.059/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.058/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.057/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.056/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.056/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.056/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.056/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.056/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.055/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.054/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.054/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.416    -0.054/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.054/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_RegFile/RdData_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_bit_sync/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.053/*        0.060/*         U0_bit_sync/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.528    -0.052/*        -0.048/*        U0_RegFile/regArr_reg[2][5]/SN    1
@(R)->SCAN_CLK(R)	0.528    -0.052/*        -0.048/*        U0_RegFile/regArr_reg[2][0]/SN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.414    -0.052/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_ref_sync/sync_bus_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.414    -0.052/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.415    -0.052/*        0.060/*         U0_ref_sync/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.414    -0.052/*        0.060/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.411    -0.048/*        0.064/*         U0_ref_sync/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.333    0.019/*         -0.057/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.338    0.036/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U1_uart_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.336    0.037/*         0.060/*         U1_uart_sync/sync_bus_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U1_uart_sync/sync_bus_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U1_uart_sync/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.336    0.037/*         0.060/*         U1_uart_sync/sync_bus_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.337    0.037/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.040/*         0.060/*         U1_uart_sync/sync_bus_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.040/*         0.060/*         U1_uart_sync/sync_bus_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.040/*         0.060/*         U1_uart_sync/sync_bus_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.333    0.041/*         0.063/*         U1_uart_sync/sync_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.421    0.042/*         0.054/*         U0_bit_sync/meta_flop_reg/D    1
@(R)->SCAN_CLK(R)	0.337    0.042/*         0.060/*         U1_uart_sync/sync_bus_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.336    0.043/*         0.060/*         U1_uart_sync/sync_bus_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.045/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.330    0.045/*         -0.054/*        U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.337    0.045/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.336    0.045/*         0.060/*         U1_uart_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.336    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.337    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.335    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.335    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.335    0.046/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.335    0.047/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.047/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.048/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.048/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.048/*         0.061/*         U0_bit_sync/meta_flop_reg/SI    1
@(R)->SCAN_CLK(R)	0.338    0.049/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.050/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.050/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.050/*         0.059/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.051/*         0.059/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.051/*         0.059/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.338    0.052/*         0.059/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.052/*         0.059/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.338    0.053/*         0.059/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/RN    1
@(R)->ALU_CLK(R)	-0.058   0.059/*         0.058/*         U0_ALU/ALU_OUT_reg[0]/SI    1
@(R)->SCAN_CLK(R)	0.406    0.065/*         0.072/*         U0_RegFile/RdData_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.068/*         0.072/*         U0_RegFile/regArr_reg[1][7]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.068/*         0.072/*         U0_RegFile/regArr_reg[15][7]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.068/*         0.072/*         U0_RegFile/regArr_reg[2][4]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.069/*         0.072/*         U0_RegFile/regArr_reg[0][6]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.070/*         0.072/*         U0_RegFile/regArr_reg[0][7]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.070/*         0.072/*         U0_RegFile/regArr_reg[2][1]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.071/*         0.072/*         U0_RegFile/regArr_reg[0][0]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.071/*         0.072/*         U0_RegFile/regArr_reg[2][6]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.073/*         0.072/*         U0_RegFile/regArr_reg[1][6]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.073/*         0.072/*         U0_RegFile/regArr_reg[0][5]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.075/*         0.072/*         U0_RegFile/regArr_reg[1][5]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.075/*         0.072/*         U0_RegFile/regArr_reg[0][4]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.075/*         0.072/*         U0_RegFile/regArr_reg[1][0]/RN    1
@(R)->SCAN_CLK(R)	0.400    0.076/*         0.080/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.400    0.076/*         0.080/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.400    0.076/*         0.080/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.400    0.076/*         0.080/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.076/*         0.072/*         U0_RegFile/regArr_reg[1][4]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.077/*         0.072/*         U0_RegFile/regArr_reg[1][1]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.078/*         0.072/*         U0_RegFile/regArr_reg[2][7]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.079/*         0.072/*         U0_RegFile/regArr_reg[1][3]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.079/*         0.072/*         U0_RegFile/regArr_reg[0][1]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.079/*         0.072/*         U0_RegFile/regArr_reg[0][3]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.079/*         0.072/*         U0_RegFile/regArr_reg[0][2]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.079/*         0.072/*         U0_RegFile/regArr_reg[1][2]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.080/*         0.072/*         U0_RegFile/regArr_reg[15][1]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.080/*         0.072/*         U0_RegFile/regArr_reg[3][5]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.081/*         0.072/*         U0_RegFile/regArr_reg[15][0]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.081/*         0.072/*         U0_RegFile/regArr_reg[3][6]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.082/*         0.072/*         U0_RegFile/regArr_reg[14][0]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.082/*         0.072/*         U0_RegFile/regArr_reg[13][0]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.083/*         0.072/*         U0_RegFile/regArr_reg[15][4]/RN    1
@(R)->SCAN_CLK(R)	0.405    0.083/*         0.072/*         U0_RegFile/regArr_reg[2][3]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.083/*         0.072/*         U0_RegFile/regArr_reg[14][7]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.083/*         0.072/*         U0_RegFile/regArr_reg[13][7]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.083/*         0.072/*         U0_RegFile/regArr_reg[12][6]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.084/*         0.072/*         U0_RegFile/regArr_reg[15][6]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.084/*         0.072/*         U0_RegFile/regArr_reg[14][6]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.084/*         0.072/*         U0_RegFile/regArr_reg[12][7]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.084/*         0.072/*         U0_RegFile/regArr_reg[15][5]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.084/*         0.072/*         U0_RegFile/regArr_reg[13][5]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.084/*         0.072/*         U0_RegFile/regArr_reg[14][4]/RN    1
@(R)->SCAN_CLK(R)	0.408    0.085/*         0.072/*         U0_RegFile/regArr_reg[14][5]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.085/*         0.072/*         U0_RegFile/regArr_reg[13][6]/RN    1
@(R)->SCAN_CLK(R)	0.409    0.085/*         0.072/*         U0_RegFile/regArr_reg[12][5]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.085/*         0.072/*         U0_RegFile/regArr_reg[15][2]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[14][1]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[15][3]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[12][1]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[13][2]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[13][1]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[12][4]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[13][4]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[12][2]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[12][3]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[13][3]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.086/*         0.072/*         U0_RegFile/regArr_reg[14][3]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.087/*         0.072/*         U0_RegFile/regArr_reg[11][5]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.087/*         0.072/*         U0_RegFile/regArr_reg[10][6]/RN    1
@(R)->SCAN_CLK(R)	0.407    0.087/*         0.072/*         U0_RegFile/regArr_reg[9][6]/RN    1
@(R)->SCAN_CLK(R)	0.406    0.087/*         0.072/*         U0_RegFile/regArr_reg[11][6]/RN    1
@(R)->SCAN_CLK(R)	0.404    0.089/*         0.072/*         U0_ref_sync/sync_bus_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.404    0.089/*         0.072/*         U0_ref_sync/sync_bus_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.404    0.090/*         0.072/*         U0_ref_sync/sync_bus_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.404    0.090/*         0.072/*         U0_ref_sync/sync_bus_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.404    0.090/*         0.072/*         U0_ref_sync/sync_bus_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.403    0.090/*         0.072/*         U0_ref_sync/sync_bus_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.403    0.090/*         0.072/*         U0_ref_sync/sync_bus_reg[1]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.097/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.102/*         0.052/*         U0_RST_SYNC/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.107/*         0.052/*         U0_bit_sync/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.340    0.108/*         0.057/*         U1_uart_sync/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.110/*         0.060/*         U0_RST_SYNC/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.110/*         0.053/*         U1_RST_SYNC/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.111/*         0.056/*         U0_ref_sync/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.111/*         0.060/*         U1_uart_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.112/*         0.060/*         U1_uart_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.114/*         0.060/*         U0_bit_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.114/*         0.060/*         U0_ref_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.117/*         0.060/*         U1_RST_SYNC/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.120/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.120/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.122/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.124/*         0.061/*         U0_RegFile/regArr_reg[12][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.125/*         0.061/*         U0_RegFile/regArr_reg[15][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.125/*         0.060/*         U0_RegFile/regArr_reg[3][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.125/*         0.060/*         U0_RegFile/regArr_reg[11][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.125/*         0.061/*         U0_RegFile/regArr_reg[10][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.126/*         0.061/*         U0_RegFile/regArr_reg[13][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.126/*         0.061/*         U0_RegFile/regArr_reg[6][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.126/*         0.061/*         U0_RegFile/regArr_reg[12][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.127/*         0.061/*         U0_RegFile/regArr_reg[6][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.127/*         0.061/*         U0_RegFile/regArr_reg[13][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.127/*         0.061/*         U0_RegFile/regArr_reg[8][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.127/*         0.061/*         U0_RegFile/regArr_reg[7][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.128/*         0.061/*         U0_RegFile/regArr_reg[6][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.128/*         0.061/*         U0_RegFile/regArr_reg[10][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.128/*         0.061/*         U0_RegFile/regArr_reg[7][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.128/*         0.061/*         U0_RegFile/regArr_reg[15][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.128/*         0.061/*         U0_RegFile/regArr_reg[15][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.129/*         0.061/*         U0_RegFile/regArr_reg[11][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.129/*         0.061/*         U0_RegFile/regArr_reg[11][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.129/*         0.061/*         U0_RegFile/regArr_reg[10][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.129/*         0.061/*         U0_RegFile/regArr_reg[8][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.129/*         0.061/*         U0_RegFile/regArr_reg[4][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.129/*         0.061/*         U0_RegFile/regArr_reg[12][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.129/*         0.061/*         U0_RegFile/regArr_reg[14][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.129/*         0.061/*         U0_RegFile/regArr_reg[11][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.129/*         0.061/*         U0_RegFile/regArr_reg[13][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.129/*         0.061/*         U0_RegFile/regArr_reg[10][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.130/*         0.061/*         U0_RegFile/regArr_reg[4][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.130/*         0.061/*         U0_RegFile/regArr_reg[10][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.130/*         0.061/*         U0_RegFile/regArr_reg[8][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.130/*         0.061/*         U0_RegFile/regArr_reg[6][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.130/*         0.061/*         U0_RegFile/regArr_reg[5][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.130/*         0.061/*         U0_RegFile/regArr_reg[5][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.130/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.130/*         0.061/*         U0_RegFile/regArr_reg[13][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.130/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.130/*         0.061/*         U0_RegFile/regArr_reg[14][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.130/*         0.061/*         U0_RegFile/regArr_reg[12][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.130/*         0.061/*         U0_RegFile/regArr_reg[12][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.130/*         0.061/*         U0_RegFile/regArr_reg[4][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.130/*         0.061/*         U0_RegFile/regArr_reg[4][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.130/*         0.061/*         U0_RegFile/regArr_reg[8][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.131/*         0.061/*         U0_RegFile/regArr_reg[6][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.131/*         0.061/*         U0_RegFile/regArr_reg[14][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.131/*         0.061/*         U0_RegFile/regArr_reg[11][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.131/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.131/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.131/*         0.061/*         U0_RegFile/regArr_reg[15][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.131/*         0.061/*         U0_RegFile/regArr_reg[14][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.131/*         0.061/*         U0_RegFile/regArr_reg[11][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.131/*         0.061/*         U0_RegFile/regArr_reg[12][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.131/*         0.061/*         U0_RegFile/regArr_reg[13][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.131/*         0.061/*         U0_RegFile/regArr_reg[8][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.131/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.132/*         0.061/*         U0_RegFile/RdData_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.333    0.132/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.132/*         0.061/*         U0_RegFile/regArr_reg[15][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.132/*         0.061/*         U0_RegFile/regArr_reg[7][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.132/*         0.061/*         U0_RegFile/regArr_reg[15][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.132/*         0.061/*         U0_RegFile/regArr_reg[13][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.132/*         0.061/*         U0_RegFile/regArr_reg[5][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.132/*         0.061/*         U0_RegFile/regArr_reg[15][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.132/*         0.061/*         U0_RegFile/regArr_reg[6][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.132/*         0.061/*         U0_RegFile/regArr_reg[13][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.132/*         0.061/*         U0_RegFile/regArr_reg[4][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.133/*         0.061/*         U0_RegFile/RdData_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.133/*         0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.133/*         0.061/*         U0_RegFile/regArr_reg[9][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.133/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[9][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[9][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[12][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[11][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.133/*         0.061/*         U0_RegFile/regArr_reg[8][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[7][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.133/*         0.061/*         U0_RegFile/regArr_reg[7][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.133/*         0.061/*         U0_RegFile/regArr_reg[13][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.134/*         0.061/*         U0_RegFile/regArr_reg[10][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.134/*         0.061/*         U0_RegFile/regArr_reg[14][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.134/*         0.061/*         U0_RegFile/regArr_reg[4][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.134/*         0.061/*         U0_RegFile/regArr_reg[12][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.336    0.134/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.134/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.134/*         0.061/*         U0_RegFile/regArr_reg[8][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.134/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.134/*         0.061/*         U0_RegFile/regArr_reg[7][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.134/*         0.061/*         U0_RegFile/regArr_reg[9][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.134/*         0.061/*         U0_RegFile/regArr_reg[10][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.134/*         0.061/*         U0_RegFile/regArr_reg[11][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.134/*         0.061/*         U0_RegFile/regArr_reg[4][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.134/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.134/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.134/*         0.061/*         U0_RegFile/regArr_reg[14][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.135/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.135/*         0.061/*         U0_ref_sync/sync_bus_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.135/*         0.061/*         U0_RegFile/regArr_reg[6][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.135/*         0.061/*         U0_RegFile/regArr_reg[9][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.135/*         0.061/*         U0_RegFile/regArr_reg[3][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.135/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.135/*         0.061/*         U0_RegFile/regArr_reg[5][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.135/*         0.061/*         U0_RegFile/regArr_reg[5][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.135/*         0.061/*         U0_RegFile/RdData_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.135/*         0.061/*         U0_RegFile/RdData_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.135/*         0.061/*         U0_RegFile/regArr_reg[14][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.136/*         0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_RegFile/regArr_reg[5][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.136/*         0.061/*         U0_RegFile/regArr_reg[10][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.136/*         0.061/*         U0_RegFile/regArr_reg[8][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.136/*         0.061/*         U0_RegFile/regArr_reg[9][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.136/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.136/*         0.061/*         U0_RegFile/regArr_reg[9][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_RegFile/regArr_reg[3][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.136/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.136/*         0.061/*         U0_RegFile/regArr_reg[15][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.137/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SI    1
@(R)->SCAN_CLK(R)	0.216    0.137/*         0.060/*         U0_ClkDiv/count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.216    0.137/*         0.060/*         U0_ClkDiv/count_reg[2]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.137/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SI    1
@(R)->SCAN_CLK(R)	0.216    0.137/*         0.060/*         U0_ClkDiv/count_reg[1]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.137/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.137/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.137/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.137/*         0.061/*         U0_RegFile/regArr_reg[9][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.137/*         0.061/*         U0_RegFile/RdData_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.137/*         0.061/*         U0_RegFile/regArr_reg[14][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.138/*         0.061/*         U0_RegFile/RdData_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.138/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.138/*         0.061/*         U0_RegFile/regArr_reg[4][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.138/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.138/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.138/*         0.061/*         U0_RegFile/RdData_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.138/*         0.061/*         U0_RegFile/regArr_reg[5][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.410    0.138/*         0.065/*         U0_ref_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.138/*         0.061/*         U0_RegFile/regArr_reg[7][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.140/*         0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.140/*         0.062/*         U0_RegFile/regArr_reg[2][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.140/*         0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.418    0.141/*         0.062/*         U0_RegFile/regArr_reg[5][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.141/*         0.062/*         U1_uart_sync/sync_bus_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.141/*         0.061/*         U0_RegFile/regArr_reg[6][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.141/*         0.062/*         U1_uart_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.141/*         0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.141/*         0.062/*         U1_uart_sync/sync_bus_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.142/*         0.062/*         U1_uart_sync/sync_bus_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.142/*         0.062/*         U1_uart_sync/sync_bus_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.143/*         0.062/*         U0_RegFile/regArr_reg[0][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.144/*         0.062/*         U0_RegFile/regArr_reg[3][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.145/*         0.062/*         U1_uart_sync/sync_bus_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.146/*         0.062/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.148/*         0.062/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.229    0.148/*         0.047/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.148/*         0.062/*         U0_RegFile/regArr_reg[3][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.149/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.151/*         0.063/*         U1_uart_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.330    0.152/*         0.067/*         U1_uart_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.338    0.154/*         0.058/*         U1_uart_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.156/*         0.063/*         U0_ref_sync/sync_bus_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.157/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.158/*         0.051/*         U0_RegFile/regArr_reg[3][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.158/*         0.063/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.163/*         0.063/*         U0_ref_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.163/*         0.064/*         U0_ref_sync/sync_bus_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.417    0.164/*         0.064/*         U0_RegFile/regArr_reg[2][7]/SI    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.164/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.164/*         0.064/*         U0_ref_sync/sync_bus_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.165/*         0.064/*         U0_RegFile/regArr_reg[3][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.165/*         0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.411    0.166/*         0.064/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.166/*         0.063/*         U0_RegFile/RdData_reg[0]/SI    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.166/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.167/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.167/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.167/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SI    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.168/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/D    1
ALU_CLK(R)->REF_CLK(R)	0.296    0.168/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.168/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.169/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.169/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.169/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.170/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.343    0.170/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.386    */0.170         */0.094         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.170/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.170/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.411    0.170/*         0.064/*         U0_ref_sync/sync_bus_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.411    0.171/*         0.064/*         U0_ref_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.171/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.171/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.171/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.172/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.343    0.172/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.172/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.172/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.172/*         0.064/*         U0_RegFile/regArr_reg[1][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.172/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.387    */0.173         */0.093         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D    1
ALU_CLK(R)->REF_CLK(R)	0.296    0.173/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.173/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D    1
ALU_CLK(R)->REF_CLK(R)	0.297    0.174/*         0.053/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.174/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D    1
ALU_CLK(R)->REF_CLK(R)	0.298    0.176/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.410    0.176/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.342    0.177/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.177/*         0.052/*         U0_RegFile/regArr_reg[15][6]/D    1
ALU_CLK(R)->REF_CLK(R)	0.295    0.177/*         0.053/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.178/*         0.052/*         U0_RegFile/regArr_reg[10][3]/D    1
ALU_CLK(R)->REF_CLK(R)	0.297    0.178/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.179/*         0.052/*         U0_RegFile/regArr_reg[15][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.179/*         0.052/*         U0_RegFile/regArr_reg[10][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.410    0.179/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.179/*         0.053/*         U0_RegFile/regArr_reg[10][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.179/*         0.052/*         U0_RegFile/regArr_reg[11][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.180/*         0.052/*         U0_RegFile/regArr_reg[6][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.180/*         0.052/*         U0_RegFile/regArr_reg[11][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.180/*         0.053/*         U0_RegFile/regArr_reg[6][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.180/*         0.052/*         U0_RegFile/regArr_reg[12][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.343    0.180/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.180/*         0.052/*         U0_RegFile/regArr_reg[13][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.181/*         0.052/*         U0_RegFile/regArr_reg[15][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.181/*         0.052/*         U0_RegFile/regArr_reg[6][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.181/*         0.052/*         U0_RegFile/regArr_reg[7][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.181/*         0.052/*         U0_RegFile/regArr_reg[4][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.181/*         0.052/*         U0_RegFile/regArr_reg[15][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.181/*         0.053/*         U0_RegFile/regArr_reg[12][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.181/*         0.052/*         U0_RegFile/regArr_reg[13][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.182/*         0.053/*         U0_RegFile/regArr_reg[13][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.342    0.182/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.182/*         0.052/*         U0_RegFile/regArr_reg[11][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.182/*         0.052/*         U0_RegFile/regArr_reg[6][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.052/*         U0_RegFile/regArr_reg[7][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.052/*         U0_RegFile/regArr_reg[13][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.053/*         U0_RegFile/regArr_reg[2][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.182/*         0.052/*         U0_RegFile/regArr_reg[3][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.182/*         0.052/*         U0_RegFile/regArr_reg[11][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.182/*         0.052/*         U0_RegFile/regArr_reg[12][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.182/*         0.052/*         U0_RegFile/regArr_reg[5][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.052/*         U0_RegFile/regArr_reg[4][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.052/*         U0_RegFile/regArr_reg[9][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.346    0.182/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.182/*         0.052/*         U0_RegFile/regArr_reg[15][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.182/*         0.052/*         U0_RegFile/regArr_reg[14][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.182/*         0.053/*         U0_RegFile/regArr_reg[12][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.182/*         0.052/*         U0_RegFile/regArr_reg[11][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.182/*         0.053/*         U0_RegFile/regArr_reg[10][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.183/*         0.052/*         U0_RegFile/regArr_reg[8][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.183/*         0.052/*         U0_RegFile/regArr_reg[15][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.183/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.183/*         0.052/*         U0_RegFile/regArr_reg[14][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.183/*         0.052/*         U0_RegFile/regArr_reg[4][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.183/*         0.052/*         U0_RegFile/regArr_reg[14][3]/D    1
ALU_CLK(R)->REF_CLK(R)	0.297    0.183/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.183/*         0.052/*         U0_RegFile/regArr_reg[5][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.183/*         0.053/*         U0_RegFile/regArr_reg[10][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.183/*         0.052/*         U0_RegFile/regArr_reg[9][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.183/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.183/*         0.052/*         U0_RegFile/regArr_reg[11][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.183/*         0.052/*         U0_RegFile/regArr_reg[8][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.183/*         0.052/*         U0_RegFile/regArr_reg[10][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.183/*         0.052/*         U0_RegFile/regArr_reg[9][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.183/*         0.053/*         U0_RegFile/regArr_reg[6][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.183/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.183/*         0.053/*         U0_RegFile/regArr_reg[14][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.184/*         0.052/*         U0_RegFile/regArr_reg[4][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.184/*         0.053/*         U0_RegFile/regArr_reg[13][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.184/*         0.052/*         U0_RegFile/regArr_reg[9][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.184/*         0.052/*         U0_RegFile/regArr_reg[3][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.184/*         0.052/*         U0_RegFile/regArr_reg[7][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.184/*         0.053/*         U0_RegFile/regArr_reg[3][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.184/*         0.052/*         U0_RegFile/regArr_reg[10][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.184/*         0.052/*         U0_RegFile/regArr_reg[4][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.184/*         0.061/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.184/*         0.053/*         U0_RegFile/regArr_reg[8][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.185/*         0.053/*         U0_RegFile/regArr_reg[8][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.185/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.185/*         0.052/*         U0_RegFile/regArr_reg[10][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.185/*         0.053/*         U0_RegFile/regArr_reg[14][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.185/*         0.053/*         U0_RegFile/regArr_reg[11][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.185/*         0.052/*         U0_RegFile/regArr_reg[12][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.185/*         0.053/*         U0_RegFile/regArr_reg[13][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.185/*         0.053/*         U0_RegFile/regArr_reg[4][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.186/*         0.066/*         U0_RegFile/regArr_reg[1][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.186/*         0.053/*         U0_RegFile/regArr_reg[14][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.186/*         0.052/*         U0_RegFile/regArr_reg[4][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.186/*         0.052/*         U0_RegFile/regArr_reg[8][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.186/*         0.052/*         U0_RegFile/regArr_reg[6][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.186/*         0.053/*         U0_RegFile/regArr_reg[7][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.186/*         0.052/*         U0_RegFile/RdData_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.186/*         0.053/*         U0_RegFile/regArr_reg[15][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.186/*         0.052/*         U0_RegFile/regArr_reg[13][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.186/*         0.052/*         U0_RegFile/regArr_reg[13][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.186/*         0.052/*         U0_RegFile/regArr_reg[7][3]/D    1
ALU_CLK(R)->REF_CLK(R)	0.297    0.187/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.187/*         0.053/*         U0_RegFile/regArr_reg[7][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.187/*         0.052/*         U0_RegFile/regArr_reg[8][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.187/*         0.053/*         U0_RegFile/regArr_reg[12][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.187/*         0.053/*         U0_RegFile/regArr_reg[11][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.187/*         0.053/*         U0_RegFile/regArr_reg[12][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.187/*         0.053/*         U0_RegFile/regArr_reg[5][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.188/*         0.053/*         U0_RegFile/regArr_reg[9][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.188/*         0.052/*         U0_RegFile/regArr_reg[14][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.188/*         0.053/*         U0_RegFile/regArr_reg[9][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.188/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.188/*         0.052/*         U0_RegFile/regArr_reg[5][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.188/*         0.052/*         U0_RegFile/regArr_reg[9][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.189/*         0.052/*         U0_RegFile/regArr_reg[5][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.189/*         0.052/*         U0_RegFile/regArr_reg[7][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.189/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.410    0.189/*         0.065/*         U1_RST_SYNC/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.189/*         0.064/*         U0_RegFile/regArr_reg[2][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.429    0.189/*         0.052/*         U0_RegFile/regArr_reg[2][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.189/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.189/*         0.052/*         U0_RegFile/regArr_reg[3][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.189/*         0.053/*         U0_RegFile/regArr_reg[6][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.189/*         0.052/*         U0_RegFile/regArr_reg[8][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.190/*         0.053/*         U0_RegFile/regArr_reg[4][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.190/*         0.053/*         U0_RegFile/regArr_reg[12][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.190/*         0.052/*         U0_RegFile/regArr_reg[5][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.190/*         0.052/*         U0_RegFile/regArr_reg[14][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.190/*         0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.190/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.190/*         0.052/*         U0_ref_sync/sync_bus_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.191/*         0.054/*         U0_RegFile/regArr_reg[6][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.191/*         0.053/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.191/*         0.052/*         U0_RegFile/RdData_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.191/*         0.053/*         U0_RegFile/regArr_reg[5][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.191/*         0.053/*         U0_RegFile/regArr_reg[8][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.192/*         0.053/*         U0_RegFile/regArr_reg[9][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.421    0.192/*         0.059/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.189    */0.192         */0.087         U0_ClkDiv/count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.192/*         0.066/*         U0_RegFile/regArr_reg[1][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.193/*         0.052/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.193/*         0.053/*         U0_RegFile/regArr_reg[15][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.193/*         0.052/*         U0_RegFile/RdData_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.194/*         0.053/*         U0_RegFile/regArr_reg[5][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.195/*         0.060/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.195/*         0.053/*         U0_RegFile/regArr_reg[2][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.195/*         0.060/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.195/*         0.052/*         U0_RegFile/RdData_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.337    0.197/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.197/*         0.052/*         U1_uart_sync/sync_bus_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.197/*         0.052/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.198/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.198/*         0.066/*         U0_RegFile/regArr_reg[1][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.198/*         0.052/*         U0_RegFile/RdData_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.198/*         0.052/*         U0_RegFile/RdData_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.198/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.198/*         0.052/*         U1_uart_sync/sync_bus_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.199/*         0.065/*         U0_RegFile/regArr_reg[3][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.199/*         0.052/*         U1_uart_sync/sync_bus_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.199/*         0.053/*         U0_ref_sync/sync_bus_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.200/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.200/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.200/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.201/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.202/*         0.053/*         U0_RegFile/RdData_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.202/*         0.053/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.202/*         0.052/*         U1_uart_sync/sync_bus_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.202/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.203/*         0.053/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.204/*         0.053/*         U1_uart_sync/sync_bus_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.204/*         0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.329    0.204/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.409    0.205/*         0.066/*         U0_ref_sync/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.205/*         0.051/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.205/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.205/*         0.053/*         U0_RegFile/regArr_reg[3][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.206/*         0.052/*         U0_RegFile/RdData_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.206/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.343    0.206/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.215    0.207/*         0.061/*         U0_ClkDiv/count_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.386    */0.208         */0.094         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.190    */0.208         */0.086         U0_ClkDiv/count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.208/*         0.053/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.208/*         0.052/*         U1_uart_sync/sync_bus_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.209/*         0.052/*         U1_uart_sync/sync_bus_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.209/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.392    */0.210         */0.084         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.210/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.188    */0.211         */0.088         U0_ClkDiv/count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    */0.212         */0.084         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.311    */0.212         */0.087         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.212/*         0.053/*         U1_uart_sync/sync_bus_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.212/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.215    0.213/*         0.062/*         U0_ClkDiv/count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.335    0.215/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.215/*         0.065/*         U0_RegFile/regArr_reg[1][7]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.216/*         0.060/*         U0_ALU/ALU_OUT_reg[15]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.216/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.342    0.216/*         0.056/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.216/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.344    0.216/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.217/*         0.052/*         U0_RegFile/regArr_reg[3][0]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.217/*         0.060/*         U0_ALU/ALU_OUT_reg[12]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.218/*         0.060/*         U0_ALU/ALU_OUT_reg[14]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.219/*         0.052/*         U0_ref_sync/sync_bus_reg[0]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.219/*         0.060/*         U0_ALU/ALU_OUT_reg[5]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.219/*         0.060/*         U0_ALU/ALU_OUT_reg[13]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.220/*         0.060/*         U0_ALU/ALU_OUT_reg[4]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.220/*         0.060/*         U0_ALU/ALU_OUT_reg[11]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.220/*         0.060/*         U0_ALU/ALU_OUT_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.430    0.220/*         0.050/*         U0_RegFile/regArr_reg[2][0]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.220/*         0.060/*         U0_ALU/ALU_OUT_reg[10]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.220/*         0.060/*         U0_ALU/ALU_OUT_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.221/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.222/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.222/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.222/*         0.053/*         U0_RegFile/regArr_reg[2][6]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.222/*         0.060/*         U0_ALU/ALU_OUT_reg[2]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.223/*         0.060/*         U0_ALU/ALU_OUT_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.225    0.223/*         0.051/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.223/*         0.052/*         U0_ref_sync/sync_bus_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.223/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.334    0.223/*         0.062/*         U1_uart_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.223/*         0.052/*         U0_ref_sync/sync_bus_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.224/*         0.053/*         U0_RegFile/regArr_reg[3][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.224/*         0.052/*         U0_ref_sync/sync_bus_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.225/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.060   0.226/*         0.060/*         U0_ALU/ALU_OUT_reg[9]/SI    1
ALU_CLK(R)->ALU_CLK(R)	-0.061   0.227/*         0.061/*         U0_ALU/ALU_OUT_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.227/*         0.066/*         U0_RegFile/regArr_reg[2][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.412    0.228/*         0.065/*         U0_RegFile/regArr_reg[2][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.391    */0.228         */0.085         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.229/*         0.065/*         U0_RegFile/regArr_reg[2][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.390    */0.229         */0.085         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.229/*         0.052/*         U0_ref_sync/sync_bus_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.231/*         0.053/*         U0_RegFile/regArr_reg[1][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    */0.231         */0.084         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.061   0.232/*         0.061/*         U0_ALU/ALU_OUT_reg[8]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    */0.232         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.345    0.232/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D    1
ALU_CLK(R)->ALU_CLK(R)	-0.061   0.235/*         0.061/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.236/*         0.052/*         U0_RegFile/regArr_reg[1][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.332    0.238/*         0.064/*         U1_uart_sync/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.238/*         0.053/*         U0_ref_sync/sync_bus_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.339    0.240/*         0.058/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.240/*         0.064/*         U0_RegFile/regArr_reg[1][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.429    0.241/*         0.051/*         U0_RegFile/regArr_reg[2][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.241/*         0.064/*         U0_RegFile/regArr_reg[0][2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.241/*         0.062/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.423    0.241/*         0.053/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.310    */0.243         */0.086         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.244/*         0.063/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    */0.246         */0.087         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.246/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.413    0.246/*         0.063/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.247/*         0.053/*         U0_RegFile/regArr_reg[1][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.247/*         0.052/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    */0.247         */0.084         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.427    0.250/*         0.053/*         U0_RegFile/regArr_reg[2][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.250/*         0.053/*         U0_RegFile/regArr_reg[1][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.235    0.250/*         0.041/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.251/*         0.052/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.223    0.252/*         0.053/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.253/*         0.064/*         U0_RegFile/regArr_reg[0][1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.253/*         0.051/*         U0_RegFile/regArr_reg[3][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.255/*         0.056/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.256/*         0.063/*         U0_RegFile/regArr_reg[0][6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.414    0.256/*         0.063/*         U0_RegFile/regArr_reg[0][3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.256/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.257/*         0.063/*         U0_RegFile/regArr_reg[0][4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.258/*         0.063/*         U0_RegFile/regArr_reg[1][0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.420    0.258/*         0.055/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.260/*         0.063/*         U0_RegFile/regArr_reg[0][5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.261/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.264/*         0.052/*         U0_RegFile/regArr_reg[7][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.314    */0.264         */0.084         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.416    0.265/*         0.063/*         U0_RegFile/regArr_reg[0][7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.267/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.267/*         0.053/*         U0_RegFile/regArr_reg[1][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.422    0.268/*         0.053/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.277/*         0.053/*         U0_RegFile/regArr_reg[2][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.421    0.280/*         0.054/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.411    0.282/*         0.065/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.285/*         0.053/*         U0_RegFile/regArr_reg[1][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.285/*         0.053/*         U0_RegFile/regArr_reg[2][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.428    0.285/*         0.051/*         U0_RegFile/regArr_reg[2][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.287/*         0.052/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.290/*         0.053/*         U0_RegFile/regArr_reg[1][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.292/*         0.053/*         U0_RegFile/regArr_reg[0][1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.304    */0.304         */0.092         U1_uart_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.306/*         0.052/*         U0_RegFile/regArr_reg[0][3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.307/*         0.053/*         U0_RegFile/regArr_reg[0][5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.425    0.309/*         0.053/*         U0_RegFile/regArr_reg[0][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.415    0.310/*         0.063/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.424    0.311/*         0.053/*         U0_RegFile/regArr_reg[0][2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.385    */0.312         */0.090         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.312/*         0.053/*         U0_RegFile/regArr_reg[0][4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.312/*         0.053/*         U0_RegFile/regArr_reg[0][7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.313/*         0.053/*         U0_RegFile/regArr_reg[0][6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.419    0.315/*         0.060/*         U0_RegFile/regArr_reg[1][1]/SI    1
@(R)->SCAN_CLK(R)	0.543    0.329/*         -0.066/*        U0_RegFile/regArr_reg[3][3]/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.342    0.341/*         0.054/*         U1_uart_sync/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.426    0.360/*         0.052/*         U0_RegFile/regArr_reg[1][0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.387    */0.400         */0.088         U0_ref_sync/meta_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.294    */0.404         */-0.032        U0_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->ALU_CLK(R)	-0.060   0.415/*         0.060/*         U0_ALU/ALU_OUT_reg[0]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.415/*         0.060/*         U0_ALU/ALU_OUT_reg[1]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.415/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[12]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[13]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[11]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[14]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[9]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[10]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.422/*         0.060/*         U0_ALU/ALU_OUT_reg[15]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[6]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[7]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[8]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[5]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[3]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[4]/RN    1
@(R)->ALU_CLK(R)	-0.060   0.423/*         0.060/*         U0_ALU/ALU_OUT_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.440/*         0.058/*         U0_RegFile/regArr_reg[11][7]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.441/*         0.058/*         U0_RegFile/regArr_reg[12][0]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.441/*         0.058/*         U0_RegFile/regArr_reg[14][2]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.442/*         0.058/*         U0_RegFile/regArr_reg[8][6]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.443/*         0.058/*         U0_RegFile/regArr_reg[10][7]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.444/*         0.058/*         U0_RegFile/regArr_reg[11][0]/RN    1
REF_CLK(R)->ALU_CLK(R)	0.161    */0.444         */0.088         U0_ALU/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[10][4]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[10][3]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[9][4]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[8][4]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[11][4]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[7][6]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.445/*         0.058/*         U0_RegFile/regArr_reg[9][3]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.446/*         0.058/*         U0_RegFile/regArr_reg[8][3]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.446/*         0.058/*         U0_RegFile/regArr_reg[9][2]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.446/*         0.058/*         U0_RegFile/regArr_reg[8][2]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.446/*         0.058/*         U0_RegFile/regArr_reg[9][1]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.446/*         0.058/*         U0_RegFile/regArr_reg[10][1]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.446/*         0.058/*         U0_RegFile/regArr_reg[10][0]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.446/*         0.058/*         U0_RegFile/regArr_reg[9][0]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.446/*         0.058/*         U0_RegFile/regArr_reg[11][1]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.446/*         0.058/*         U0_RegFile/regArr_reg[11][2]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.446/*         0.058/*         U0_RegFile/regArr_reg[10][2]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[10][5]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[9][5]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[8][7]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[9][7]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[8][5]/RN    1
@(R)->SCAN_CLK(R)	0.420    0.447/*         0.058/*         U0_RegFile/regArr_reg[11][3]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.448/*         0.058/*         U0_RegFile/regArr_reg[8][0]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.448/*         0.058/*         U0_RegFile/regArr_reg[8][1]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.449/*         0.058/*         U0_RegFile/regArr_reg[7][7]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[6][3]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[5][2]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[4][4]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[5][3]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[4][3]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.449/*         0.058/*         U0_RegFile/regArr_reg[6][7]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.449/*         0.058/*         U0_RegFile/regArr_reg[6][4]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.450/*         0.058/*         U0_RegFile/regArr_reg[5][4]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.450/*         0.058/*         U0_RegFile/regArr_reg[4][7]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.450/*         0.058/*         U0_RegFile/regArr_reg[5][5]/RN    1
@(R)->SCAN_CLK(R)	0.422    0.450/*         0.058/*         U0_RegFile/regArr_reg[7][4]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.450/*         0.058/*         U0_RegFile/regArr_reg[6][5]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.450/*         0.058/*         U0_RegFile/regArr_reg[7][3]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.450/*         0.058/*         U0_RegFile/regArr_reg[5][6]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.450/*         0.058/*         U0_RegFile/regArr_reg[6][6]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.450/*         0.058/*         U0_RegFile/regArr_reg[5][0]/RN    1
@(R)->SCAN_CLK(R)	0.421    0.451/*         0.058/*         U0_RegFile/regArr_reg[7][5]/RN    1
@(R)->SCAN_CLK(R)	0.417    0.451/*         0.058/*         U0_RegFile/regArr_reg[7][0]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.452/*         0.058/*         U0_RegFile/regArr_reg[5][7]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[4][5]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[6][0]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[3][2]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[7][1]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[4][1]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[3][1]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[4][0]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[7][2]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[3][4]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[2][2]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[3][7]/RN    1
@(R)->SCAN_CLK(R)	0.419    0.453/*         0.058/*         U0_RegFile/regArr_reg[3][0]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[6][1]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[4][2]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[5][1]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.453/*         0.058/*         U0_RegFile/regArr_reg[6][2]/RN    1
@(R)->SCAN_CLK(R)	0.418    0.454/*         0.058/*         U0_RegFile/regArr_reg[4][6]/RN    1
REF_CLK(R)->ALU_CLK(R)	0.196    0.498/*         0.054/*         U0_ALU/ALU_OUT_reg[7]/D    1
REF_CLK(R)->ALU_CLK(R)	0.195    0.509/*         0.054/*         U0_ALU/ALU_OUT_reg[6]/D    1
REF_CLK(R)->ALU_CLK(R)	0.159    */0.513         */0.090         U0_ALU/ALU_OUT_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.333    0.515/*         0.065/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI    1
REF_CLK(R)->ALU_CLK(R)	0.195    0.521/*         0.055/*         U0_ALU/ALU_OUT_reg[5]/D    1
REF_CLK(R)->ALU_CLK(R)	0.193    0.521/*         0.057/*         U0_ALU/ALU_OUT_reg[1]/D    1
REF_CLK(R)->ALU_CLK(R)	0.194    0.522/*         0.056/*         U0_ALU/ALU_OUT_reg[4]/D    1
REF_CLK(R)->ALU_CLK(R)	0.160    */0.530         */0.090         U0_ALU/ALU_OUT_reg[3]/D    1
REF_CLK(R)->ALU_CLK(R)	0.194    0.538/*         0.055/*         U0_ALU/ALU_OUT_reg[0]/D    1
REF_CLK(R)->ALU_CLK(R)	0.167    */0.564         */0.084         U0_ALU/ALU_OUT_reg[11]/D    1
REF_CLK(R)->ALU_CLK(R)	0.167    */0.564         */0.084         U0_ALU/ALU_OUT_reg[12]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.565         */0.084         U0_ALU/ALU_OUT_reg[9]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.565         */0.084         U0_ALU/ALU_OUT_reg[10]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.565         */0.084         U0_ALU/ALU_OUT_reg[14]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.566         */0.084         U0_ALU/ALU_OUT_reg[13]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.568         */0.084         U0_ALU/ALU_OUT_reg[15]/D    1
REF_CLK(R)->ALU_CLK(R)	0.166    */0.570         */0.084         U0_ALU/ALU_OUT_reg[8]/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-216.617 */217.501       */217.000       UART_TX_O    1
UART_RX_CLK(R)->UART_RX_CLK(R)	-216.900 217.619/*       217.000/*       framing_error    1
UART_RX_CLK(R)->UART_RX_CLK(R)	-216.900 217.621/*       217.000/*       parity_error    1
