#
# Copyright (C) 
# All Rights Reserved.
#

# OpenOCD config script for MX1290

source [find interface/swj-dp.tcl]

set _CHIPNAME mx1290

adapter_khz 2000

swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x2ba01477

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian little -chain-position $_TARGETNAME 

proc wdt_off {} {
#void BKUP_Set(u32 DwordIdx, u32 BitMask);
#call BKUP_Set(BKUP_REG1, BIT_FORCE_WDT_DISABLE)
#set param 1 = BKUP_REG1
  reg r0 0x00000001
#set param 2 = BIT_FORCE_WDT_DISABLE
  reg r1 0x00000001
#set return address = reset handler
  reg lr 0x00000101
#set pc = BKUP_Set() addrress
  reg pc 0x0000228d
#set breakpoint at reset handler
  bp 0x00000100 0x02
#run
  resume
  sleep 1

#void WDG_Cmd(u32 NewState);
#call WDG_Cmd(DISABLE)
#set param 1 = DISABLE
  reg r0 0x00000000
#set return address = reset handler
  reg lr 0x00000101
#set pc = WDG_Cmd() addrress
  reg pc 0x0000d83d
#run
  resume
  sleep 1

#remove breakpoint
  rbp 0x00000100
  halt
}

$_TARGETNAME configure -event gdb-attach {
    reset halt
    wdt_off
}

#shutdown OpenOCD daemon when gdb detaches
$_TARGETNAME configure -event gdb-detach {
  resume
  shutdown 
}

$_TARGETNAME configure -event reset-end {
  mww 0x40000210  0x00010113
  mww 0x40000214  0x00000000
}

#yhb set the reset is done internally over the SWD channel with no pins used.
reset_config none separate 

if {![using_hla]} {
  # if srst is not fitted use SYSRESETREQ to
  # perform a soft reset
  cortex_m reset_config vectreset
}

proc mflash_pre_init { } {
  reset halt
}

set MFLASH_CONFIG_START 0x10005000
set MFLASH_RUN_WITH_HALT 0