INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
