module demux (y1,y2,y3,y4,i,s2,s1);
	output y1,y2,y3,y4;
	input i,s1,s2;
	assign y1 = a&~s1&~s2 ;
	assign y2 = a&~s1&s2 ;
	assign y3 = a&s1&~s2 ;
	assign y4 = a&s1&s2 ;
endmodule

module demux_tb;
  wire Y1,Y2,Y3,Y4;
  reg I,S1,S2;
  demux i_demux(Y1,Y2,Y3,Y4,I,S1,S2);
  initial
  begin
    I='b0;
    S1='b0;
    S2='b0;
  end
   always #5 S1=~S1;
   always #10 S2=~S2;
   always #5 I=~I;
  initial #200 $finish;
endmodule