

##########################
# GTP
##########################
GTP_CRATE all

GTP_CLUSTER_PULSE_COIN      4    4

# SEED thrershold in MeV (0-8191)
GTP_CLUSTER_PULSE_THRESHOLD 50

GTP_CRATE end

##########################
# HPS 11 Crate
##########################

### TI
TI_CRATE hps11

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 5
TI_BLOCK_LEVEL  10

## HOLD OFF
# 1.44 us holdoff:
TI_HOLDOFF 1 3 1
# 4 triggers in 23*3840ns=88.32us
TI_HOLDOFF 4 23 1


# PRESCALE-FACTOR = 2

# SINGLES-0:
TI_INPUT_PRESCALE 1  13

# SINGLES-1:
TI_INPUT_PRESCALE 2  7

# PAIRS-0:
TI_INPUT_PRESCALE 3  11

# PAIRS-1:
TI_INPUT_PRESCALE 4  0

# COSMIC/LED:
TI_INPUT_PRESCALE 5  0

# PULSER:
TI_INPUT_PRESCALE 6  0

TI_CRATE end


### SSP
SSP_CRATE hps11

SSP_ALLSLOTS
SSP_W_WIDTH   50
SSP_W_OFFSET  757

# COSMIC:
#SSP_W_WIDTH   100
#SSP_W_OFFSET  799

SSP_HPS_PULSER 100       # pulser period (s)

# ecal triggers:
# HPS SINGLES 0  -> TI TS1
#SSP_HPS_SET_IO_SRC		7	20	#ENABLED
SSP_HPS_SET_IO_SRC		7	0	#DISABLED

#HPS SINGLES 1   -> TI TS2
SSP_HPS_SET_IO_SRC		8	21	#ENABLED
#SSP_HPS_SET_IO_SRC		8	0	#DISABLED

#HPS PAIRS 0     -> TI TS3
#SSP_HPS_SET_IO_SRC		9	22	#ENABLED
SSP_HPS_SET_IO_SRC		9	0	#DISABLED

#HPS PAIRS 1     -> TI TS4
#SSP_HPS_SET_IO_SRC		10	23	#ENABLED
SSP_HPS_SET_IO_SRC		10	0	#DISABLED

# HPS COSMIC/LED -> TI TS5
#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED
#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMIC
SSP_HPS_SET_IO_SRC		11	0	#DISABLED

# PULSER         -> TI TS6
SSP_HPS_SET_IO_SRC		12	18	#ENABLED
#SSP_HPS_SET_IO_SRC		12	0	#DISABLED


# coinc time 10=40 ns
SSP_HPS_COSMIC_TIMECOINCIDENCE  10

# cosmic B0 and B1 (136<<8) + led trigger (254<<0)
SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070

SSP_HPS_LATENCY 475

# Singles 0 trigger
SSP_HPS_SINGLES_EMIN  0  60  1
SSP_HPS_SINGLES_EMAX  0  2500 1
SSP_HPS_SINGLES_NMIN  0  3    1

# Singles 1 trigger
SSP_HPS_SINGLES_EMIN  1  500  1
SSP_HPS_SINGLES_EMAX  1  1100 1
SSP_HPS_SINGLES_NMIN  1  3    1

# Pairs 0 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  0  4
SSP_HPS_PAIRS_EMIN             0  54
SSP_HPS_PAIRS_EMAX             0  1100
SSP_HPS_PAIRS_NMIN             0  1
SSP_HPS_PAIRS_SUMMAX_MIN       0  2000 120 1
SSP_HPS_PAIRS_DIFFMAX          0  1000     1
SSP_HPS_PAIRS_COPLANARITY      0  180      0
SSP_HPS_PAIRS_ENERGYDIST       0  5.5  100 0

# Pairs 1 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  1  3
SSP_HPS_PAIRS_EMIN             1  54
SSP_HPS_PAIRS_EMAX             1  630
SSP_HPS_PAIRS_NMIN             1  1
SSP_HPS_PAIRS_SUMMAX_MIN       1  860 180  1
SSP_HPS_PAIRS_DIFFMAX          1  540      1
SSP_HPS_PAIRS_COPLANARITY      1  30       1
SSP_HPS_PAIRS_ENERGYDIST       1  5.5  600 1

SSP_CRATE end


### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1
FADC250_CRATE hps11

FADC250_SLOT all
FADC250_DAC  3300
FADC250_W_OFFSET 3012
FADC250_W_WIDTH 400

FADC250_MODE      1
FADC250_NSB       12
FADC250_NSA       240
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

#Set RF clock threshold
FADC250_TET 800

FADC250_SLOT 13
FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


##########################
# HPS 12 Crate
##########################

### TI
TI_CRATE hps12
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end


##########################
# HPS 1 Crate
##########################

### TI
TI_CRATE hps1
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end



# ECAL PEDESTALS:

# include trigger/HPS/small/fadc250/peds/EcalPeds.trg

FADC250_CRATE hps1
FADC250_SLOT 3
FADC250_ALLCH_PED 123.681  58.023  98.973  96.854 114.433 122.273  99.322 131.521 137.910 140.434 135.261 139.403  93.689 129.100 104.263 118.065 
FADC250_SLOT 4
FADC250_ALLCH_PED 102.581  96.203  82.204  88.980 116.773  75.810 156.233  65.094 101.234  94.334  61.033 102.233  62.178 129.440  89.477 120.144 
FADC250_SLOT 5
FADC250_ALLCH_PED  87.299 142.970  95.761 118.131  95.857 125.843 110.298 131.944  87.394 143.600 111.034 123.678  99.923 113.101  87.712 120.088 
FADC250_SLOT 6
FADC250_ALLCH_PED 128.736 100.037 165.072 159.823 155.390 147.372 125.919 105.326 128.326 139.356  83.086 125.271 135.443 111.746  99.930 121.313 
FADC250_SLOT 7
FADC250_ALLCH_PED 124.199 138.875 129.515 126.421 125.283 106.934 143.351 146.467 111.586 107.499 124.355 122.232 101.707 112.680 115.395 107.010 
FADC250_SLOT 8
FADC250_ALLCH_PED 140.480 133.055  97.469 123.019 126.404 107.501 123.227 117.117 113.476  92.336 136.490 135.144 153.953 114.008 126.412  49.740 
FADC250_SLOT 9
FADC250_ALLCH_PED 122.898 138.942 106.658 112.528 127.137 118.475 129.433 136.726 106.025 124.834 119.941  82.029 124.234 103.177  93.845 135.546 
FADC250_SLOT 14
FADC250_ALLCH_PED  93.221  99.334 128.426 100.283 113.962 112.079 168.147 139.884 126.150  90.765 122.264 111.352 129.040 120.413 111.940 110.228 
FADC250_SLOT 15
FADC250_ALLCH_PED 102.799 147.173 104.026 184.912 139.177 149.323 142.906 148.581 110.432 162.148 102.728 131.158 108.114 128.931 140.960 117.938 
FADC250_SLOT 16
FADC250_ALLCH_PED 111.172 144.170 117.780 137.508 156.413  82.486 111.872 110.894  78.965 107.790  85.880 131.664 127.540 106.603 104.080 115.357 
FADC250_SLOT 17
FADC250_ALLCH_PED  93.890  93.122 126.526 119.049 139.984  92.360 120.033 120.687 117.773  85.969 132.749  99.016  91.319  96.482  69.965 104.292 
FADC250_SLOT 18
FADC250_ALLCH_PED 106.896 122.969 136.562 104.846 134.934 127.508 128.845 117.344  77.278 104.078 101.404 119.493 162.218 140.770 141.696 119.160 
FADC250_SLOT 19
FADC250_ALLCH_PED 109.864 128.696 128.362  53.697  91.242 144.571 126.991 134.469 125.198 121.061 141.180 122.537 132.126 105.771 120.510 133.212 
FADC250_SLOT 20
FADC250_ALLCH_PED 110.766  92.361 107.381 128.933  82.536 117.695 105.351  86.256 125.298  84.188 103.347  98.530 108.371   0.000   0.000   0.000 
FADC250_CRATE end
FADC250_CRATE hps2
FADC250_SLOT 3
FADC250_ALLCH_PED 138.658 110.376  91.455 132.788 122.810  87.144 158.069 100.601 132.189 139.552 112.583 145.387 137.256 118.553 133.310 154.625 
FADC250_SLOT 4
FADC250_ALLCH_PED 137.417 114.205 134.598 116.141 106.016 171.633 161.432 136.016 147.258 123.382 144.253 129.058 148.465 137.270 146.397 121.892 
FADC250_SLOT 5
FADC250_ALLCH_PED  97.375  80.442  98.393 124.795 127.122 114.541 110.314 140.397 126.817 129.614  98.973 142.723 126.556 104.896 116.383 119.500 
FADC250_SLOT 6
FADC250_ALLCH_PED  95.290 113.189 119.713 110.225 144.138 118.277  88.355  89.157 120.320 163.658 118.405 130.897  92.228 152.508 104.542 124.698 
FADC250_SLOT 7
FADC250_ALLCH_PED 177.479 109.991 108.501 126.182 136.834 148.880 131.026 113.987 148.424 133.450 116.992 111.575 118.449 137.227 124.242 144.798 
FADC250_SLOT 8
FADC250_ALLCH_PED 114.521 125.998  91.297  99.533 107.790  85.192 122.101 132.781  86.000 151.361 110.530  79.383 104.945  92.773  80.291  94.689 
FADC250_SLOT 9
FADC250_ALLCH_PED 122.602 182.637 160.777 155.200 122.439 104.995 114.124 117.314 111.516 172.888 145.081 117.620 133.920 137.344 138.478 163.224 
FADC250_SLOT 14
FADC250_ALLCH_PED 151.070 149.066 115.224 100.167 124.335 140.192 124.771 113.131 155.878 149.422 117.636 140.887 102.549 148.616  90.750 127.127 
FADC250_SLOT 15
FADC250_ALLCH_PED  93.775 127.833  92.870  86.931 107.613 122.692 118.065 121.099 107.947 112.749 121.667  84.766 100.937 117.435 159.510  78.309 
FADC250_SLOT 16
FADC250_ALLCH_PED 106.876 112.806  95.114  93.782 105.767 122.333 107.293 101.978 122.335  98.532 151.098 118.535 115.157 140.415  89.959  98.528 
FADC250_SLOT 17
FADC250_ALLCH_PED 115.649 128.170 113.223 104.978 112.216 123.255 113.810 110.265 126.928 116.674 115.938 116.424 115.029 106.417 160.991 120.120 
FADC250_SLOT 18
FADC250_ALLCH_PED 141.433 127.971 115.768 142.201 140.175 141.161 142.640 105.016 102.301 110.066 139.254 182.897 140.061 116.484 129.017 156.138 
FADC250_SLOT 19
FADC250_ALLCH_PED 117.294 137.104 144.013 101.332  95.657 142.585  89.706  86.848  95.803 118.927 110.414  99.312 128.257 142.574  99.674 143.430 
FADC250_SLOT 20
FADC250_ALLCH_PED 114.410 113.050 123.914 113.960  93.303 112.810 113.997  73.981 114.497 115.086  90.103  87.760 127.277   0.000   0.000   0.000 
FADC250_CRATE end

# include trigger/HPS/small/fadc250/peds/CalibPeds.trg

FADC250_CRATE hps1
FADC250_SLOT 20
FADC250_CH_PED 13  78.937
FADC250_CH_PED 14  99.759
FADC250_CH_PED 15 194.484
FADC250_CRATE end
FADC250_CRATE hps2
FADC250_SLOT 20
FADC250_CH_PED 13 118.765
FADC250_CH_PED 14 142.444
FADC250_CH_PED 15  93.138
FADC250_CRATE end


### FADC
FADC250_CRATE hps1

FADC250_SLOT all
FADC250_DAC  3300

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 12

FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.213   0.232   0.213   0.220   0.229   0.186   0.188   0.214   0.189   0.206   0.206   0.215   0.213   0.221   0.231   0.200
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.204   0.198   0.219   0.207   0.217   0.217   0.218   0.210   0.211   0.224   0.222   0.215   0.228   0.269   0.196   0.209
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.205   0.203   0.179   0.211   0.192   0.211   0.204   0.214   0.205   0.204   0.201   0.228   0.209   0.219   0.188   0.213
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.215   0.199   0.225   0.186   0.200   0.177   0.232   0.213   0.225   0.197   0.212   0.217   0.200   0.188   0.212   0.203
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.224   0.217   0.194   0.206   0.215   0.220   0.217   0.206   0.190   0.160   0.227   0.193   0.217   0.201   0.192   0.221
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.208   0.205   0.196   0.208   0.207   0.205   0.201   0.209   0.200   0.204   0.196   0.225   0.223   0.197   0.213   0.212
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.220   0.215   0.207   0.187   0.178   0.207   0.209   0.209   0.202   0.190   0.221   0.197   0.195   0.220   0.201   0.225
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.205   0.203   0.211   0.257   0.219   0.208   0.217   0.189   0.185   0.202   0.197   0.233   0.208   0.232   0.192   0.232
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.200   0.218   0.217   0.206   0.238   0.217   0.211   0.205   0.213   0.214   0.189   0.213   0.221   0.216   0.209   0.212
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.198   0.197   0.195   0.213   0.229   0.191   0.194   0.206   0.200   0.215   0.200   0.222   0.208   0.219   0.222   0.203
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.213   0.218   0.217   0.190   0.219   0.227   0.202   0.206   0.210   0.212   0.227   0.201   0.212   0.215   0.216   0.209
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.191   0.231   0.194   0.208   0.219   0.211   0.207   0.195   0.191   0.207   0.201   0.199   0.208   0.211   0.217   0.201
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.191   0.197   0.204   0.208   0.209   0.215   0.211   0.216   0.205   0.248   0.216   0.225   0.238   0.236   0.193   0.197
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.210   0.213   0.178   0.194   0.196   0.209   0.248   0.210   0.188   0.229   0.242   0.227   0.207   1.000   1.000   1.000

# Set LED system trigger threshold
FADC250_SLOT      20
FADC250_CH_TET    15   500

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_CRATE end

##########################
# HPS 2 Crate
##########################

### TI
TI_CRATE hps2
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps2

FADC250_SLOT all
FADC250_DAC  3300

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 12

FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.290   0.224   0.217   0.284   0.246   0.227   0.262   0.220   0.244   0.214   0.220   0.191   0.208   0.214   0.226   0.214
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.202   0.206   0.232   0.239   0.209   0.234   0.203   0.196   0.202   0.221   0.219   0.240   0.209   0.230   0.210   0.193
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.208   0.200   0.194   0.203   0.197   0.200   0.208   0.209   0.203   0.218   0.200   0.202   0.199   0.213   0.213   0.190
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.194   0.182   0.195   0.184   0.188   0.210   0.218   0.237   0.213   0.211   0.203   0.185   0.221   0.206   0.212   0.202
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.200   0.218   0.214   0.180   0.217   0.201   0.227   0.221   0.221   0.236   0.217   0.209   0.228   0.213   0.207   0.229
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.201   0.194   0.297   0.202   0.211   0.238   0.189   0.204   0.203   0.223   0.219   0.194   0.211   0.202   0.194   0.209
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.194   0.200   0.199   0.204   0.221   0.180   0.204   0.217   0.213   0.207   0.186   0.182   0.201   0.205   0.202   0.215
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.215   0.209   0.196   0.206   0.189   0.209   0.196   0.237   0.208   0.214   0.151   0.211   0.183   0.207   0.223   0.239
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.212   0.208   0.215   0.207   0.215   0.191   0.191   0.202   0.192   0.220   0.190   0.188   0.212   0.190   0.205   0.198
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.224   0.219   0.185   0.220   0.215   0.191   0.200   0.222   0.214   0.226   0.229   0.237   0.220   0.225   0.205   0.209
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.189   0.188   0.186   0.209   0.190   0.190   0.221   0.193   0.212   0.211   0.197   0.204   0.233   0.191   0.193   0.189
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.204   0.213   0.218   0.212   0.199   0.197   0.219   0.190   0.200   0.220   0.208   0.211   0.210   0.202   0.228   0.268
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.202   0.251   0.194   0.197   0.243   0.217   0.214   0.208   0.227   0.202   0.204   0.198   0.201   0.219   0.215   0.199
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.241   0.216   0.219   0.199   0.204   0.206   0.212   0.209   0.213   0.222   0.212   0.221   0.226   1.000   1.000   1.000

# Set cosmic system trigger threshold
# 12bit -> 1V: 40 = ~10mV threshold
# relative to pedestal
FADC250_SLOT      20
FADC250_CH_TET    13   40
FADC250_CH_TET    14   40
#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0



FADC250_CRATE end


# include trigger/HPS/small/fadc250/gains/maskLuca2.cnf


FADC250_CRATE hps1

FADC250_SLOT 9
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 14
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 15
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 16
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 17
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000


FADC250_CRATE end


FADC250_CRATE hps2

FADC250_SLOT 9
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 14
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 15
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 16
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000

FADC250_SLOT 17
FADC250_CH_GAIN 0 0.000
FADC250_CH_GAIN 1 0.000
FADC250_CH_GAIN 2 0.000
FADC250_CH_GAIN 3 0.000
FADC250_CH_GAIN 4 0.000
FADC250_CH_GAIN 5 0.000
FADC250_CH_GAIN 6 0.000
FADC250_CH_GAIN 7 0.000
FADC250_CH_GAIN 8 0.000
FADC250_CH_GAIN 9 0.000
FADC250_CH_GAIN 10 0.000
FADC250_CH_GAIN 11 0.000
FADC250_CH_GAIN 12 0.000
FADC250_CH_GAIN 13 0.000
FADC250_CH_GAIN 14 0.000
FADC250_CH_GAIN 15 0.000




FADC250_CRATE end


# include trigger/HPS/small/dsc2/hps11.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps11

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THRESHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0


# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500


# WHAT IS THIS (NOTHING IN SLOT2):
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200

#
DSC2_CRATE     end

# include trigger/HPS/small/dsc2/hps12.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps12

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THERSHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0

# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500

# WHAT IS THIS (NOTHING IN SLOT2)?
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200



DSC2_CRATE     end


# SVT stuff

# include dpm/dpm-default-Lat147.trg

DPM_CRATE all
DPM_CONFIG_FILE /usr/clas12/release/0.2/slac_svt/svtdaq/daq/config/rce_config_Lat147.xml
DPM_CRATE end

# include dpm/dpm-3sam-3rms.trg

DPM_CRATE all
DPM_THR_CONFIG_FILE /usr/clas12/release/0.2/slac_svt/svtdaq/daq/thresholds/20150505_15_thresholds_3rms.xml
DPM_CRATE end


