# ECE720T32-Using-ML-for-CTLE-Circuit-Generation
This is a group project for UWaterloo ECE720T32 (Ml for Chip Deign) where we are trying to use ML to design CTLE Circuits
