#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Dec 06 13:58:19 2016
# Process ID: 7444
# Current directory: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7404 C:\Users\Ben\Google Drive\Digipen\Junior\ECE310L\Daltonismo\Daltonismo.xpr
# Log file: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/vivado.log
# Journal file: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Ben/Google/Digipen/Junior/ECE310L/ProjectDaltonismo/Daltonismo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.ip_user_files/ipstatic', nor could it be found using path 'C:/Users/Ben/Google/Digipen/Junior/ECE310L/ProjectDaltonismo/Daltonismo/Daltonismo.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 812.879 ; gain = 134.398
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/ClockGenerators.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/ClockGenerators.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Deserializer.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Deserializer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/HdmiInOut.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/HdmiInOut.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/I2cSlave.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/I2cSlave.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Serializer.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Serializer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsDecoder.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsDecoder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsEncoder.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsEncoder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/main.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/main.sv:1]
[Tue Dec 06 14:38:00 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec 06 14:39:10 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 14:41:49 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276689856B
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 881.375 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv} w ]
add_files -fileset sim_1 {{C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv}}
update_compile_order -fileset sim_1
set_property used_in_synthesis false [get_files  {{C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv}}]
set_property used_in_implementation false [get_files  {{C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv}}]
set_property top DaltonizeTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2458] undeclared symbol correctedSat, assumed default net type wire [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 1 for port hue [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port sat [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:52:37 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.816 ; gain = 98.871
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2458] undeclared symbol correctedSat, assumed default net type wire [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 1 for port hue [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port sat [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:54:31 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 1 for port hue [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:55:46 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:58:03 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:59:53 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 15:02:23 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 15:02:23 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 15:03:13 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 15:03:13 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.816 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 15:14:21 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 172
run 10 us
run 10 us
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 173
run 10 us
run 10 us
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 174
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 175
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 176
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 178
run 10 us
run 10 us
run 10 us
step
Stopped at time : 71005 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 38
step
Stopped at time : 71005 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 38
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 38
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 38
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 43
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" Line 41
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 316
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 319
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 320
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 321
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 310
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 37
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 31
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 35
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 33
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 37
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" Line 31
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" Line 45
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" Line 45
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" Line 47
step
Stopped at time : 71010 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" Line 54
run 10 us
run 10 us
run 10 us
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 178
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 176
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 175
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 174
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 173
remove_bps -file {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} -line 172
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 173
add_bp {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv} 175
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
step
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 175
step
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 178
run 10 us
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
step
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 174
step
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 172
step
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" Line 40
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 175
run 10 us
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 175
run 10 us
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
Stopped at time : 0 fs : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 175
run 10 us
Stopped at time : 70 ns : File "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" Line 173
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:296]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:181]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 17:55:31 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DaltonizeTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
"xvlog -m64 --relax -prj DaltonizeTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelaySignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-311] analyzing module Daltonizer
INFO: [VRFC 10-311] analyzing module RGBtoHSV
INFO: [VRFC 10-311] analyzing module HSVtoRGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sim_1/new/DaltonizeTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaltonizeTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4947d468d8c84de58c06164b25145c1c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DaltonizeTest_behav xil_defaultlib.DaltonizeTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataIn [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:295]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port dividend [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=16,DIVIDE...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=8,DELAY_C...
Compiling module xil_defaultlib.RGBtoHSV
Compiling module xil_defaultlib.Divider(DIVIDEND_WIDTH=14,DIVIDE...
Compiling module xil_defaultlib.Daltonizer
Compiling module xil_defaultlib.DelaySignal(DATA_WIDTH=9,DELAY_C...
Compiling module xil_defaultlib.HSVtoRGB
Compiling module xil_defaultlib.DaltonizeTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaltonizeTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ben/Google -notrace
couldn't read file "C:/Users/Ben/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 18:00:15 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DaltonizeTest_behav -key {Behavioral:sim_1:Functional:DaltonizeTest} -tclbatch {DaltonizeTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source DaltonizeTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DaltonizeTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 18:01:55 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 18:01:55 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.816 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 18:15:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 18:15:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/ClockGenerators.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/ClockGenerators.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/DelaySignal.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Deserializer.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Deserializer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Divider.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Filter.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/HdmiInOut.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/HdmiInOut.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/I2cSlave.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/I2cSlave.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Serializer.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/Serializer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsDecoder.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsDecoder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsEncoder.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/TmdsEncoder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/main.sv" into library work [C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.srcs/sources_1/new/main.sv:1]
[Tue Dec 06 18:16:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec 06 18:17:22 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 18:20:03 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.176 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 18:25:26 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 18:25:26 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 18:33:16 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 18:33:17 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 19:15:58 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 19:15:58 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 19:28:45 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 19:28:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 19:41:58 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 19:41:58 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 19:55:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 19:55:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 20:01:47 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Tue Dec 06 20:01:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Ben/Google Drive/Digipen/Junior/ECE310L/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 20:10:05 2016...
