// Seed: 4196243412
`define pp_1 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  pmos (1, id_3, id_1, 1, 1'h0);
  type_0 id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(id_4)
  );
  always @(posedge 1) begin
    id_3 = 1;
  end
  logic id_6;
endmodule
