============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.24 - v14.20-s034_1
  Generated on:           Jul 01 2016  06:50:01 pm
  Module:                 spc2
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
   Gate     Instances    Area          Library       
-----------------------------------------------------
AO21X3_HV           1    16.934    h18_CORELIB_HV_WC 
DFCX1_HV           20  1298.304    h18_CORELIB_HV_WC 
DFCX3_HV           16  1128.960    h18_CORELIB_HV_WC 
DFPX3_HV            1    64.915    h18_CORELIB_HV_WC 
INVXL_HV            1     5.645    h18_CORELIB_HV_WC 
NAND3X1_HV          1    14.112    h18_CORELIB_HV_WC 
NOR2XL_HV           5    42.336    h18_CORELIB_HV_WC 
OR2X3_HV            1    14.112    h18_CORELIB_HV_WC 
XOR2X1_HV           3    67.738    h18_CORELIB_HV_WC 
-----------------------------------------------------
total              49  2653.056                      


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        37 2492.179   93.9 
inverter           1    5.645    0.2 
logic             11  155.232    5.9 
-------------------------------------
total             49 2653.056  100.0 

