# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:22:06 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem_in.v 
# -- Skipping module mem_in
# 
# Top level modules:
# 	mem_in
# End time: 02:22:06 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:22:06 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 02:22:06 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:22:06 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr test_mem_in.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:22:06 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 02:22:06 on Apr 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.mem_in(fast)
# Loading work.mem8(fast)
# The read data DO match with the input data :) 
# ** Note: $finish    : test_mem_in.v(94)
#    Time: 655375 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at test_mem_in.v line 94
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:24:14 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem_in.v 
# -- Compiling module mem_in
# 
# Top level modules:
# 	mem_in
# End time: 02:24:14 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:24:14 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 02:24:14 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:24:14 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr test_mem_in.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:24:14 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:24:15 on Apr 10,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 02:24:15 on Apr 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.mem_in(fast)
# Loading work.mem8(fast)
# The read data DO NOT match with the input data :( 
# ** Note: $finish    : test_mem_in.v(94)
#    Time: 655375 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at test_mem_in.v line 94
# Causality operation skipped due to absence of debug database file
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:33:47 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem_in.v 
# -- Compiling module mem_in
# 
# Top level modules:
# 	mem_in
# End time: 02:33:47 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:33:47 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr ../../rtl/mem_in/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 02:33:47 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 02:33:47 on Apr 10,2022
# vlog -reportprogress 300 "+acc" -incr test_mem_in.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:33:48 on Apr 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:33:48 on Apr 10,2022, Elapsed time: 0:09:33
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 02:33:48 on Apr 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.mem_in(fast)
# Loading work.mem8(fast)
# The read data DO match with the input data :) 
# ** Note: $finish    : test_mem_in.v(94)
#    Time: 655375 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at test_mem_in.v line 94
# End time: 02:34:07 on Apr 10,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
