`include "defines.v"

module pc_reg(

	input wire				    clk,
	input wire				    rst,
	
	input wire 					branch_flag_i,            // æ˜¯å¦è¦è·³ï¿????
	input wire[`InstAddrBus]	branch_target_address_i,  // è·³è½¬åˆ°çš„åœ°å€
	input wire					stall,

	output reg[`InstAddrBus]	pc,     // è¾“å‡ºè¦è¯»å–çš„æŒ‡ä»¤åœ°å€ 32bit
	output wire[`InstAddrBus]   pc_three, //é«˜ä¸‰ä½æŠ¹ï¿??
	output reg                  ce      // æŒ‡ä»¤å­˜å‚¨å™¨ä½¿èƒ½ä¿¡ï¿????
	
);
	
endmodule