# Cocotb Macros
SIM ?= verilator
TOPLEVEL_LANG ?= verilog
WAVES = 0 # 1 for waveform debugging

# Adding all .v and .sv files
VERILOG_SOURCES := $(shell find $(PWD)/rtl -type f \( -name "*.v" -o -name "*.sv" \))
VERILOG_INCLUDE := $(shell find $(PWD)/rtl -type d -printf '-I%p ')

# EXTRA_ARGS += --trace --trace-structs --trace-fst --timing -j 8 # Use for debugging to generate wavefile
EXTRA_ARGS += -j 8 # Use this for faster simulation

# Connects cocotb test.py -> TB in verilog
TOPLEVEL = riscv_tb
MODULE = test

all:
	@echo "Select out of following options:"
	@echo "  make custom"
	@echo "  make riscv-tests"
	@echo "  make dhrystone"
	@echo "  make coremark"

.PHONY: custom riscv-tests
custom: del
	@echo "Starting Custom C tests"
	$(MAKE) -C custom_c_test
	$(MAKE) convert_mem

riscv-tests: del
	@echo "Starting riscv-tests"
	$(MAKE) -C riscv-tests
	$(MAKE) convert_mem

# Convert .elf files to mem files
convert_mem: code.mem data.mem simulation

# Convert .bin files to .mem files in word addressable format
code.mem: code.bin core.dump
	hexdump -v -e '1/4 "%08x\n"' code.bin > code.mem

data.mem: data.bin
	hexdump -v -e '1/4 "%08x\n"' data.bin > data.mem

# Extract code and data sections
code.bin:
	riscv32-unknown-elf-objcopy -O binary --only-section=.text core.elf code.bin

data.bin: 
	riscv32-unknown-elf-objcopy -O binary -j .data -j .sdata core.elf data.bin

# Cocotb's makefile calls verilator and runs Python against the build simulation
simulation: code.mem data.mem del_extras
	$(MAKE) -f $(shell cocotb-config --makefiles)/Makefile.sim \
		SIM=$(SIM) \
		TOPLEVEL_LANG=$(TOPLEVEL_LANG) \
		TOPLEVEL=$(TOPLEVEL) \
		MODULE=$(MODULE) \
		WAVES=$(WAVES) \
		VERILOG_SOURCES="$(VERILOG_SOURCES)" \
		EXTRA_ARGS="$(EXTRA_ARGS)"
	$(MAKE) del_extras

del_extras:
	-rm -rf *.o *.bin *.elf *.xml sim_build

del:
	-rm -rf *.o *.mem *.bin *.elf *dump* *.xml sim_build

.DEFAULT_GOAL := all