Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep  5 21:41:46 2024
| Host         : DESKTOP-D2NNA1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file unsigned_pipelined_fixed_point_adder_timing_summary_routed.rpt -pb unsigned_pipelined_fixed_point_adder_timing_summary_routed.pb -rpx unsigned_pipelined_fixed_point_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : unsigned_pipelined_fixed_point_adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (17)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sum_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.331ns  (logic 2.750ns (63.498%)  route 1.581ns (36.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  Sum_reg[8]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[8]/Q
                         net (fo=1, routed)           1.581     1.850    Sum_OBUF[8]
    N22                  OBUF (Prop_obuf_I_O)         2.481     4.331 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.331    Sum[8]
    N22                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 2.727ns (66.195%)  route 1.393ns (33.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Sum_reg[7]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[7]/Q
                         net (fo=1, routed)           1.393     1.662    Sum_OBUF[7]
    R21                  OBUF (Prop_obuf_I_O)         2.458     4.119 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.119    Sum[7]
    R21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.053ns  (logic 2.738ns (67.566%)  route 1.314ns (32.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  Sum_reg[3]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[3]/Q
                         net (fo=1, routed)           1.314     1.583    Sum_OBUF[3]
    T24                  OBUF (Prop_obuf_I_O)         2.469     4.053 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.053    Sum[3]
    T24                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.030ns  (logic 2.740ns (67.988%)  route 1.290ns (32.012%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Sum_reg[5]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[5]/Q
                         net (fo=1, routed)           1.290     1.559    Sum_OBUF[5]
    R22                  OBUF (Prop_obuf_I_O)         2.471     4.030 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.030    Sum[5]
    R22                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 2.738ns (68.017%)  route 1.288ns (31.983%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  Sum_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[4]/Q
                         net (fo=1, routed)           1.288     1.557    Sum_OBUF[4]
    R23                  OBUF (Prop_obuf_I_O)         2.469     4.026 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.026    Sum[4]
    R23                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.022ns  (logic 2.726ns (67.790%)  route 1.295ns (32.210%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Sum_reg[6]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[6]/Q
                         net (fo=1, routed)           1.295     1.564    Sum_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         2.457     4.022 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.022    Sum[6]
    P21                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 2.723ns (67.895%)  route 1.288ns (32.105%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  Sum_reg[1]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[1]/Q
                         net (fo=1, routed)           1.288     1.557    Sum_OBUF[1]
    T20                  OBUF (Prop_obuf_I_O)         2.454     4.011 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.011    Sum[1]
    T20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.995ns  (logic 2.741ns (68.611%)  route 1.254ns (31.389%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  Sum_reg[2]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[2]/Q
                         net (fo=1, routed)           1.254     1.523    Sum_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         2.472     3.995 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.995    Sum[2]
    T25                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 2.727ns (70.532%)  route 1.139ns (29.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  Sum_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  Sum_reg[0]/Q
                         net (fo=1, routed)           1.139     1.408    Sum_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.458     3.867 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.867    Sum[0]
    R20                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum_lower_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.946ns  (logic 0.919ns (31.178%)  route 2.028ns (68.822%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.379     2.180    A_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.053     2.233 r  sum_lower[4]_i_2/O
                         net (fo=2, routed)           0.649     2.882    sum_lower[4]_i_2_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.064     2.946 r  sum_lower[4]_i_1/O
                         net (fo=1, routed)           0.000     2.946    sum_lower[4]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  sum_lower_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sum_latch_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.091ns (47.784%)  route 0.099ns (52.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  Sum_latch_reg[8]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  Sum_latch_reg[8]/Q
                         net (fo=1, routed)           0.099     0.190    Sum_latch[8]
    SLICE_X0Y15          FDRE                                         r  Sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_upper_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_upper_with_carry_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.369%)  route 0.077ns (37.631%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  B_upper_reg[2]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  B_upper_reg[2]/Q
                         net (fo=4, routed)           0.077     0.177    B_upper[2]
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.028     0.205 r  sum_upper_with_carry[2]_i_1/O
                         net (fo=1, routed)           0.000     0.205    sum_upper_with_carry[2]_i_1_n_0
    SLICE_X1Y12          FDCE                                         r  sum_upper_with_carry_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_latch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.448%)  route 0.106ns (51.552%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  Sum_latch_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Sum_latch_reg[0]/Q
                         net (fo=1, routed)           0.106     0.206    Sum_latch[0]
    SLICE_X0Y17          FDRE                                         r  Sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.448%)  route 0.106ns (51.552%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  Sum_latch_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Sum_latch_reg[1]/Q
                         net (fo=1, routed)           0.106     0.206    Sum_latch[1]
    SLICE_X0Y15          FDRE                                         r  Sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_latch_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (48.132%)  route 0.108ns (51.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  Sum_latch_reg[7]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Sum_latch_reg[7]/Q
                         net (fo=1, routed)           0.108     0.208    Sum_latch[7]
    SLICE_X0Y18          FDRE                                         r  Sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_upper_with_carry_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sum_latch_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.091ns (38.101%)  route 0.148ns (61.899%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  sum_upper_with_carry_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  sum_upper_with_carry_reg[4]/Q
                         net (fo=1, routed)           0.148     0.239    p_1_in[8]
    SLICE_X0Y14          FDRE                                         r  Sum_latch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_upper_with_carry_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sum_latch_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.091ns (37.481%)  route 0.152ns (62.519%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  sum_upper_with_carry_reg[1]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  sum_upper_with_carry_reg[1]/Q
                         net (fo=1, routed)           0.152     0.243    p_1_in[5]
    SLICE_X0Y16          FDRE                                         r  Sum_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_latch_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.632%)  route 0.146ns (59.368%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  Sum_latch_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Sum_latch_reg[3]/Q
                         net (fo=1, routed)           0.146     0.246    Sum_latch[3]
    SLICE_X0Y17          FDRE                                         r  Sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_upper_with_carry_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sum_latch_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.100ns (40.310%)  route 0.148ns (59.690%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  sum_upper_with_carry_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  sum_upper_with_carry_reg[0]/Q
                         net (fo=1, routed)           0.148     0.248    p_1_in[4]
    SLICE_X0Y14          FDRE                                         r  Sum_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_upper_with_carry_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sum_latch_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.538%)  route 0.153ns (60.462%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  sum_upper_with_carry_reg[2]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  sum_upper_with_carry_reg[2]/Q
                         net (fo=1, routed)           0.153     0.253    p_1_in[6]
    SLICE_X0Y14          FDRE                                         r  Sum_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------





