module wideexpr_00694(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?((ctrl[0]?-(s3):-(((($signed((3'sb100)<<(2'b01)))^(s1))>>>(|(((ctrl[0]?1'sb0:s6))<(s6))))^((ctrl[5]?($signed(3'sb110))^((s7)-(-(u7))):(ctrl[7]?s6:+((6'b101001)^~(u1))))))))>>($signed(s4)):($signed((u3)^((~|(5'sb00101))+((6'b110111)>({4{s3}})))))^($signed($signed((!((ctrl[3]?+($signed(s3)):((1'sb0)>>>(2'sb01))<<((3'b101)>>>(5'b00100)))))<<($signed(u2))))));
  assign y1 = (&({(ctrl[1]?s2:s7)}))<<($signed((s6)<<({3{(+((2'sb00)+(s4)))+(6'sb000010)}})));
  assign y2 = $signed((s3)!=(s0));
  assign y3 = s5;
  assign y4 = (2'sb10)^(+(($signed(+(u5)))<<((s1)>=(2'sb11))));
  assign y5 = s3;
  assign y6 = 2'sb10;
  assign y7 = 4'sb1010;
endmodule
