==39206== Cachegrind, a cache and branch-prediction profiler
==39206== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39206== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39206== Command: ./sift .
==39206== 
--39206-- warning: L3 cache found, using its data for the LL simulation.
--39206-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39206-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39206== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39206== (see section Limitations in user manual)
==39206== NOTE: further instances of this message will not be shown
==39206== 
==39206== I   refs:      3,167,698,658
==39206== I1  misses:            1,831
==39206== LLi misses:            1,820
==39206== I1  miss rate:          0.00%
==39206== LLi miss rate:          0.00%
==39206== 
==39206== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39206== D1  misses:        5,847,634  (  3,581,985 rd   +   2,265,649 wr)
==39206== LLd misses:        4,165,612  (  2,191,422 rd   +   1,974,190 wr)
==39206== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39206== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39206== 
==39206== LL refs:           5,849,465  (  3,583,816 rd   +   2,265,649 wr)
==39206== LL misses:         4,167,432  (  2,193,242 rd   +   1,974,190 wr)
==39206== LL miss rate:            0.1% (        0.1%     +         0.7%  )
