{"top":"global.cascade",
"namespaces":{
  "global":{
    "modules":{
      "aff__U123":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0108"]}
          },
          "mul_d0__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U125.out","add_all__U131.in0"],
          ["mul_d1__U127.out","add_all__U131.in1"],
          ["add_all__U132.in0","add_all__U131.out"],
          ["mul_d2__U129.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["const_term_U130.out","add_all__U133.in1"],
          ["self.out","add_all__U133.out"],
          ["mul_d0__U125.in0","coeff_0_U124.out"],
          ["mul_d1__U127.in0","coeff_1_U126.out"],
          ["mul_d2__U129.in0","coeff_2_U128.out"],
          ["self.d.0","mul_d0__U125.in1"],
          ["self.d.1","mul_d1__U127.in1"],
          ["self.d.2","mul_d2__U129.in1"]
        ]
      },
      "aff__U149":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U151.out","add_all__U157.in0"],
          ["mul_d1__U153.out","add_all__U157.in1"],
          ["add_all__U158.in0","add_all__U157.out"],
          ["mul_d2__U155.out","add_all__U158.in1"],
          ["add_all__U159.in0","add_all__U158.out"],
          ["const_term_U156.out","add_all__U159.in1"],
          ["self.out","add_all__U159.out"],
          ["mul_d0__U151.in0","coeff_0_U150.out"],
          ["mul_d1__U153.in0","coeff_1_U152.out"],
          ["mul_d2__U155.in0","coeff_2_U154.out"],
          ["self.d.0","mul_d0__U151.in1"],
          ["self.d.1","mul_d1__U153.in1"],
          ["self.d.2","mul_d2__U155.in1"]
        ]
      },
      "aff__U19":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U23":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U21.out","add_all__U27.in0"],
          ["mul_d1__U23.out","add_all__U27.in1"],
          ["add_all__U28.in0","add_all__U27.out"],
          ["mul_d2__U25.out","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["const_term_U26.out","add_all__U29.in1"],
          ["self.out","add_all__U29.out"],
          ["mul_d0__U21.in0","coeff_0_U20.out"],
          ["mul_d1__U23.in0","coeff_1_U22.out"],
          ["mul_d2__U25.in0","coeff_2_U24.out"],
          ["self.d.0","mul_d0__U21.in1"],
          ["self.d.1","mul_d1__U23.in1"],
          ["self.d.2","mul_d2__U25.in1"]
        ]
      },
      "aff__U257":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U259.out","add_all__U265.in0"],
          ["mul_d1__U261.out","add_all__U265.in1"],
          ["add_all__U266.in0","add_all__U265.out"],
          ["mul_d2__U263.out","add_all__U266.in1"],
          ["add_all__U267.in0","add_all__U266.out"],
          ["const_term_U264.out","add_all__U267.in1"],
          ["self.out","add_all__U267.out"],
          ["mul_d0__U259.in0","coeff_0_U258.out"],
          ["mul_d1__U261.in0","coeff_1_U260.out"],
          ["mul_d2__U263.in0","coeff_2_U262.out"],
          ["self.d.0","mul_d0__U259.in1"],
          ["self.d.1","mul_d1__U261.in1"],
          ["self.d.2","mul_d2__U263.in1"]
        ]
      },
      "aff__U276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U278.out","add_all__U284.in0"],
          ["mul_d1__U280.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U282.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["const_term_U283.out","add_all__U286.in1"],
          ["self.out","add_all__U286.out"],
          ["mul_d0__U278.in0","coeff_0_U277.out"],
          ["mul_d1__U280.in0","coeff_1_U279.out"],
          ["mul_d2__U282.in0","coeff_2_U281.out"],
          ["self.d.0","mul_d0__U278.in1"],
          ["self.d.1","mul_d1__U280.in1"],
          ["self.d.2","mul_d2__U282.in1"]
        ]
      },
      "aff__U294":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U296.out","add_all__U302.in0"],
          ["mul_d1__U298.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d2__U300.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["const_term_U301.out","add_all__U304.in1"],
          ["self.out","add_all__U304.out"],
          ["mul_d0__U296.in0","coeff_0_U295.out"],
          ["mul_d1__U298.in0","coeff_1_U297.out"],
          ["mul_d2__U300.in0","coeff_2_U299.out"],
          ["self.d.0","mul_d0__U296.in1"],
          ["self.d.1","mul_d1__U298.in1"],
          ["self.d.2","mul_d2__U300.in1"]
        ]
      },
      "aff__U313":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U315.out","add_all__U321.in0"],
          ["mul_d1__U317.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["mul_d2__U319.out","add_all__U322.in1"],
          ["add_all__U323.in0","add_all__U322.out"],
          ["const_term_U320.out","add_all__U323.in1"],
          ["self.out","add_all__U323.out"],
          ["mul_d0__U315.in0","coeff_0_U314.out"],
          ["mul_d1__U317.in0","coeff_1_U316.out"],
          ["mul_d2__U319.in0","coeff_2_U318.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U317.in1"],
          ["self.d.2","mul_d2__U319.in1"]
        ]
      },
      "aff__U331":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U333.out","add_all__U339.in0"],
          ["mul_d1__U335.out","add_all__U339.in1"],
          ["add_all__U340.in0","add_all__U339.out"],
          ["mul_d2__U337.out","add_all__U340.in1"],
          ["add_all__U341.in0","add_all__U340.out"],
          ["const_term_U338.out","add_all__U341.in1"],
          ["self.out","add_all__U341.out"],
          ["mul_d0__U333.in0","coeff_0_U332.out"],
          ["mul_d1__U335.in0","coeff_1_U334.out"],
          ["mul_d2__U337.in0","coeff_2_U336.out"],
          ["self.d.0","mul_d0__U333.in1"],
          ["self.d.1","mul_d1__U335.in1"],
          ["self.d.2","mul_d2__U337.in1"]
        ]
      },
      "aff__U350":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U352.out","add_all__U358.in0"],
          ["mul_d1__U354.out","add_all__U358.in1"],
          ["add_all__U359.in0","add_all__U358.out"],
          ["mul_d2__U356.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["const_term_U357.out","add_all__U360.in1"],
          ["self.out","add_all__U360.out"],
          ["mul_d0__U352.in0","coeff_0_U351.out"],
          ["mul_d1__U354.in0","coeff_1_U353.out"],
          ["mul_d2__U356.in0","coeff_2_U355.out"],
          ["self.d.0","mul_d0__U352.in1"],
          ["self.d.1","mul_d1__U354.in1"],
          ["self.d.2","mul_d2__U356.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U373.out","add_all__U379.in0"],
          ["mul_d1__U375.out","add_all__U379.in1"],
          ["add_all__U380.in0","add_all__U379.out"],
          ["mul_d2__U377.out","add_all__U380.in1"],
          ["add_all__U381.in0","add_all__U380.out"],
          ["const_term_U378.out","add_all__U381.in1"],
          ["self.out","add_all__U381.out"],
          ["mul_d0__U373.in0","coeff_0_U372.out"],
          ["mul_d1__U375.in0","coeff_1_U374.out"],
          ["mul_d2__U377.in0","coeff_2_U376.out"],
          ["self.d.0","mul_d0__U373.in1"],
          ["self.d.1","mul_d1__U375.in1"],
          ["self.d.2","mul_d2__U377.in1"]
        ]
      },
      "aff__U386":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U388.out","add_all__U394.in0"],
          ["mul_d1__U390.out","add_all__U394.in1"],
          ["add_all__U395.in0","add_all__U394.out"],
          ["mul_d2__U392.out","add_all__U395.in1"],
          ["add_all__U396.in0","add_all__U395.out"],
          ["const_term_U393.out","add_all__U396.in1"],
          ["self.out","add_all__U396.out"],
          ["mul_d0__U388.in0","coeff_0_U387.out"],
          ["mul_d1__U390.in0","coeff_1_U389.out"],
          ["mul_d2__U392.in0","coeff_2_U391.out"],
          ["self.d.0","mul_d0__U388.in1"],
          ["self.d.1","mul_d1__U390.in1"],
          ["self.d.2","mul_d2__U392.in1"]
        ]
      },
      "aff__U401":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U403.out","add_all__U409.in0"],
          ["mul_d1__U405.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d2__U407.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["const_term_U408.out","add_all__U411.in1"],
          ["self.out","add_all__U411.out"],
          ["mul_d0__U403.in0","coeff_0_U402.out"],
          ["mul_d1__U405.in0","coeff_1_U404.out"],
          ["mul_d2__U407.in0","coeff_2_U406.out"],
          ["self.d.0","mul_d0__U403.in1"],
          ["self.d.1","mul_d1__U405.in1"],
          ["self.d.2","mul_d2__U407.in1"]
        ]
      },
      "aff__U45":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U47":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U47.out","add_all__U53.in0"],
          ["mul_d1__U49.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["mul_d2__U51.out","add_all__U54.in1"],
          ["add_all__U55.in0","add_all__U54.out"],
          ["const_term_U52.out","add_all__U55.in1"],
          ["self.out","add_all__U55.out"],
          ["mul_d0__U47.in0","coeff_0_U46.out"],
          ["mul_d1__U49.in0","coeff_1_U48.out"],
          ["mul_d2__U51.in0","coeff_2_U50.out"],
          ["self.d.0","mul_d0__U47.in1"],
          ["self.d.1","mul_d1__U49.in1"],
          ["self.d.2","mul_d2__U51.in1"]
        ]
      },
      "aff__U496":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U498.out","add_all__U504.in0"],
          ["mul_d1__U500.out","add_all__U504.in1"],
          ["add_all__U505.in0","add_all__U504.out"],
          ["mul_d2__U502.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["const_term_U503.out","add_all__U506.in1"],
          ["self.out","add_all__U506.out"],
          ["mul_d0__U498.in0","coeff_0_U497.out"],
          ["mul_d1__U500.in0","coeff_1_U499.out"],
          ["mul_d2__U502.in0","coeff_2_U501.out"],
          ["self.d.0","mul_d0__U498.in1"],
          ["self.d.1","mul_d1__U500.in1"],
          ["self.d.2","mul_d2__U502.in1"]
        ]
      },
      "aff__U515":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U517.out","add_all__U523.in0"],
          ["mul_d1__U519.out","add_all__U523.in1"],
          ["add_all__U524.in0","add_all__U523.out"],
          ["mul_d2__U521.out","add_all__U524.in1"],
          ["add_all__U525.in0","add_all__U524.out"],
          ["const_term_U522.out","add_all__U525.in1"],
          ["self.out","add_all__U525.out"],
          ["mul_d0__U517.in0","coeff_0_U516.out"],
          ["mul_d1__U519.in0","coeff_1_U518.out"],
          ["mul_d2__U521.in0","coeff_2_U520.out"],
          ["self.d.0","mul_d0__U517.in1"],
          ["self.d.1","mul_d1__U519.in1"],
          ["self.d.2","mul_d2__U521.in1"]
        ]
      },
      "aff__U533":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U535.out","add_all__U541.in0"],
          ["mul_d1__U537.out","add_all__U541.in1"],
          ["add_all__U542.in0","add_all__U541.out"],
          ["mul_d2__U539.out","add_all__U542.in1"],
          ["add_all__U543.in0","add_all__U542.out"],
          ["const_term_U540.out","add_all__U543.in1"],
          ["self.out","add_all__U543.out"],
          ["mul_d0__U535.in0","coeff_0_U534.out"],
          ["mul_d1__U537.in0","coeff_1_U536.out"],
          ["mul_d2__U539.in0","coeff_2_U538.out"],
          ["self.d.0","mul_d0__U535.in1"],
          ["self.d.1","mul_d1__U537.in1"],
          ["self.d.2","mul_d2__U539.in1"]
        ]
      },
      "aff__U552":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U554.out","add_all__U560.in0"],
          ["mul_d1__U556.out","add_all__U560.in1"],
          ["add_all__U561.in0","add_all__U560.out"],
          ["mul_d2__U558.out","add_all__U561.in1"],
          ["add_all__U562.in0","add_all__U561.out"],
          ["const_term_U559.out","add_all__U562.in1"],
          ["self.out","add_all__U562.out"],
          ["mul_d0__U554.in0","coeff_0_U553.out"],
          ["mul_d1__U556.in0","coeff_1_U555.out"],
          ["mul_d2__U558.in0","coeff_2_U557.out"],
          ["self.d.0","mul_d0__U554.in1"],
          ["self.d.1","mul_d1__U556.in1"],
          ["self.d.2","mul_d2__U558.in1"]
        ]
      },
      "aff__U570":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U572.out","add_all__U578.in0"],
          ["mul_d1__U574.out","add_all__U578.in1"],
          ["add_all__U579.in0","add_all__U578.out"],
          ["mul_d2__U576.out","add_all__U579.in1"],
          ["add_all__U580.in0","add_all__U579.out"],
          ["const_term_U577.out","add_all__U580.in1"],
          ["self.out","add_all__U580.out"],
          ["mul_d0__U572.in0","coeff_0_U571.out"],
          ["mul_d1__U574.in0","coeff_1_U573.out"],
          ["mul_d2__U576.in0","coeff_2_U575.out"],
          ["self.d.0","mul_d0__U572.in1"],
          ["self.d.1","mul_d1__U574.in1"],
          ["self.d.2","mul_d2__U576.in1"]
        ]
      },
      "aff__U589":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U591.out","add_all__U597.in0"],
          ["mul_d1__U593.out","add_all__U597.in1"],
          ["add_all__U598.in0","add_all__U597.out"],
          ["mul_d2__U595.out","add_all__U598.in1"],
          ["add_all__U599.in0","add_all__U598.out"],
          ["const_term_U596.out","add_all__U599.in1"],
          ["self.out","add_all__U599.out"],
          ["mul_d0__U591.in0","coeff_0_U590.out"],
          ["mul_d1__U593.in0","coeff_1_U592.out"],
          ["mul_d2__U595.in0","coeff_2_U594.out"],
          ["self.d.0","mul_d0__U591.in1"],
          ["self.d.1","mul_d1__U593.in1"],
          ["self.d.2","mul_d2__U595.in1"]
        ]
      },
      "aff__U71":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U77":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U73.out","add_all__U79.in0"],
          ["mul_d1__U75.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["mul_d2__U77.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["const_term_U78.out","add_all__U81.in1"],
          ["self.out","add_all__U81.out"],
          ["mul_d0__U73.in0","coeff_0_U72.out"],
          ["mul_d1__U75.in0","coeff_1_U74.out"],
          ["mul_d2__U77.in0","coeff_2_U76.out"],
          ["self.d.0","mul_d0__U73.in1"],
          ["self.d.1","mul_d1__U75.in1"],
          ["self.d.2","mul_d2__U77.in1"]
        ]
      },
      "aff__U97":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U99.out","add_all__U105.in0"],
          ["mul_d1__U101.out","add_all__U105.in1"],
          ["add_all__U106.in0","add_all__U105.out"],
          ["mul_d2__U103.out","add_all__U106.in1"],
          ["add_all__U107.in0","add_all__U106.out"],
          ["const_term_U104.out","add_all__U107.in1"],
          ["self.out","add_all__U107.out"],
          ["mul_d0__U99.in0","coeff_0_U98.out"],
          ["mul_d1__U101.in0","coeff_1_U100.out"],
          ["mul_d2__U103.in0","coeff_2_U102.out"],
          ["self.d.0","mul_d0__U99.in1"],
          ["self.d.1","mul_d1__U101.in1"],
          ["self.d.2","mul_d2__U103.in1"]
        ]
      },
      "affine_controller__U122":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U123"
          },
          "and_all__U136":{
            "modref":"corebit.and"
          },
          "and_all__U137":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U138":{
            "modref":"corebit.and"
          },
          "d_0_am__U139":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U140":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U134.out"],
          ["d_1_inc.in1","_U134.out"],
          ["d_2_inc.in1","_U134.out"],
          ["inc_time_value.in0","_U134.out"],
          ["cmp_time.in1","_U135.out"],
          ["inc_time_value.in1","_U135.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U136.in0"],
          ["readyInvert.out","and_all__U136.in1"],
          ["inc_time_value.sel","and_all__U136.out"],
          ["cmp_time.out","and_all__U137.in0"],
          ["self.ready","and_all__U137.in1"],
          ["d_0_reg.en","and_all__U137.out"],
          ["d_1_reg.en","and_all__U137.out"],
          ["d_2_reg.en","and_all__U137.out"],
          ["self.valid","and_all__U137.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U138.in0"],
          ["d_1_at_max.out","d_0_am__U138.in1"],
          ["d_0_am__U139.in0","d_0_am__U138.out"],
          ["d_2_at_max.out","d_0_am__U139.in1"],
          ["d_0_next_value.sel","d_0_am__U139.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U140.in0"],
          ["d_2_at_max.out","d_1_am__U140.in1"],
          ["d_1_next_value.sel","d_1_am__U140.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U148":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U149"
          },
          "and_all__U162":{
            "modref":"corebit.and"
          },
          "and_all__U163":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U164":{
            "modref":"corebit.and"
          },
          "d_0_am__U165":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U166":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U160.out"],
          ["d_1_inc.in1","_U160.out"],
          ["d_2_inc.in1","_U160.out"],
          ["inc_time_value.in0","_U160.out"],
          ["cmp_time.in1","_U161.out"],
          ["inc_time_value.in1","_U161.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U162.in0"],
          ["readyInvert.out","and_all__U162.in1"],
          ["inc_time_value.sel","and_all__U162.out"],
          ["cmp_time.out","and_all__U163.in0"],
          ["self.ready","and_all__U163.in1"],
          ["d_0_reg.en","and_all__U163.out"],
          ["d_1_reg.en","and_all__U163.out"],
          ["d_2_reg.en","and_all__U163.out"],
          ["self.valid","and_all__U163.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U164.in0"],
          ["d_1_at_max.out","d_0_am__U164.in1"],
          ["d_0_am__U165.in0","d_0_am__U164.out"],
          ["d_2_at_max.out","d_0_am__U165.in1"],
          ["d_0_next_value.sel","d_0_am__U165.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U166.in0"],
          ["d_2_at_max.out","d_1_am__U166.in1"],
          ["d_1_next_value.sel","d_1_am__U166.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U19"
          },
          "and_all__U32":{
            "modref":"corebit.and"
          },
          "and_all__U33":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U34":{
            "modref":"corebit.and"
          },
          "d_0_am__U35":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U36":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U30.out"],
          ["d_1_inc.in1","_U30.out"],
          ["d_2_inc.in1","_U30.out"],
          ["inc_time_value.in0","_U30.out"],
          ["cmp_time.in1","_U31.out"],
          ["inc_time_value.in1","_U31.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U32.in0"],
          ["readyInvert.out","and_all__U32.in1"],
          ["inc_time_value.sel","and_all__U32.out"],
          ["cmp_time.out","and_all__U33.in0"],
          ["self.ready","and_all__U33.in1"],
          ["d_0_reg.en","and_all__U33.out"],
          ["d_1_reg.en","and_all__U33.out"],
          ["d_2_reg.en","and_all__U33.out"],
          ["self.valid","and_all__U33.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U34.in0"],
          ["d_1_at_max.out","d_0_am__U34.in1"],
          ["d_0_am__U35.in0","d_0_am__U34.out"],
          ["d_2_at_max.out","d_0_am__U35.in1"],
          ["d_0_next_value.sel","d_0_am__U35.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U36.in0"],
          ["d_2_at_max.out","d_1_am__U36.in1"],
          ["d_1_next_value.sel","d_1_am__U36.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U256":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U257"
          },
          "and_all__U270":{
            "modref":"corebit.and"
          },
          "and_all__U271":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U272":{
            "modref":"corebit.and"
          },
          "d_0_am__U273":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U274":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U268.out"],
          ["d_1_inc.in1","_U268.out"],
          ["d_2_inc.in1","_U268.out"],
          ["inc_time_value.in0","_U268.out"],
          ["cmp_time.in1","_U269.out"],
          ["inc_time_value.in1","_U269.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U270.in0"],
          ["readyInvert.out","and_all__U270.in1"],
          ["inc_time_value.sel","and_all__U270.out"],
          ["cmp_time.out","and_all__U271.in0"],
          ["self.ready","and_all__U271.in1"],
          ["d_0_reg.en","and_all__U271.out"],
          ["d_1_reg.en","and_all__U271.out"],
          ["d_2_reg.en","and_all__U271.out"],
          ["self.valid","and_all__U271.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U272.in0"],
          ["d_1_at_max.out","d_0_am__U272.in1"],
          ["d_0_am__U273.in0","d_0_am__U272.out"],
          ["d_2_at_max.out","d_0_am__U273.in1"],
          ["d_0_next_value.sel","d_0_am__U273.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U274.in0"],
          ["d_2_at_max.out","d_1_am__U274.in1"],
          ["d_1_next_value.sel","d_1_am__U274.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U293":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U294"
          },
          "and_all__U307":{
            "modref":"corebit.and"
          },
          "and_all__U308":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U309":{
            "modref":"corebit.and"
          },
          "d_0_am__U310":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U311":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U305.out"],
          ["d_1_inc.in1","_U305.out"],
          ["d_2_inc.in1","_U305.out"],
          ["inc_time_value.in0","_U305.out"],
          ["cmp_time.in1","_U306.out"],
          ["inc_time_value.in1","_U306.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U307.in0"],
          ["readyInvert.out","and_all__U307.in1"],
          ["inc_time_value.sel","and_all__U307.out"],
          ["cmp_time.out","and_all__U308.in0"],
          ["self.ready","and_all__U308.in1"],
          ["d_0_reg.en","and_all__U308.out"],
          ["d_1_reg.en","and_all__U308.out"],
          ["d_2_reg.en","and_all__U308.out"],
          ["self.valid","and_all__U308.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U309.in0"],
          ["d_1_at_max.out","d_0_am__U309.in1"],
          ["d_0_am__U310.in0","d_0_am__U309.out"],
          ["d_2_at_max.out","d_0_am__U310.in1"],
          ["d_0_next_value.sel","d_0_am__U310.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U311.in0"],
          ["d_2_at_max.out","d_1_am__U311.in1"],
          ["d_1_next_value.sel","d_1_am__U311.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U330":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U331"
          },
          "and_all__U344":{
            "modref":"corebit.and"
          },
          "and_all__U345":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U346":{
            "modref":"corebit.and"
          },
          "d_0_am__U347":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U348":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U342.out"],
          ["d_1_inc.in1","_U342.out"],
          ["d_2_inc.in1","_U342.out"],
          ["inc_time_value.in0","_U342.out"],
          ["cmp_time.in1","_U343.out"],
          ["inc_time_value.in1","_U343.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U344.in0"],
          ["readyInvert.out","and_all__U344.in1"],
          ["inc_time_value.sel","and_all__U344.out"],
          ["cmp_time.out","and_all__U345.in0"],
          ["self.ready","and_all__U345.in1"],
          ["d_0_reg.en","and_all__U345.out"],
          ["d_1_reg.en","and_all__U345.out"],
          ["d_2_reg.en","and_all__U345.out"],
          ["self.valid","and_all__U345.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U346.in0"],
          ["d_1_at_max.out","d_0_am__U346.in1"],
          ["d_0_am__U347.in0","d_0_am__U346.out"],
          ["d_2_at_max.out","d_0_am__U347.in1"],
          ["d_0_next_value.sel","d_0_am__U347.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U348.in0"],
          ["d_2_at_max.out","d_1_am__U348.in1"],
          ["d_1_next_value.sel","d_1_am__U348.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U44":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U45"
          },
          "and_all__U58":{
            "modref":"corebit.and"
          },
          "and_all__U59":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U60":{
            "modref":"corebit.and"
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U62":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U56.out"],
          ["d_1_inc.in1","_U56.out"],
          ["d_2_inc.in1","_U56.out"],
          ["inc_time_value.in0","_U56.out"],
          ["cmp_time.in1","_U57.out"],
          ["inc_time_value.in1","_U57.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U58.in0"],
          ["readyInvert.out","and_all__U58.in1"],
          ["inc_time_value.sel","and_all__U58.out"],
          ["cmp_time.out","and_all__U59.in0"],
          ["self.ready","and_all__U59.in1"],
          ["d_0_reg.en","and_all__U59.out"],
          ["d_1_reg.en","and_all__U59.out"],
          ["d_2_reg.en","and_all__U59.out"],
          ["self.valid","and_all__U59.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U60.in0"],
          ["d_1_at_max.out","d_0_am__U60.in1"],
          ["d_0_am__U61.in0","d_0_am__U60.out"],
          ["d_2_at_max.out","d_0_am__U61.in1"],
          ["d_0_next_value.sel","d_0_am__U61.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U62.in0"],
          ["d_2_at_max.out","d_1_am__U62.in1"],
          ["d_1_next_value.sel","d_1_am__U62.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U495":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U496"
          },
          "and_all__U509":{
            "modref":"corebit.and"
          },
          "and_all__U510":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U511":{
            "modref":"corebit.and"
          },
          "d_0_am__U512":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U513":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U507.out"],
          ["d_1_inc.in1","_U507.out"],
          ["d_2_inc.in1","_U507.out"],
          ["inc_time_value.in0","_U507.out"],
          ["cmp_time.in1","_U508.out"],
          ["inc_time_value.in1","_U508.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U509.in0"],
          ["readyInvert.out","and_all__U509.in1"],
          ["inc_time_value.sel","and_all__U509.out"],
          ["cmp_time.out","and_all__U510.in0"],
          ["self.ready","and_all__U510.in1"],
          ["d_0_reg.en","and_all__U510.out"],
          ["d_1_reg.en","and_all__U510.out"],
          ["d_2_reg.en","and_all__U510.out"],
          ["self.valid","and_all__U510.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U511.in0"],
          ["d_1_at_max.out","d_0_am__U511.in1"],
          ["d_0_am__U512.in0","d_0_am__U511.out"],
          ["d_2_at_max.out","d_0_am__U512.in1"],
          ["d_0_next_value.sel","d_0_am__U512.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U513.in0"],
          ["d_2_at_max.out","d_1_am__U513.in1"],
          ["d_1_next_value.sel","d_1_am__U513.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U532":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U533"
          },
          "and_all__U546":{
            "modref":"corebit.and"
          },
          "and_all__U547":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U548":{
            "modref":"corebit.and"
          },
          "d_0_am__U549":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U550":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U544.out"],
          ["d_1_inc.in1","_U544.out"],
          ["d_2_inc.in1","_U544.out"],
          ["inc_time_value.in0","_U544.out"],
          ["cmp_time.in1","_U545.out"],
          ["inc_time_value.in1","_U545.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U546.in0"],
          ["readyInvert.out","and_all__U546.in1"],
          ["inc_time_value.sel","and_all__U546.out"],
          ["cmp_time.out","and_all__U547.in0"],
          ["self.ready","and_all__U547.in1"],
          ["d_0_reg.en","and_all__U547.out"],
          ["d_1_reg.en","and_all__U547.out"],
          ["d_2_reg.en","and_all__U547.out"],
          ["self.valid","and_all__U547.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U548.in0"],
          ["d_1_at_max.out","d_0_am__U548.in1"],
          ["d_0_am__U549.in0","d_0_am__U548.out"],
          ["d_2_at_max.out","d_0_am__U549.in1"],
          ["d_0_next_value.sel","d_0_am__U549.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U550.in0"],
          ["d_2_at_max.out","d_1_am__U550.in1"],
          ["d_1_next_value.sel","d_1_am__U550.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U569":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U570"
          },
          "and_all__U583":{
            "modref":"corebit.and"
          },
          "and_all__U584":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U585":{
            "modref":"corebit.and"
          },
          "d_0_am__U586":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U587":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U581.out"],
          ["d_1_inc.in1","_U581.out"],
          ["d_2_inc.in1","_U581.out"],
          ["inc_time_value.in0","_U581.out"],
          ["cmp_time.in1","_U582.out"],
          ["inc_time_value.in1","_U582.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U583.in0"],
          ["readyInvert.out","and_all__U583.in1"],
          ["inc_time_value.sel","and_all__U583.out"],
          ["cmp_time.out","and_all__U584.in0"],
          ["self.ready","and_all__U584.in1"],
          ["d_0_reg.en","and_all__U584.out"],
          ["d_1_reg.en","and_all__U584.out"],
          ["d_2_reg.en","and_all__U584.out"],
          ["self.valid","and_all__U584.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U585.in0"],
          ["d_1_at_max.out","d_0_am__U585.in1"],
          ["d_0_am__U586.in0","d_0_am__U585.out"],
          ["d_2_at_max.out","d_0_am__U586.in1"],
          ["d_0_next_value.sel","d_0_am__U586.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U587.in0"],
          ["d_2_at_max.out","d_1_am__U587.in1"],
          ["d_1_next_value.sel","d_1_am__U587.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U70":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U71"
          },
          "and_all__U84":{
            "modref":"corebit.and"
          },
          "and_all__U85":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U86":{
            "modref":"corebit.and"
          },
          "d_0_am__U87":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U88":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U82.out"],
          ["d_1_inc.in1","_U82.out"],
          ["d_2_inc.in1","_U82.out"],
          ["inc_time_value.in0","_U82.out"],
          ["cmp_time.in1","_U83.out"],
          ["inc_time_value.in1","_U83.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U84.in0"],
          ["readyInvert.out","and_all__U84.in1"],
          ["inc_time_value.sel","and_all__U84.out"],
          ["cmp_time.out","and_all__U85.in0"],
          ["self.ready","and_all__U85.in1"],
          ["d_0_reg.en","and_all__U85.out"],
          ["d_1_reg.en","and_all__U85.out"],
          ["d_2_reg.en","and_all__U85.out"],
          ["self.valid","and_all__U85.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U86.in0"],
          ["d_1_at_max.out","d_0_am__U86.in1"],
          ["d_0_am__U87.in0","d_0_am__U86.out"],
          ["d_2_at_max.out","d_0_am__U87.in1"],
          ["d_0_next_value.sel","d_0_am__U87.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U88.in0"],
          ["d_2_at_max.out","d_1_am__U88.in1"],
          ["d_1_next_value.sel","d_1_am__U88.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U97"
          },
          "and_all__U110":{
            "modref":"corebit.and"
          },
          "and_all__U111":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U112":{
            "modref":"corebit.and"
          },
          "d_0_am__U113":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U114":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U108.out"],
          ["d_1_inc.in1","_U108.out"],
          ["d_2_inc.in1","_U108.out"],
          ["inc_time_value.in0","_U108.out"],
          ["cmp_time.in1","_U109.out"],
          ["inc_time_value.in1","_U109.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U110.in0"],
          ["readyInvert.out","and_all__U110.in1"],
          ["inc_time_value.sel","and_all__U110.out"],
          ["cmp_time.out","and_all__U111.in0"],
          ["self.ready","and_all__U111.in1"],
          ["d_0_reg.en","and_all__U111.out"],
          ["d_1_reg.en","and_all__U111.out"],
          ["d_2_reg.en","and_all__U111.out"],
          ["self.valid","and_all__U111.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U112.in0"],
          ["d_1_at_max.out","d_0_am__U112.in1"],
          ["d_0_am__U113.in0","d_0_am__U112.out"],
          ["d_2_at_max.out","d_0_am__U113.in1"],
          ["d_0_next_value.sel","d_0_am__U113.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U114.in0"],
          ["d_2_at_max.out","d_1_am__U114.in1"],
          ["d_1_next_value.sel","d_1_am__U114.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "cascade":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv1_stencil":{
            "modref":"global.conv1_stencil_ub"
          },
          "conv1_stencil_clkwrk_dsa0":{
            "modref":"global.conv1_stencil_clkwrk_dsa0_ub"
          },
          "conv2_stencil":{
            "modref":"global.conv2_stencil_ub"
          },
          "conv2_stencil_clkwrk_dsa1":{
            "modref":"global.conv2_stencil_clkwrk_dsa1_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv1_stencil":{
            "modref":"global.cu_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_1":{
            "modref":"global.cu_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_pt__U92"
          },
          "op_hcompute_conv1_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U93"
          },
          "op_hcompute_conv1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U70"
          },
          "op_hcompute_conv1_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_ready_pt__U89"
          },
          "op_hcompute_conv1_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_pt__U90"
          },
          "op_hcompute_conv1_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U91"
          },
          "op_hcompute_conv1_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_pt__U94"
          },
          "op_hcompute_conv1_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U95"
          },
          "op_hcompute_conv1_stencil_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_pt__U66"
          },
          "op_hcompute_conv1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_control_vars_pt__U67"
          },
          "op_hcompute_conv1_stencil_port_controller":{
            "modref":"global.affine_controller__U44"
          },
          "op_hcompute_conv1_stencil_read_ready":{
            "modref":"global.op_hcompute_conv1_stencil_read_ready_pt__U63"
          },
          "op_hcompute_conv1_stencil_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_pt__U64"
          },
          "op_hcompute_conv1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_control_vars_pt__U65"
          },
          "op_hcompute_conv1_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_pt__U68"
          },
          "op_hcompute_conv1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_control_vars_pt__U69"
          },
          "op_hcompute_conv2_stencil":{
            "modref":"global.cu_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_1":{
            "modref":"global.cu_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_pt__U144"
          },
          "op_hcompute_conv2_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U145"
          },
          "op_hcompute_conv2_stencil_1_port_controller":{
            "modref":"global.affine_controller__U122"
          },
          "op_hcompute_conv2_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_ready_pt__U141"
          },
          "op_hcompute_conv2_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_pt__U142"
          },
          "op_hcompute_conv2_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U143"
          },
          "op_hcompute_conv2_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_pt__U146"
          },
          "op_hcompute_conv2_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U147"
          },
          "op_hcompute_conv2_stencil_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_pt__U118"
          },
          "op_hcompute_conv2_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_control_vars_pt__U119"
          },
          "op_hcompute_conv2_stencil_port_controller":{
            "modref":"global.affine_controller__U96"
          },
          "op_hcompute_conv2_stencil_read_ready":{
            "modref":"global.op_hcompute_conv2_stencil_read_ready_pt__U115"
          },
          "op_hcompute_conv2_stencil_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_pt__U116"
          },
          "op_hcompute_conv2_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_control_vars_pt__U117"
          },
          "op_hcompute_conv2_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_pt__U120"
          },
          "op_hcompute_conv2_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_control_vars_pt__U121"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U40"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U41"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U18"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U37"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U38"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U39"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U43"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U170"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U171"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U148"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U167"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U168"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U169"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U172"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U173"
          }
        },
        "connections":[
          ["self.flush","conv1_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write","conv1_stencil.op_hcompute_conv1_stencil_1_write"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","conv1_stencil.op_hcompute_conv1_stencil_1_write_data_ready"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","conv1_stencil.op_hcompute_conv1_stencil_1_write_data_valid"],
          ["op_hcompute_conv1_stencil_1_write_start.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_wen"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read","conv1_stencil.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv1_stencil.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","conv1_stencil.op_hcompute_conv2_stencil_1_read_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","conv1_stencil.op_hcompute_conv2_stencil_1_read_data_valid"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv1_stencil.op_hcompute_conv2_stencil_1_read_ren"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_in_conv1_stencil","conv1_stencil.op_hcompute_conv2_stencil_1_read_rready"],
          ["self.rst_n","conv1_stencil.rst_n"],
          ["self.flush","conv1_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_data_ready"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_data_valid"],
          ["op_hcompute_conv1_stencil_1_read_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_in_conv1_stencil_clkwrk_dsa0","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_rready"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_data_ready"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_data_valid"],
          ["op_hcompute_conv1_stencil_write_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_wen"],
          ["self.rst_n","conv1_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","conv2_stencil.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write","conv2_stencil.op_hcompute_conv2_stencil_1_write"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","conv2_stencil.op_hcompute_conv2_stencil_1_write_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","conv2_stencil.op_hcompute_conv2_stencil_1_write_data_valid"],
          ["op_hcompute_conv2_stencil_1_write_start.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read","conv2_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv2_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read_ready","conv2_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read_valid","conv2_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv2_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv2_stencil","conv2_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv2_stencil.rst_n"],
          ["self.flush","conv2_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_data_valid"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ren"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_in_conv2_stencil_clkwrk_dsa1","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_rready"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_data_ready"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_data_valid"],
          ["op_hcompute_conv2_stencil_write_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_wen"],
          ["self.rst_n","conv2_stencil_clkwrk_dsa1.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_data_ready"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_data_valid"],
          ["op_hcompute_conv1_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv1_stencil_1_port_controller.valid","op_hcompute_conv1_stencil_1_exe_start.in"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","op_hcompute_conv1_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv1_stencil_1_read_start_control_vars.in","op_hcompute_conv1_stencil_1_port_controller.d"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.in","op_hcompute_conv1_stencil_1_port_controller.d"],
          ["op_hcompute_conv1_stencil_1_read_ready.in","op_hcompute_conv1_stencil_1_port_controller.ready"],
          ["op_hcompute_conv1_stencil_1_read_start.in","op_hcompute_conv1_stencil_1_port_controller.valid"],
          ["op_hcompute_conv1_stencil_1_write_start.in","op_hcompute_conv1_stencil_1_port_controller.valid"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_out","op_hcompute_conv1_stencil_1_read_ready.out"],
          ["op_hcompute_conv1_stencil_port_controller.valid","op_hcompute_conv1_stencil_exe_start.in"],
          ["op_hcompute_conv1_stencil_port_controller.d","op_hcompute_conv1_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv1_stencil_read_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_read_ready.in","op_hcompute_conv1_stencil_port_controller.ready"],
          ["op_hcompute_conv1_stencil_read_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv1_stencil_write_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv1_stencil_ready_join.ready_out","op_hcompute_conv1_stencil_read_ready.out"],
          ["op_hcompute_conv2_stencil_1_port_controller.valid","op_hcompute_conv2_stencil_1_exe_start.in"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","op_hcompute_conv2_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv2_stencil_1_read_start_control_vars.in","op_hcompute_conv2_stencil_1_port_controller.d"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.in","op_hcompute_conv2_stencil_1_port_controller.d"],
          ["op_hcompute_conv2_stencil_1_read_ready.in","op_hcompute_conv2_stencil_1_port_controller.ready"],
          ["op_hcompute_conv2_stencil_1_read_start.in","op_hcompute_conv2_stencil_1_port_controller.valid"],
          ["op_hcompute_conv2_stencil_1_write_start.in","op_hcompute_conv2_stencil_1_port_controller.valid"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_out","op_hcompute_conv2_stencil_1_read_ready.out"],
          ["op_hcompute_conv2_stencil_port_controller.valid","op_hcompute_conv2_stencil_exe_start.in"],
          ["op_hcompute_conv2_stencil_port_controller.d","op_hcompute_conv2_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv2_stencil_read_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_read_ready.in","op_hcompute_conv2_stencil_port_controller.ready"],
          ["op_hcompute_conv2_stencil_read_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_write_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_ready_join.ready_out","op_hcompute_conv2_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "conv1_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv1_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv1_stencil_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv1_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv1_stencil_clkwrk_dsa0_BANK_0"
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U382":{
            "modref":"global.aff__U371"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv1_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U368"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv1_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv1_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv1_stencil_write_wen","bank_0.push_data_valid"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.in","bank_0.read_data"],
          ["conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U382.out","bank_0.read_idx"],
          ["self.op_hcompute_conv1_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv1_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv1_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U382.out","bank_0.update_idx"],
          ["self.op_hcompute_conv1_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net.out","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.rst_n","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net.in","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.op_hcompute_conv1_stencil_1_read.0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net.out"],
          ["self.op_hcompute_conv1_stencil_1_read_ctrl_vars","inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U382.d"],
          ["self.op_hcompute_conv1_stencil_1_read_data_ready","op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv1_stencil_1_read_data_valid","op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv1_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv2_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U290":{
            "modref":"corebit.and"
          },
          "and_all__U291":{
            "modref":"corebit.and"
          },
          "and_all__U327":{
            "modref":"corebit.and"
          },
          "and_all__U328":{
            "modref":"corebit.and"
          },
          "and_all__U364":{
            "modref":"corebit.and"
          },
          "and_all__U365":{
            "modref":"corebit.and"
          },
          "and_all__U366":{
            "modref":"corebit.and"
          },
          "and_all__U367":{
            "modref":"corebit.and"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U289"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U326"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U363"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U275":{
            "modref":"global.affine_controller__U256"
          },
          "ctrl__U312":{
            "modref":"global.affine_controller__U293"
          },
          "ctrl__U349":{
            "modref":"global.affine_controller__U330"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U287":{
            "modref":"global.aff__U276"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U324":{
            "modref":"global.aff__U313"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U361":{
            "modref":"global.aff__U350"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv2_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U174"
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U255"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U292"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U329"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U288":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U325":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U362":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net.out","and_all__U290.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net.out","and_all__U290.in1"],
          ["and_all__U291.in0","and_all__U290.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net.out","and_all__U291.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.ready_out","and_all__U291.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net.out","and_all__U327.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net.out","and_all__U327.in1"],
          ["and_all__U328.in0","and_all__U327.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net.out","and_all__U328.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.ready_out","and_all__U328.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net.out","and_all__U364.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net.out","and_all__U364.in1"],
          ["and_all__U365.in0","and_all__U364.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net.out","and_all__U365.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.ready_out","and_all__U365.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data_ready","and_all__U366.in0"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data_ready","and_all__U366.in1"],
          ["and_all__U367.in0","and_all__U366.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data_ready","and_all__U367.in1"],
          ["self.op_hcompute_conv1_stencil_1_write_data_ready","and_all__U367.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.1","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.5","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_5","conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_5","conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.6","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_6","conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.2"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_6","conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.2","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.7","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_7","conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_7","conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.8","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_8","conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_8","conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv1_stencil_op_hcompute_conv2_stencil_1_5_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_0","conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_0","conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.2","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.1","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_1","conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_1","conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.1","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.2","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_2","conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_2","conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.3","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_3","conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_3","conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read.4","conv1_stencil_op_hcompute_conv2_stencil_1_9_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_4","conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_4","conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net.out"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U287.d","ctrl__U275.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx_ready","ctrl__U275.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx_valid","ctrl__U275.valid"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U324.d","ctrl__U312.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx_ready","ctrl__U312.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx_valid","ctrl__U312.valid"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U361.d","ctrl__U349.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx_ready","ctrl__U349.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx_valid","ctrl__U349.valid"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U287.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U324.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U361.out"],
          ["self.op_hcompute_conv2_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv2_stencil_1_read_data_ready","op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv2_stencil_1_read_data_valid","op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data_valid"],
          ["zero_cst_U288.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_will_update"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data_valid"],
          ["zero_cst_U325.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data_valid"],
          ["zero_cst_U362.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_will_update"]
        ]
      },
      "conv2_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv2_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv2_stencil_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv2_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv2_stencil_clkwrk_dsa1_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv2_stencil_clkwrk_dsa1_BANK_0"
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U412":{
            "modref":"global.aff__U401"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv2_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U398"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv2_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv2_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv2_stencil_write_wen","bank_0.push_data_valid"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.in","bank_0.read_data"],
          ["conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U412.out","bank_0.read_idx"],
          ["self.op_hcompute_conv2_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv2_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv2_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U412.out","bank_0.update_idx"],
          ["self.op_hcompute_conv2_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net.out","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.rst_n","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.rst_n"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net.in","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read_ctrl_vars","inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U412.d"],
          ["self.op_hcompute_conv2_stencil_1_read_data_ready","op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv2_stencil_1_read_data_valid","op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv2_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv2_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv2_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv2_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv2_stencil_BANK_0"
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U397":{
            "modref":"global.aff__U386"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U383"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv2_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv2_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv2_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv2_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv2_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U397.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv2_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U397.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv2_stencil_Bank0_read_ctrl_fork.ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv2_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv2_stencil_Bank0_read_ctrl_fork.valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv2_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U397.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","BitIn"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write.0","inner_compute.out_conv1_stencil"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","op_hcompute_conv1_stencil_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","op_hcompute_conv1_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","Bit"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","BitIn"],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","BitIn"],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U5"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.8","inner_compute.in1_hw_input_global_wrapper_stencil.8"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write.0","inner_compute.out_conv1_stencil"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","BitIn"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write.0","inner_compute.out_conv2_stencil"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","op_hcompute_conv2_stencil_flow_ctrl.ready_out_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","op_hcompute_conv2_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","Bit"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","BitIn"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","Bit"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","BitIn"],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","BitIn"],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U11"
          }
        },
        "connections":[
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.1","inner_compute.in0_conv1_stencil.1"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.2","inner_compute.in0_conv1_stencil.2"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.3","inner_compute.in0_conv1_stencil.3"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.4","inner_compute.in0_conv1_stencil.4"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.5","inner_compute.in0_conv1_stencil.5"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.6","inner_compute.in0_conv1_stencil.6"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.7","inner_compute.in0_conv1_stencil.7"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.8","inner_compute.in0_conv1_stencil.8"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read.0","inner_compute.in1_conv2_stencil.0"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write.0","inner_compute.out_conv2_stencil"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_in_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_in_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv2_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U11":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U12":{
            "modref":"corebit.and"
          },
          "and_all__U13":{
            "modref":"corebit.and"
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U12.in0"],
          ["self.valid_in_1","and_all__U12.in1"],
          ["self.valid_out_0","and_all__U12.out"],
          ["self.valid_in_1","and_all__U13.in0"],
          ["self.ready_out_0","and_all__U13.in1"],
          ["self.ready_in_0","and_all__U13.out"],
          ["self.valid_in_0","and_all__U14.in0"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_1","and_all__U14.out"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U174":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U175":{
            "modref":"corebit.and"
          },
          "and_all__U176":{
            "modref":"corebit.and"
          },
          "and_all__U177":{
            "modref":"corebit.and"
          },
          "and_all__U178":{
            "modref":"corebit.and"
          },
          "and_all__U179":{
            "modref":"corebit.and"
          },
          "and_all__U180":{
            "modref":"corebit.and"
          },
          "and_all__U181":{
            "modref":"corebit.and"
          },
          "and_all__U182":{
            "modref":"corebit.and"
          },
          "and_all__U183":{
            "modref":"corebit.and"
          },
          "and_all__U184":{
            "modref":"corebit.and"
          },
          "and_all__U185":{
            "modref":"corebit.and"
          },
          "and_all__U186":{
            "modref":"corebit.and"
          },
          "and_all__U187":{
            "modref":"corebit.and"
          },
          "and_all__U188":{
            "modref":"corebit.and"
          },
          "and_all__U189":{
            "modref":"corebit.and"
          },
          "and_all__U190":{
            "modref":"corebit.and"
          },
          "and_all__U191":{
            "modref":"corebit.and"
          },
          "and_all__U192":{
            "modref":"corebit.and"
          },
          "and_all__U193":{
            "modref":"corebit.and"
          },
          "and_all__U194":{
            "modref":"corebit.and"
          },
          "and_all__U195":{
            "modref":"corebit.and"
          },
          "and_all__U196":{
            "modref":"corebit.and"
          },
          "and_all__U197":{
            "modref":"corebit.and"
          },
          "and_all__U198":{
            "modref":"corebit.and"
          },
          "and_all__U199":{
            "modref":"corebit.and"
          },
          "and_all__U200":{
            "modref":"corebit.and"
          },
          "and_all__U201":{
            "modref":"corebit.and"
          },
          "and_all__U202":{
            "modref":"corebit.and"
          },
          "and_all__U203":{
            "modref":"corebit.and"
          },
          "and_all__U204":{
            "modref":"corebit.and"
          },
          "and_all__U205":{
            "modref":"corebit.and"
          },
          "and_all__U206":{
            "modref":"corebit.and"
          },
          "and_all__U207":{
            "modref":"corebit.and"
          },
          "and_all__U208":{
            "modref":"corebit.and"
          },
          "and_all__U209":{
            "modref":"corebit.and"
          },
          "and_all__U210":{
            "modref":"corebit.and"
          },
          "and_all__U211":{
            "modref":"corebit.and"
          },
          "and_all__U212":{
            "modref":"corebit.and"
          },
          "and_all__U213":{
            "modref":"corebit.and"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "and_all__U216":{
            "modref":"corebit.and"
          },
          "and_all__U217":{
            "modref":"corebit.and"
          },
          "and_all__U218":{
            "modref":"corebit.and"
          },
          "and_all__U219":{
            "modref":"corebit.and"
          },
          "and_all__U220":{
            "modref":"corebit.and"
          },
          "and_all__U221":{
            "modref":"corebit.and"
          },
          "and_all__U222":{
            "modref":"corebit.and"
          },
          "and_all__U223":{
            "modref":"corebit.and"
          },
          "and_all__U224":{
            "modref":"corebit.and"
          },
          "and_all__U225":{
            "modref":"corebit.and"
          },
          "and_all__U226":{
            "modref":"corebit.and"
          },
          "and_all__U227":{
            "modref":"corebit.and"
          },
          "and_all__U228":{
            "modref":"corebit.and"
          },
          "and_all__U229":{
            "modref":"corebit.and"
          },
          "and_all__U230":{
            "modref":"corebit.and"
          },
          "and_all__U231":{
            "modref":"corebit.and"
          },
          "and_all__U232":{
            "modref":"corebit.and"
          },
          "and_all__U233":{
            "modref":"corebit.and"
          },
          "and_all__U234":{
            "modref":"corebit.and"
          },
          "and_all__U235":{
            "modref":"corebit.and"
          },
          "and_all__U236":{
            "modref":"corebit.and"
          },
          "and_all__U237":{
            "modref":"corebit.and"
          },
          "and_all__U238":{
            "modref":"corebit.and"
          },
          "and_all__U239":{
            "modref":"corebit.and"
          },
          "and_all__U240":{
            "modref":"corebit.and"
          },
          "and_all__U241":{
            "modref":"corebit.and"
          },
          "and_all__U242":{
            "modref":"corebit.and"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "and_all__U244":{
            "modref":"corebit.and"
          },
          "and_all__U245":{
            "modref":"corebit.and"
          },
          "and_all__U246":{
            "modref":"corebit.and"
          },
          "and_all__U247":{
            "modref":"corebit.and"
          },
          "and_all__U248":{
            "modref":"corebit.and"
          },
          "and_all__U249":{
            "modref":"corebit.and"
          },
          "and_all__U250":{
            "modref":"corebit.and"
          },
          "and_all__U251":{
            "modref":"corebit.and"
          },
          "and_all__U252":{
            "modref":"corebit.and"
          },
          "and_all__U253":{
            "modref":"corebit.and"
          },
          "and_all__U254":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U175.in0"],
          ["self.valid_in_1","and_all__U175.in1"],
          ["and_all__U176.in0","and_all__U175.out"],
          ["self.valid_in_2","and_all__U176.in1"],
          ["and_all__U177.in0","and_all__U176.out"],
          ["self.valid_in_3","and_all__U177.in1"],
          ["and_all__U178.in0","and_all__U177.out"],
          ["self.valid_in_4","and_all__U178.in1"],
          ["and_all__U179.in0","and_all__U178.out"],
          ["self.valid_in_5","and_all__U179.in1"],
          ["and_all__U180.in0","and_all__U179.out"],
          ["self.valid_in_6","and_all__U180.in1"],
          ["and_all__U181.in0","and_all__U180.out"],
          ["self.valid_in_7","and_all__U181.in1"],
          ["and_all__U182.in0","and_all__U181.out"],
          ["self.valid_in_8","and_all__U182.in1"],
          ["self.valid_out_0","and_all__U182.out"],
          ["self.valid_in_1","and_all__U183.in0"],
          ["self.valid_in_2","and_all__U183.in1"],
          ["and_all__U184.in0","and_all__U183.out"],
          ["self.valid_in_3","and_all__U184.in1"],
          ["and_all__U185.in0","and_all__U184.out"],
          ["self.valid_in_4","and_all__U185.in1"],
          ["and_all__U186.in0","and_all__U185.out"],
          ["self.valid_in_5","and_all__U186.in1"],
          ["and_all__U187.in0","and_all__U186.out"],
          ["self.valid_in_6","and_all__U187.in1"],
          ["and_all__U188.in0","and_all__U187.out"],
          ["self.valid_in_7","and_all__U188.in1"],
          ["and_all__U189.in0","and_all__U188.out"],
          ["self.valid_in_8","and_all__U189.in1"],
          ["and_all__U190.in0","and_all__U189.out"],
          ["self.ready_out_0","and_all__U190.in1"],
          ["self.ready_in_0","and_all__U190.out"],
          ["self.valid_in_0","and_all__U191.in0"],
          ["self.valid_in_2","and_all__U191.in1"],
          ["and_all__U192.in0","and_all__U191.out"],
          ["self.valid_in_3","and_all__U192.in1"],
          ["and_all__U193.in0","and_all__U192.out"],
          ["self.valid_in_4","and_all__U193.in1"],
          ["and_all__U194.in0","and_all__U193.out"],
          ["self.valid_in_5","and_all__U194.in1"],
          ["and_all__U195.in0","and_all__U194.out"],
          ["self.valid_in_6","and_all__U195.in1"],
          ["and_all__U196.in0","and_all__U195.out"],
          ["self.valid_in_7","and_all__U196.in1"],
          ["and_all__U197.in0","and_all__U196.out"],
          ["self.valid_in_8","and_all__U197.in1"],
          ["and_all__U198.in0","and_all__U197.out"],
          ["self.ready_out_0","and_all__U198.in1"],
          ["self.ready_in_1","and_all__U198.out"],
          ["self.valid_in_0","and_all__U199.in0"],
          ["self.valid_in_1","and_all__U199.in1"],
          ["and_all__U200.in0","and_all__U199.out"],
          ["self.valid_in_3","and_all__U200.in1"],
          ["and_all__U201.in0","and_all__U200.out"],
          ["self.valid_in_4","and_all__U201.in1"],
          ["and_all__U202.in0","and_all__U201.out"],
          ["self.valid_in_5","and_all__U202.in1"],
          ["and_all__U203.in0","and_all__U202.out"],
          ["self.valid_in_6","and_all__U203.in1"],
          ["and_all__U204.in0","and_all__U203.out"],
          ["self.valid_in_7","and_all__U204.in1"],
          ["and_all__U205.in0","and_all__U204.out"],
          ["self.valid_in_8","and_all__U205.in1"],
          ["and_all__U206.in0","and_all__U205.out"],
          ["self.ready_out_0","and_all__U206.in1"],
          ["self.ready_in_2","and_all__U206.out"],
          ["self.valid_in_0","and_all__U207.in0"],
          ["self.valid_in_1","and_all__U207.in1"],
          ["and_all__U208.in0","and_all__U207.out"],
          ["self.valid_in_2","and_all__U208.in1"],
          ["and_all__U209.in0","and_all__U208.out"],
          ["self.valid_in_4","and_all__U209.in1"],
          ["and_all__U210.in0","and_all__U209.out"],
          ["self.valid_in_5","and_all__U210.in1"],
          ["and_all__U211.in0","and_all__U210.out"],
          ["self.valid_in_6","and_all__U211.in1"],
          ["and_all__U212.in0","and_all__U211.out"],
          ["self.valid_in_7","and_all__U212.in1"],
          ["and_all__U213.in0","and_all__U212.out"],
          ["self.valid_in_8","and_all__U213.in1"],
          ["and_all__U214.in0","and_all__U213.out"],
          ["self.ready_out_0","and_all__U214.in1"],
          ["self.ready_in_3","and_all__U214.out"],
          ["self.valid_in_0","and_all__U215.in0"],
          ["self.valid_in_1","and_all__U215.in1"],
          ["and_all__U216.in0","and_all__U215.out"],
          ["self.valid_in_2","and_all__U216.in1"],
          ["and_all__U217.in0","and_all__U216.out"],
          ["self.valid_in_3","and_all__U217.in1"],
          ["and_all__U218.in0","and_all__U217.out"],
          ["self.valid_in_5","and_all__U218.in1"],
          ["and_all__U219.in0","and_all__U218.out"],
          ["self.valid_in_6","and_all__U219.in1"],
          ["and_all__U220.in0","and_all__U219.out"],
          ["self.valid_in_7","and_all__U220.in1"],
          ["and_all__U221.in0","and_all__U220.out"],
          ["self.valid_in_8","and_all__U221.in1"],
          ["and_all__U222.in0","and_all__U221.out"],
          ["self.ready_out_0","and_all__U222.in1"],
          ["self.ready_in_4","and_all__U222.out"],
          ["self.valid_in_0","and_all__U223.in0"],
          ["self.valid_in_1","and_all__U223.in1"],
          ["and_all__U224.in0","and_all__U223.out"],
          ["self.valid_in_2","and_all__U224.in1"],
          ["and_all__U225.in0","and_all__U224.out"],
          ["self.valid_in_3","and_all__U225.in1"],
          ["and_all__U226.in0","and_all__U225.out"],
          ["self.valid_in_4","and_all__U226.in1"],
          ["and_all__U227.in0","and_all__U226.out"],
          ["self.valid_in_6","and_all__U227.in1"],
          ["and_all__U228.in0","and_all__U227.out"],
          ["self.valid_in_7","and_all__U228.in1"],
          ["and_all__U229.in0","and_all__U228.out"],
          ["self.valid_in_8","and_all__U229.in1"],
          ["and_all__U230.in0","and_all__U229.out"],
          ["self.ready_out_0","and_all__U230.in1"],
          ["self.ready_in_5","and_all__U230.out"],
          ["self.valid_in_0","and_all__U231.in0"],
          ["self.valid_in_1","and_all__U231.in1"],
          ["and_all__U232.in0","and_all__U231.out"],
          ["self.valid_in_2","and_all__U232.in1"],
          ["and_all__U233.in0","and_all__U232.out"],
          ["self.valid_in_3","and_all__U233.in1"],
          ["and_all__U234.in0","and_all__U233.out"],
          ["self.valid_in_4","and_all__U234.in1"],
          ["and_all__U235.in0","and_all__U234.out"],
          ["self.valid_in_5","and_all__U235.in1"],
          ["and_all__U236.in0","and_all__U235.out"],
          ["self.valid_in_7","and_all__U236.in1"],
          ["and_all__U237.in0","and_all__U236.out"],
          ["self.valid_in_8","and_all__U237.in1"],
          ["and_all__U238.in0","and_all__U237.out"],
          ["self.ready_out_0","and_all__U238.in1"],
          ["self.ready_in_6","and_all__U238.out"],
          ["self.valid_in_0","and_all__U239.in0"],
          ["self.valid_in_1","and_all__U239.in1"],
          ["and_all__U240.in0","and_all__U239.out"],
          ["self.valid_in_2","and_all__U240.in1"],
          ["and_all__U241.in0","and_all__U240.out"],
          ["self.valid_in_3","and_all__U241.in1"],
          ["and_all__U242.in0","and_all__U241.out"],
          ["self.valid_in_4","and_all__U242.in1"],
          ["and_all__U243.in0","and_all__U242.out"],
          ["self.valid_in_5","and_all__U243.in1"],
          ["and_all__U244.in0","and_all__U243.out"],
          ["self.valid_in_6","and_all__U244.in1"],
          ["and_all__U245.in0","and_all__U244.out"],
          ["self.valid_in_8","and_all__U245.in1"],
          ["and_all__U246.in0","and_all__U245.out"],
          ["self.ready_out_0","and_all__U246.in1"],
          ["self.ready_in_7","and_all__U246.out"],
          ["self.valid_in_0","and_all__U247.in0"],
          ["self.valid_in_1","and_all__U247.in1"],
          ["and_all__U248.in0","and_all__U247.out"],
          ["self.valid_in_2","and_all__U248.in1"],
          ["and_all__U249.in0","and_all__U248.out"],
          ["self.valid_in_3","and_all__U249.in1"],
          ["and_all__U250.in0","and_all__U249.out"],
          ["self.valid_in_4","and_all__U250.in1"],
          ["and_all__U251.in0","and_all__U250.out"],
          ["self.valid_in_5","and_all__U251.in1"],
          ["and_all__U252.in0","and_all__U251.out"],
          ["self.valid_in_6","and_all__U252.in1"],
          ["and_all__U253.in0","and_all__U252.out"],
          ["self.valid_in_7","and_all__U253.in1"],
          ["and_all__U254.in0","and_all__U253.out"],
          ["self.ready_out_0","and_all__U254.in1"],
          ["self.ready_in_8","and_all__U254.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U4.out"]
        ]
      },
      "flow_ctrl__U368":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U369":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U370":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U370.in0","and_all__U369.out"],
          ["self.ready_out_0","and_all__U370.in1"],
          ["self.ready_in_0","and_all__U370.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U383":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U384":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U385":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U385.in0","and_all__U384.out"],
          ["self.ready_out_0","and_all__U385.in1"],
          ["self.ready_in_0","and_all__U385.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U398":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U399":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U400":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U400.in0","and_all__U399.out"],
          ["self.ready_out_0","and_all__U400.in1"],
          ["self.ready_in_0","and_all__U400.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U413":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U414":{
            "modref":"corebit.and"
          },
          "and_all__U415":{
            "modref":"corebit.and"
          },
          "and_all__U416":{
            "modref":"corebit.and"
          },
          "and_all__U417":{
            "modref":"corebit.and"
          },
          "and_all__U418":{
            "modref":"corebit.and"
          },
          "and_all__U419":{
            "modref":"corebit.and"
          },
          "and_all__U420":{
            "modref":"corebit.and"
          },
          "and_all__U421":{
            "modref":"corebit.and"
          },
          "and_all__U422":{
            "modref":"corebit.and"
          },
          "and_all__U423":{
            "modref":"corebit.and"
          },
          "and_all__U424":{
            "modref":"corebit.and"
          },
          "and_all__U425":{
            "modref":"corebit.and"
          },
          "and_all__U426":{
            "modref":"corebit.and"
          },
          "and_all__U427":{
            "modref":"corebit.and"
          },
          "and_all__U428":{
            "modref":"corebit.and"
          },
          "and_all__U429":{
            "modref":"corebit.and"
          },
          "and_all__U430":{
            "modref":"corebit.and"
          },
          "and_all__U431":{
            "modref":"corebit.and"
          },
          "and_all__U432":{
            "modref":"corebit.and"
          },
          "and_all__U433":{
            "modref":"corebit.and"
          },
          "and_all__U434":{
            "modref":"corebit.and"
          },
          "and_all__U435":{
            "modref":"corebit.and"
          },
          "and_all__U436":{
            "modref":"corebit.and"
          },
          "and_all__U437":{
            "modref":"corebit.and"
          },
          "and_all__U438":{
            "modref":"corebit.and"
          },
          "and_all__U439":{
            "modref":"corebit.and"
          },
          "and_all__U440":{
            "modref":"corebit.and"
          },
          "and_all__U441":{
            "modref":"corebit.and"
          },
          "and_all__U442":{
            "modref":"corebit.and"
          },
          "and_all__U443":{
            "modref":"corebit.and"
          },
          "and_all__U444":{
            "modref":"corebit.and"
          },
          "and_all__U445":{
            "modref":"corebit.and"
          },
          "and_all__U446":{
            "modref":"corebit.and"
          },
          "and_all__U447":{
            "modref":"corebit.and"
          },
          "and_all__U448":{
            "modref":"corebit.and"
          },
          "and_all__U449":{
            "modref":"corebit.and"
          },
          "and_all__U450":{
            "modref":"corebit.and"
          },
          "and_all__U451":{
            "modref":"corebit.and"
          },
          "and_all__U452":{
            "modref":"corebit.and"
          },
          "and_all__U453":{
            "modref":"corebit.and"
          },
          "and_all__U454":{
            "modref":"corebit.and"
          },
          "and_all__U455":{
            "modref":"corebit.and"
          },
          "and_all__U456":{
            "modref":"corebit.and"
          },
          "and_all__U457":{
            "modref":"corebit.and"
          },
          "and_all__U458":{
            "modref":"corebit.and"
          },
          "and_all__U459":{
            "modref":"corebit.and"
          },
          "and_all__U460":{
            "modref":"corebit.and"
          },
          "and_all__U461":{
            "modref":"corebit.and"
          },
          "and_all__U462":{
            "modref":"corebit.and"
          },
          "and_all__U463":{
            "modref":"corebit.and"
          },
          "and_all__U464":{
            "modref":"corebit.and"
          },
          "and_all__U465":{
            "modref":"corebit.and"
          },
          "and_all__U466":{
            "modref":"corebit.and"
          },
          "and_all__U467":{
            "modref":"corebit.and"
          },
          "and_all__U468":{
            "modref":"corebit.and"
          },
          "and_all__U469":{
            "modref":"corebit.and"
          },
          "and_all__U470":{
            "modref":"corebit.and"
          },
          "and_all__U471":{
            "modref":"corebit.and"
          },
          "and_all__U472":{
            "modref":"corebit.and"
          },
          "and_all__U473":{
            "modref":"corebit.and"
          },
          "and_all__U474":{
            "modref":"corebit.and"
          },
          "and_all__U475":{
            "modref":"corebit.and"
          },
          "and_all__U476":{
            "modref":"corebit.and"
          },
          "and_all__U477":{
            "modref":"corebit.and"
          },
          "and_all__U478":{
            "modref":"corebit.and"
          },
          "and_all__U479":{
            "modref":"corebit.and"
          },
          "and_all__U480":{
            "modref":"corebit.and"
          },
          "and_all__U481":{
            "modref":"corebit.and"
          },
          "and_all__U482":{
            "modref":"corebit.and"
          },
          "and_all__U483":{
            "modref":"corebit.and"
          },
          "and_all__U484":{
            "modref":"corebit.and"
          },
          "and_all__U485":{
            "modref":"corebit.and"
          },
          "and_all__U486":{
            "modref":"corebit.and"
          },
          "and_all__U487":{
            "modref":"corebit.and"
          },
          "and_all__U488":{
            "modref":"corebit.and"
          },
          "and_all__U489":{
            "modref":"corebit.and"
          },
          "and_all__U490":{
            "modref":"corebit.and"
          },
          "and_all__U491":{
            "modref":"corebit.and"
          },
          "and_all__U492":{
            "modref":"corebit.and"
          },
          "and_all__U493":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U414.in0"],
          ["self.valid_in_1","and_all__U414.in1"],
          ["and_all__U415.in0","and_all__U414.out"],
          ["self.valid_in_2","and_all__U415.in1"],
          ["and_all__U416.in0","and_all__U415.out"],
          ["self.valid_in_3","and_all__U416.in1"],
          ["and_all__U417.in0","and_all__U416.out"],
          ["self.valid_in_4","and_all__U417.in1"],
          ["and_all__U418.in0","and_all__U417.out"],
          ["self.valid_in_5","and_all__U418.in1"],
          ["and_all__U419.in0","and_all__U418.out"],
          ["self.valid_in_6","and_all__U419.in1"],
          ["and_all__U420.in0","and_all__U419.out"],
          ["self.valid_in_7","and_all__U420.in1"],
          ["and_all__U421.in0","and_all__U420.out"],
          ["self.valid_in_8","and_all__U421.in1"],
          ["self.valid_out_0","and_all__U421.out"],
          ["self.valid_in_1","and_all__U422.in0"],
          ["self.valid_in_2","and_all__U422.in1"],
          ["and_all__U423.in0","and_all__U422.out"],
          ["self.valid_in_3","and_all__U423.in1"],
          ["and_all__U424.in0","and_all__U423.out"],
          ["self.valid_in_4","and_all__U424.in1"],
          ["and_all__U425.in0","and_all__U424.out"],
          ["self.valid_in_5","and_all__U425.in1"],
          ["and_all__U426.in0","and_all__U425.out"],
          ["self.valid_in_6","and_all__U426.in1"],
          ["and_all__U427.in0","and_all__U426.out"],
          ["self.valid_in_7","and_all__U427.in1"],
          ["and_all__U428.in0","and_all__U427.out"],
          ["self.valid_in_8","and_all__U428.in1"],
          ["and_all__U429.in0","and_all__U428.out"],
          ["self.ready_out_0","and_all__U429.in1"],
          ["self.ready_in_0","and_all__U429.out"],
          ["self.valid_in_0","and_all__U430.in0"],
          ["self.valid_in_2","and_all__U430.in1"],
          ["and_all__U431.in0","and_all__U430.out"],
          ["self.valid_in_3","and_all__U431.in1"],
          ["and_all__U432.in0","and_all__U431.out"],
          ["self.valid_in_4","and_all__U432.in1"],
          ["and_all__U433.in0","and_all__U432.out"],
          ["self.valid_in_5","and_all__U433.in1"],
          ["and_all__U434.in0","and_all__U433.out"],
          ["self.valid_in_6","and_all__U434.in1"],
          ["and_all__U435.in0","and_all__U434.out"],
          ["self.valid_in_7","and_all__U435.in1"],
          ["and_all__U436.in0","and_all__U435.out"],
          ["self.valid_in_8","and_all__U436.in1"],
          ["and_all__U437.in0","and_all__U436.out"],
          ["self.ready_out_0","and_all__U437.in1"],
          ["self.ready_in_1","and_all__U437.out"],
          ["self.valid_in_0","and_all__U438.in0"],
          ["self.valid_in_1","and_all__U438.in1"],
          ["and_all__U439.in0","and_all__U438.out"],
          ["self.valid_in_3","and_all__U439.in1"],
          ["and_all__U440.in0","and_all__U439.out"],
          ["self.valid_in_4","and_all__U440.in1"],
          ["and_all__U441.in0","and_all__U440.out"],
          ["self.valid_in_5","and_all__U441.in1"],
          ["and_all__U442.in0","and_all__U441.out"],
          ["self.valid_in_6","and_all__U442.in1"],
          ["and_all__U443.in0","and_all__U442.out"],
          ["self.valid_in_7","and_all__U443.in1"],
          ["and_all__U444.in0","and_all__U443.out"],
          ["self.valid_in_8","and_all__U444.in1"],
          ["and_all__U445.in0","and_all__U444.out"],
          ["self.ready_out_0","and_all__U445.in1"],
          ["self.ready_in_2","and_all__U445.out"],
          ["self.valid_in_0","and_all__U446.in0"],
          ["self.valid_in_1","and_all__U446.in1"],
          ["and_all__U447.in0","and_all__U446.out"],
          ["self.valid_in_2","and_all__U447.in1"],
          ["and_all__U448.in0","and_all__U447.out"],
          ["self.valid_in_4","and_all__U448.in1"],
          ["and_all__U449.in0","and_all__U448.out"],
          ["self.valid_in_5","and_all__U449.in1"],
          ["and_all__U450.in0","and_all__U449.out"],
          ["self.valid_in_6","and_all__U450.in1"],
          ["and_all__U451.in0","and_all__U450.out"],
          ["self.valid_in_7","and_all__U451.in1"],
          ["and_all__U452.in0","and_all__U451.out"],
          ["self.valid_in_8","and_all__U452.in1"],
          ["and_all__U453.in0","and_all__U452.out"],
          ["self.ready_out_0","and_all__U453.in1"],
          ["self.ready_in_3","and_all__U453.out"],
          ["self.valid_in_0","and_all__U454.in0"],
          ["self.valid_in_1","and_all__U454.in1"],
          ["and_all__U455.in0","and_all__U454.out"],
          ["self.valid_in_2","and_all__U455.in1"],
          ["and_all__U456.in0","and_all__U455.out"],
          ["self.valid_in_3","and_all__U456.in1"],
          ["and_all__U457.in0","and_all__U456.out"],
          ["self.valid_in_5","and_all__U457.in1"],
          ["and_all__U458.in0","and_all__U457.out"],
          ["self.valid_in_6","and_all__U458.in1"],
          ["and_all__U459.in0","and_all__U458.out"],
          ["self.valid_in_7","and_all__U459.in1"],
          ["and_all__U460.in0","and_all__U459.out"],
          ["self.valid_in_8","and_all__U460.in1"],
          ["and_all__U461.in0","and_all__U460.out"],
          ["self.ready_out_0","and_all__U461.in1"],
          ["self.ready_in_4","and_all__U461.out"],
          ["self.valid_in_0","and_all__U462.in0"],
          ["self.valid_in_1","and_all__U462.in1"],
          ["and_all__U463.in0","and_all__U462.out"],
          ["self.valid_in_2","and_all__U463.in1"],
          ["and_all__U464.in0","and_all__U463.out"],
          ["self.valid_in_3","and_all__U464.in1"],
          ["and_all__U465.in0","and_all__U464.out"],
          ["self.valid_in_4","and_all__U465.in1"],
          ["and_all__U466.in0","and_all__U465.out"],
          ["self.valid_in_6","and_all__U466.in1"],
          ["and_all__U467.in0","and_all__U466.out"],
          ["self.valid_in_7","and_all__U467.in1"],
          ["and_all__U468.in0","and_all__U467.out"],
          ["self.valid_in_8","and_all__U468.in1"],
          ["and_all__U469.in0","and_all__U468.out"],
          ["self.ready_out_0","and_all__U469.in1"],
          ["self.ready_in_5","and_all__U469.out"],
          ["self.valid_in_0","and_all__U470.in0"],
          ["self.valid_in_1","and_all__U470.in1"],
          ["and_all__U471.in0","and_all__U470.out"],
          ["self.valid_in_2","and_all__U471.in1"],
          ["and_all__U472.in0","and_all__U471.out"],
          ["self.valid_in_3","and_all__U472.in1"],
          ["and_all__U473.in0","and_all__U472.out"],
          ["self.valid_in_4","and_all__U473.in1"],
          ["and_all__U474.in0","and_all__U473.out"],
          ["self.valid_in_5","and_all__U474.in1"],
          ["and_all__U475.in0","and_all__U474.out"],
          ["self.valid_in_7","and_all__U475.in1"],
          ["and_all__U476.in0","and_all__U475.out"],
          ["self.valid_in_8","and_all__U476.in1"],
          ["and_all__U477.in0","and_all__U476.out"],
          ["self.ready_out_0","and_all__U477.in1"],
          ["self.ready_in_6","and_all__U477.out"],
          ["self.valid_in_0","and_all__U478.in0"],
          ["self.valid_in_1","and_all__U478.in1"],
          ["and_all__U479.in0","and_all__U478.out"],
          ["self.valid_in_2","and_all__U479.in1"],
          ["and_all__U480.in0","and_all__U479.out"],
          ["self.valid_in_3","and_all__U480.in1"],
          ["and_all__U481.in0","and_all__U480.out"],
          ["self.valid_in_4","and_all__U481.in1"],
          ["and_all__U482.in0","and_all__U481.out"],
          ["self.valid_in_5","and_all__U482.in1"],
          ["and_all__U483.in0","and_all__U482.out"],
          ["self.valid_in_6","and_all__U483.in1"],
          ["and_all__U484.in0","and_all__U483.out"],
          ["self.valid_in_8","and_all__U484.in1"],
          ["and_all__U485.in0","and_all__U484.out"],
          ["self.ready_out_0","and_all__U485.in1"],
          ["self.ready_in_7","and_all__U485.out"],
          ["self.valid_in_0","and_all__U486.in0"],
          ["self.valid_in_1","and_all__U486.in1"],
          ["and_all__U487.in0","and_all__U486.out"],
          ["self.valid_in_2","and_all__U487.in1"],
          ["and_all__U488.in0","and_all__U487.out"],
          ["self.valid_in_3","and_all__U488.in1"],
          ["and_all__U489.in0","and_all__U488.out"],
          ["self.valid_in_4","and_all__U489.in1"],
          ["and_all__U490.in0","and_all__U489.out"],
          ["self.valid_in_5","and_all__U490.in1"],
          ["and_all__U491.in0","and_all__U490.out"],
          ["self.valid_in_6","and_all__U491.in1"],
          ["and_all__U492.in0","and_all__U491.out"],
          ["self.valid_in_7","and_all__U492.in1"],
          ["and_all__U493.in0","and_all__U492.out"],
          ["self.ready_out_0","and_all__U493.in1"],
          ["self.ready_in_8","and_all__U493.out"]
        ]
      },
      "flow_ctrl__U5":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "and_all__U7":{
            "modref":"corebit.and"
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U6.in0"],
          ["self.valid_in_1","and_all__U6.in1"],
          ["self.valid_out_0","and_all__U6.out"],
          ["self.valid_in_1","and_all__U7.in0"],
          ["self.ready_out_0","and_all__U7.in1"],
          ["self.ready_in_0","and_all__U7.out"],
          ["self.valid_in_0","and_all__U8.in0"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_1","and_all__U8.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U10.out"]
        ]
      },
      "hcompute_conv1_stencil":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv1_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_277_288_289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_278_286_287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_280_285_286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_281_284_285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_1_289_290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_290_291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_3_287_288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_7_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_8_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_276_277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_276_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_279_280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_276_281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_276_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_2_276_277.out","add_277_288_289.in0"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.out","add_277_288_289.in1"],
          ["add_conv1_stencil_1_289_290.in1","add_277_288_289.out"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.out","add_278_286_287.in0"],
          ["add_280_285_286.out","add_278_286_287.in1"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.in1","add_278_286_287.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.out","add_280_285_286.in0"],
          ["add_281_284_285.out","add_280_285_286.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.out","add_281_284_285.in0"],
          ["add_hw_input_global_wrapper_stencil_7_283_284.out","add_281_284_285.in1"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_1_289_290.in0"],
          ["add_hw_input_global_wrapper_stencil_1_290_291.in1","add_conv1_stencil_1_289_290.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_290_291.in0"],
          ["self.out_conv1_stencil","add_hw_input_global_wrapper_stencil_1_290_291.out"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_3_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_7_283_284.in0"],
          ["add_hw_input_global_wrapper_stencil_8_282_283.out","add_hw_input_global_wrapper_stencil_7_283_284.in1"],
          ["self.in1_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_8_282_283.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.out","add_hw_input_global_wrapper_stencil_8_282_283.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.in1","const_p2__276$1.out"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.in1","const_p2__276$2.out"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.in1","const_p2__276$3.out"],
          ["mul_hw_input_global_wrapper_stencil_2_276_277.in1","const_p2__276.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.in1","const_p4__279.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_276_277.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_276_278.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_279_280.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_276_281.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_276_282.in0"]
        ]
      },
      "hcompute_conv2_stencil":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv2_stencil","const_p0__323.out"]
        ]
      },
      "hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_342_353_354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_343_351_352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_345_350_351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_346_349_350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_2_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_4_352_353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_8_348_349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_9_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_1_354_355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_conv1_stencil_10_341_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_3_341_342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_5_341_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_6_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_7_341_346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_conv1_stencil_3_341_342.out","add_342_353_354.in0"],
          ["add_conv1_stencil_4_352_353.out","add_342_353_354.in1"],
          ["add_conv2_stencil_1_354_355.in1","add_342_353_354.out"],
          ["mul_conv1_stencil_5_341_343.out","add_343_351_352.in0"],
          ["add_345_350_351.out","add_343_351_352.in1"],
          ["add_conv1_stencil_4_352_353.in1","add_343_351_352.out"],
          ["mul_conv1_stencil_6_344_345.out","add_345_350_351.in0"],
          ["add_346_349_350.out","add_345_350_351.in1"],
          ["mul_conv1_stencil_7_341_346.out","add_346_349_350.in0"],
          ["add_conv1_stencil_8_348_349.out","add_346_349_350.in1"],
          ["self.in0_conv1_stencil.1","add_conv1_stencil_2_355_356.in0"],
          ["add_conv2_stencil_1_354_355.out","add_conv1_stencil_2_355_356.in1"],
          ["self.out_conv2_stencil","add_conv1_stencil_2_355_356.out"],
          ["self.in0_conv1_stencil.3","add_conv1_stencil_4_352_353.in0"],
          ["self.in0_conv1_stencil.7","add_conv1_stencil_8_348_349.in0"],
          ["add_conv1_stencil_9_347_348.out","add_conv1_stencil_8_348_349.in1"],
          ["self.in0_conv1_stencil.8","add_conv1_stencil_9_347_348.in0"],
          ["mul_conv1_stencil_10_341_347.out","add_conv1_stencil_9_347_348.in1"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_1_354_355.in0"],
          ["mul_conv1_stencil_5_341_343.in1","const_p2__341$1.out"],
          ["mul_conv1_stencil_7_341_346.in1","const_p2__341$2.out"],
          ["mul_conv1_stencil_10_341_347.in1","const_p2__341$3.out"],
          ["mul_conv1_stencil_3_341_342.in1","const_p2__341.out"],
          ["mul_conv1_stencil_6_344_345.in1","const_p4__344.out"],
          ["self.in0_conv1_stencil.0","mul_conv1_stencil_10_341_347.in0"],
          ["self.in0_conv1_stencil.2","mul_conv1_stencil_3_341_342.in0"],
          ["self.in0_conv1_stencil.4","mul_conv1_stencil_5_341_343.in0"],
          ["self.in0_conv1_stencil.5","mul_conv1_stencil_6_344_345.in0"],
          ["self.in0_conv1_stencil.6","mul_conv1_stencil_7_341_346.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv2_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv1_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U529":{
            "modref":"corebit.and"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U566":{
            "modref":"corebit.and"
          },
          "and_all__U567":{
            "modref":"corebit.and"
          },
          "and_all__U603":{
            "modref":"corebit.and"
          },
          "and_all__U604":{
            "modref":"corebit.and"
          },
          "and_all__U605":{
            "modref":"corebit.and"
          },
          "and_all__U606":{
            "modref":"corebit.and"
          },
          "ctrl__U514":{
            "modref":"global.affine_controller__U495"
          },
          "ctrl__U551":{
            "modref":"global.affine_controller__U532"
          },
          "ctrl__U588":{
            "modref":"global.affine_controller__U569"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U528"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U565"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U602"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U526":{
            "modref":"global.aff__U515"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U563":{
            "modref":"global.aff__U552"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U600":{
            "modref":"global.aff__U589"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv1_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U413"
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U494"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U531"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U568"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U527":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U564":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U601":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net.out","and_all__U529.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net.out","and_all__U529.in1"],
          ["and_all__U530.in0","and_all__U529.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net.out","and_all__U530.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.ready_out","and_all__U530.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net.out","and_all__U566.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net.out","and_all__U566.in1"],
          ["and_all__U567.in0","and_all__U566.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net.out","and_all__U567.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.ready_out","and_all__U567.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net.out","and_all__U603.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net.out","and_all__U603.in1"],
          ["and_all__U604.in0","and_all__U603.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net.out","and_all__U604.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.ready_out","and_all__U604.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data_ready","and_all__U605.in0"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data_ready","and_all__U605.in1"],
          ["and_all__U606.in0","and_all__U605.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data_ready","and_all__U606.in1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","and_all__U606.out"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U526.d","ctrl__U514.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx_ready","ctrl__U514.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx_valid","ctrl__U514.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U563.d","ctrl__U551.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx_ready","ctrl__U551.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx_valid","ctrl__U551.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U600.d","ctrl__U588.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx_ready","ctrl__U588.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx_valid","ctrl__U588.valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U526.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U563.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U600.out"],
          ["self.op_hcompute_conv1_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv1_stencil_1_read_data_ready","op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv1_stencil_1_read_data_valid","op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data_valid"],
          ["zero_cst_U527.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data_valid"],
          ["zero_cst_U564.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data_valid"],
          ["zero_cst_U601.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_will_update"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U93":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_pt__U92":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_ready_pt__U89":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U91":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U95":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_pt__U94":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_control_vars_pt__U67":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_pt__U66":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_ready_pt__U63":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_control_vars_pt__U65":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_pt__U64":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_control_vars_pt__U69":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_pt__U68":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U145":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_pt__U144":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_ready_pt__U141":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U143":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_pt__U142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U147":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_pt__U146":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_control_vars_pt__U119":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_ready_pt__U115":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_control_vars_pt__U121":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_pt__U120":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U41":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U37":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U39":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U43":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U171":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U170":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U167":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U169":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U168":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U173":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U172":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U607":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U607.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["ready_in_conv1_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U608":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv1_stencil_clkwrk_dsa0","and_all__U608.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U608.in1"],
          ["self.ready_out","and_all__U608.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U609":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U609.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["ready_in_conv1_stencil","BitIn"],
          ["ready_in_conv2_stencil_clkwrk_dsa1","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U610":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv1_stencil","and_all__U610.in0"],
          ["self.ready_in_conv2_stencil_clkwrk_dsa1","and_all__U610.in1"],
          ["self.ready_out","and_all__U610.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv2_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil"]
        ]
      },
      "update_drain_fork_mod_conv1_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","BitIn"],
          ["valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv2_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv2_stencil_clkwrk_dsa1_BANK_0":{
        "type":["Record",[
          ["ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","BitIn"],
          ["valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
