 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:18:05 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.21
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      1.21
  Total Negative Slack:         -2.73
  No. of Violating Paths:       51.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1630
  Buf/Inv Cell Count:             230
  Buf Cell Count:                  23
  Inv Cell Count:                 207
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1435
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3154.435347
  Noncombinational Area:  1290.797418
  Buf/Inv Area:            337.249091
  Total Buffer Area:            53.12
  Total Inverter Area:         284.13
  Macro/Black Box Area:      0.000000
  Net Area:               1083.195402
  -----------------------------------
  Cell Area:              4445.232765
  Design Area:            5528.428168


  Design Rules
  -----------------------------------
  Total Number of Nets:          1788
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                  3.15
  Mapping Optimization:               74.35
  -----------------------------------------
  Overall Compile Time:              144.96
  Overall Compile Wall Clock Time:   148.36

  --------------------------------------------------------------------

  Design  WNS: 0.08  TNS: 2.73  Number of Violating Paths: 51


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
