<module name="ECC_AGGR4_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="REGS_aggr_revision" acronym="REGS_aggr_revision" offset="0x0" width="32" description="Revision parameters">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="REGS_ecc_vector" acronym="REGS_ecc_vector" offset="0x8" width="32" description="ECC Vector Register">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS_misc_status" acronym="REGS_misc_status" offset="0xC" width="32" description="Misc Status">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x113" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="REGS_reserved_svbus" acronym="REGS_reserved_svbus" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS_sec_eoi_reg" acronym="REGS_sec_eoi_reg" offset="0x3C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg0" acronym="REGS_sec_status_reg0" offset="0x40" width="32" description="Interrupt Status Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg1" acronym="REGS_sec_status_reg1" offset="0x44" width="32" description="Interrupt Status Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg2" acronym="REGS_sec_status_reg2" offset="0x48" width="32" description="Interrupt Status Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg3" acronym="REGS_sec_status_reg3" offset="0x4C" width="32" description="Interrupt Status Register 3">
		<bitfield id="ECCAGG_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg0" acronym="REGS_sec_enable_set_reg0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg1" acronym="REGS_sec_enable_set_reg1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg2" acronym="REGS_sec_enable_set_reg2" offset="0x88" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg3" acronym="REGS_sec_enable_set_reg3" offset="0x8C" width="32" description="Interrupt Enable Set Register 3">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_clr_reg0" acronym="REGS_sec_enable_clr_reg0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_sec_enable_clr_reg1" acronym="REGS_sec_enable_clr_reg1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_sec_enable_clr_reg2" acronym="REGS_sec_enable_clr_reg2" offset="0xC8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_sec_enable_clr_reg3" acronym="REGS_sec_enable_clr_reg3" offset="0xCC" width="32" description="Interrupt Enable Clear Register 3">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_eoi_reg" acronym="REGS_ded_eoi_reg" offset="0x13C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg0" acronym="REGS_ded_status_reg0" offset="0x140" width="32" description="Interrupt Status Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg1" acronym="REGS_ded_status_reg1" offset="0x144" width="32" description="Interrupt Status Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg2" acronym="REGS_ded_status_reg2" offset="0x148" width="32" description="Interrupt Status Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg3" acronym="REGS_ded_status_reg3" offset="0x14C" width="32" description="Interrupt Status Register 3">
		<bitfield id="ECCAGG_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg0" acronym="REGS_ded_enable_set_reg0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg1" acronym="REGS_ded_enable_set_reg1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg2" acronym="REGS_ded_enable_set_reg2" offset="0x188" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg3" acronym="REGS_ded_enable_set_reg3" offset="0x18C" width="32" description="Interrupt Enable Set Register 3">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_clr_reg0" acronym="REGS_ded_enable_clr_reg0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_J7AM_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_mmrs_j7am_rc_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_0_cfg_p2p_bridge_Imsram16kx256e_main_0_cfg_bridge_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_2_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_J7AM_PULSAR0_SLV_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_scr_j7am_pulsar0_slv_cbass_err_scr_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_0_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_P2M_BRIDGE_EXPORT_J7AM_IPPHY_TO_RC_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_ipphy_to_rc_vbusp_l0_p2m_bridge_export_j7am_ipphy_to_rc_vbusp_l0_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_src_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_err_j7am_pulsar0_slv_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_1_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_J7AM_PULSAR0_SLV_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_j7am_pulsar0_slv_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_m2p_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_src_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_0_cpu1_cfg_slv_bridge_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_m2m_vbuss_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_dst_vbuss_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_dst_vbuss_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_src_vbuss_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_m2m_m2m_vbuss_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_m2m_dst_vbuss_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Iwku_cor_data_vbusp_32b_dst_m2p_src_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_m2m_vbuss_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_dst_vbuss_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_dst_m2p_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_DST_M2P_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_dst_m2p_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_m2m_vbuss_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_enable_clr_reg1" acronym="REGS_ded_enable_clr_reg1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst1_m2m_bridge_src_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_CFG_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_cfg_l0_m2p_bridge_br_br_scrm_64b_clk2_cfg_l0_bridge_dst_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_J7AM_TO_J7AM_RC_FW_CBASS_P2P_BRIDGE_J7AM_TO_J7AM_RC_FW_CBASS_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_j7am_to_j7am_rc_fw_cbass_p2p_bridge_j7am_to_j7am_rc_fw_cbass_bridge_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_WR_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Iemmcsd4ss_main_0_emmcsdss_wr_mtog_edc_ctrl_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_EDC_CTRL_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_edc_ctrl_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_1_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_1_cpu1_cfg_slv_bridge_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CFG_CBASS_J7AM_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cfg_cbass_j7am_rc_cfg_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_dst_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_src_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SCR_J7AM_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_err_scr_j7am_rc_cbass_err_scr_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_mst0_m2m_bridge_src_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MAIN_RC2CFG_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Islave_safety_gasket_main_rc2cfg_0_cfg_p2p_bridge_Islave_safety_gasket_main_rc2cfg_0_cfg_bridge_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_WR_VBUSM_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_mtog_edc_ctrl_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_WR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_wr_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_128B_CLK1_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_128b_clk1_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_J7AM_PULSAR0_SLV_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_cbass_default_mmrs_j7am_pulsar0_slv_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_J7AM_RC_CBASS_SCRM_128B_CLK1_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_128b_clk1_scr_j7am_rc_cbass_scrm_128b_clk1_scr_edc_ctrl_busecc_1_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ICOMPUTE_CLUSTER_J7AHP_MAIN_0_GIC_MEM_RD_VBUSM_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_mtog_edc_ctrl_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_P2M_BRIDGE_EXPORT_J7AM_RC_TO_RC_CFG_VBUSM_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_rc_cfg_vbusm_l0_p2m_bridge_export_j7am_rc_to_rc_cfg_vbusm_l0_bridge_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_2_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ipulsar_sl_main_2_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_main_2_cpu1_cfg_slv_bridge_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_dst_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_J7AM_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_int_dmsc_scr_j7am_rc_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_PULSAR0_SLV_CBASS_DMSC_SLV_P2P_BRIDGE_PULSAR0_SLV_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_pulsar0_slv_cbass_dmsc_slv_p2p_bridge_pulsar0_slv_cbass_dmsc_slv_bridge_src_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_0_0_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_enable_clr_reg2" acronym="REGS_ded_enable_clr_reg2" offset="0x1C8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_2_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_2_1_cfg_bridge_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_src_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_IPPHY_SWITCH_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_ipphy_switch_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_J7AM_RC_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_j7am_rc_cbass_br_br_scrm_64b_clk2_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_src_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="IEMMCSD4SS_MAIN_0_EMMCSDSS_RD_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for Iemmcsd4ss_main_0_emmcsdss_rd_mtog_edc_ctrl_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_dst_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_SLV_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_slv_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_2_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_2_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_1_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_1_cfg_p2p_bridge_Imsram16kx256e_main_1_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_rc_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_rc_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_BR_BR_SCRM_64B_CLK2_L0_M2P_BRIDGE_BR_BR_SCRM_64B_CLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_br_br_scrm_64b_clk2_l0_m2p_bridge_br_br_scrm_64b_clk2_l0_bridge_src_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_1_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_0_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7AM_MAIN_RC_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_p2p_bridge_Ij7am_main_rc_ecc_aggr_main_rc_4_cfg_bridge_dst_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_src_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_ddr1_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_rc_to_main_infra_vbusp_l0_bridge_dst_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_VIRTSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_p2p_bridge_Ij7am_navss512_virtss_phys_ecc_aggr_main_rcnavss_10_cfg_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_J7AM_PULSAR0_SLV_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_j7am_pulsar0_slv_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_0_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_1_1_cfg_bridge_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_TO_RC_CFG_VBUSM_L0_STOG_6_RD_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_to_rc_cfg_vbusm_l0_stog_6_rd_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_P2P_BRIDGE_IIDOM0_ECC_AGGR_MAIN_RC_R5_1_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_p2p_bridge_IIdom0_ecc_aggr_main_rc_r5_1_0_cfg_bridge_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_J7AM_RC_CBASS_SCRP_32B_CLK4_CFG_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_j7am_rc_cbass_scrp_32b_clk4_cfg_scr_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_J7AM_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_cbass_default_err_j7am_rc_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram1_m2m_bridge_src_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_rc_cbass_dmsc_slv_p2p_bridge_rc_cbass_dmsc_slv_bridge_dst_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7AM_NAVSS512_NBSS_PHYS_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_p2p_bridge_Ij7am_navss512_nbss_phys_ecc_aggr_main_rcnavss_11_cfg_bridge_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_J7AM_RC_CBASS_SCRM_64B_CLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_scrm_64b_clk2_scr_j7am_rc_cbass_scrm_64b_clk2_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_P2P_BRIDGE_IIDOM1_ECC_AGGR_MAIN_RC_R5_0_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_p2p_bridge_IIdom1_ecc_aggr_main_rc_r5_0_1_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_enable_clr_reg3" acronym="REGS_ded_enable_clr_reg3" offset="0x1CC" width="32" description="Interrupt Enable Clear Register 3">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7AHP_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Icompute_cluster_j7ahp_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_j7ahp_main_0_vbusp_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_J7AM_PULSAR0_SLV_CBASS_EXPORT_J7AM_RC_TO_PULSAR0_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_j7am_pulsar0_slv_cbass_export_j7am_rc_to_pulsar0_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_P2P_BRIDGE_EXPORT_J7AM_RC_TO_HC2_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusp_l0_p2p_bridge_export_j7am_rc_to_hc2_vbusp_l0_bridge_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_RC_TO_HC2_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_rc_to_hc2_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_rc_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_J7AM_RC_CBASS_EXPORT_J7AM_HC2_TO_RC_VBUSM_L1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_j7am_rc_cbass_export_j7am_hc2_to_rc_vbusm_l1_m2m_bridge_src_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_PULSAR0_MEM_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_p2p_bridge_Ij7am_pulsar0_mem_cbass_main_0_cbass_err_slv_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7AM_RC_CBASS_INAVSS512J7AM_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_j7am_rc_cbass_Inavss512j7am_main_0_nav_sram0_m2m_bridge_src_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IRC_FW_CBASS_J7AM_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Irc_fw_cbass_j7am_rc_cbass_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_IMSRAM16KX256E_MAIN_2_CFG_P2P_BRIDGE_IMSRAM16KX256E_MAIN_2_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_Imsram16kx256e_main_2_cfg_p2p_bridge_Imsram16kx256e_main_2_cfg_bridge_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_RC_MCU_TO_IPPHY_VBUSP_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_export_j7am_rc_mcu_to_ipphy_vbusp_l0_m2p_bridge_export_j7am_rc_mcu_to_ipphy_vbusp_l0_bridge_src_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_PULSAR0_SLV_CBASS_0_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_J7AM_PULSAR0_SLV_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_pulsar0_slv_cbass_0_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_j7am_pulsar0_slv_cbass_scrp_32b_clk4_scr_edc_ctrl_busecc_0_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7AM_RC_CBASS_J7AM_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Ij7am_rc_cbass_j7am_rc_cbass_main_SYSCLK0_2_clk_edc_ctrl_cbass_int_main_SYSCLK0_2_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_aggr_enable_set" acronym="REGS_aggr_enable_set" offset="0x200" width="32" description="AGGR interrupt enable set Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_aggr_enable_clr" acronym="REGS_aggr_enable_clr" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_aggr_status_set" acronym="REGS_aggr_status_set" offset="0x208" width="32" description="AGGR interrupt status set Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="REGS_aggr_status_clr" acronym="REGS_aggr_status_clr" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>