# Finite-State-Machine-Design
 Designed a sequence detection circuit using both Moore and Mealy FSM, Design was implemented HDL Language Used: verilog
