$date
	Sat Jun 01 09:26:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module _4bitDown_tb $end
$var wire 4 ! o [3:0] $end
$var reg 1 " clk $end
$var reg 1 # set $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ o [3:0] $end
$var wire 1 # set $end
$var wire 4 % i_temp [3:0] $end
$var reg 4 & o_temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 &
b1110 %
b1111 $
1#
0"
b1111 !
$end
#5000
1"
#10000
0#
0"
#15000
b1101 %
b1110 !
b1110 $
b1110 &
1"
#20000
0"
#25000
b1100 %
b1101 !
b1101 $
b1101 &
1"
#30000
0"
#35000
b1011 %
b1100 !
b1100 $
b1100 &
1"
#40000
0"
#45000
b1010 %
b1011 !
b1011 $
b1011 &
1"
#50000
0"
#55000
b1001 %
b1010 !
b1010 $
b1010 &
1"
#60000
0"
#65000
b1000 %
b1001 !
b1001 $
b1001 &
1"
#70000
0"
#75000
b111 %
b1000 !
b1000 $
b1000 &
1"
#80000
0"
#85000
b110 %
b111 !
b111 $
b111 &
1"
#90000
0"
#95000
b101 %
b110 !
b110 $
b110 &
1"
#100000
0"
#105000
b100 %
b101 !
b101 $
b101 &
1"
#110000
0"
#115000
b11 %
b100 !
b100 $
b100 &
1"
#120000
0"
#125000
b10 %
b11 !
b11 $
b11 &
1"
#130000
0"
#135000
b1 %
b10 !
b10 $
b10 &
1"
#140000
0"
#145000
b0 %
b1 !
b1 $
b1 &
1"
#150000
0"
#155000
b1111 %
b0 !
b0 $
b0 &
1"
#160000
0"
