digraph "CFG for '_Z13vector_lgammaiPKfiiPfii' function" {
	label="CFG for '_Z13vector_lgammaiPKfiiPfii' function";

	Node0x4ebd500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %326\l|{<s0>T|<s1>F}}"];
	Node0x4ebd500:s0 -> Node0x4ebf430;
	Node0x4ebd500:s1 -> Node0x4ebf4c0;
	Node0x4ebf430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = tail call float @llvm.fabs.f32(float %23)\l  %25 = fcmp olt float %24, 1.562500e-02\l  br i1 %25, label %26, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4ebf430:s0 -> Node0x4ec0cd0;
	Node0x4ebf430:s1 -> Node0x4ec0d60;
	Node0x4ec0cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = tail call float @llvm.fmuladd.f32(float %24, float 0x3FD1513220000000,\l... float 0xBFD9A4D560000000)\l  %28 = tail call float @llvm.fmuladd.f32(float %24, float %27, float\l... 0x3FEA51A660000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %24, float %28, float\l... 0xBFE2788D00000000)\l  %30 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 144)\l  %31 = select i1 %30, float 0x41F0000000000000, float 1.000000e+00\l  %32 = fmul float %24, %31\l  %33 = tail call float @llvm.log2.f32(float %32)\l  %34 = fmul float %33, 0x3FE62E42E0000000\l  %35 = tail call i1 @llvm.amdgcn.class.f32(float %33, i32 519)\l  %36 = fneg float %34\l  %37 = tail call float @llvm.fma.f32(float %33, float 0x3FE62E42E0000000,\l... float %36)\l  %38 = tail call float @llvm.fma.f32(float %33, float 0x3E6EFA39E0000000,\l... float %37)\l  %39 = fadd float %34, %38\l  %40 = select i1 %35, float %33, float %39\l  %41 = select i1 %30, float 0x40362E4300000000, float 0.000000e+00\l  %42 = fsub float %40, %41\l  %43 = fneg float %42\l  %44 = tail call float @llvm.fmuladd.f32(float %24, float %29, float %43)\l  br label %239\l}"];
	Node0x4ec0cd0 -> Node0x4ec27a0;
	Node0x4ec0d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%45:\l45:                                               \l  %46 = fcmp olt float %24, 2.000000e+00\l  br i1 %46, label %47, label %141\l|{<s0>T|<s1>F}}"];
	Node0x4ec0d60:s0 -> Node0x4ec28f0;
	Node0x4ec0d60:s1 -> Node0x4ec2980;
	Node0x4ec28f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%47:\l47:                                               \l  %48 = fcmp ugt float %24, 0x3FECCCCCC0000000\l  br i1 %48, label %72, label %49\l|{<s0>T|<s1>F}}"];
	Node0x4ec28f0:s0 -> Node0x4ec2b50;
	Node0x4ec28f0:s1 -> Node0x4ec2be0;
	Node0x4ec2be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%49:\l49:                                               \l  %50 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 144)\l  %51 = select i1 %50, float 0x41F0000000000000, float 1.000000e+00\l  %52 = fmul float %24, %51\l  %53 = tail call float @llvm.log2.f32(float %52)\l  %54 = fmul float %53, 0x3FE62E42E0000000\l  %55 = tail call i1 @llvm.amdgcn.class.f32(float %53, i32 519)\l  %56 = fneg float %54\l  %57 = tail call float @llvm.fma.f32(float %53, float 0x3FE62E42E0000000,\l... float %56)\l  %58 = tail call float @llvm.fma.f32(float %53, float 0x3E6EFA39E0000000,\l... float %57)\l  %59 = fadd float %54, %58\l  %60 = select i1 %55, float %53, float %59\l  %61 = select i1 %50, float 0x40362E4300000000, float 0.000000e+00\l  %62 = fsub float %60, %61\l  %63 = fneg float %62\l  %64 = fsub float 1.000000e+00, %24\l  %65 = fcmp olt float %24, 0x3FE7694460000000\l  %66 = fadd float %24, 0xBFDD8B6180000000\l  %67 = select i1 %65, float %66, float %64\l  %68 = zext i1 %65 to i32\l  %69 = fcmp olt float %24, 0x3FCDA66120000000\l  %70 = select i1 %69, float %24, float %67\l  %71 = select i1 %69, i32 2, i32 %68\l  br label %83\l}"];
	Node0x4ec2be0 -> Node0x4ec3f00;
	Node0x4ec2b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%72:\l72:                                               \l  %73 = fsub float 2.000000e+00, %24\l  %74 = fcmp olt float %24, 0x3FFBB4A240000000\l  %75 = fadd float %24, 0xBFF762D860000000\l  %76 = select i1 %74, float %75, float %73\l  %77 = select i1 %74, float 1.000000e+00, float %73\l  %78 = fptosi float %77 to i32\l  %79 = fcmp olt float %24, 0x3FF3AE1480000000\l  %80 = fadd float %24, -1.000000e+00\l  %81 = select i1 %79, float %80, float %76\l  %82 = select i1 %79, i32 2, i32 %78\l  br label %83\l}"];
	Node0x4ec2b50 -> Node0x4ec3f00;
	Node0x4ec3f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%83:\l83:                                               \l  %84 = phi float [ %70, %49 ], [ %81, %72 ]\l  %85 = phi i32 [ %71, %49 ], [ %82, %72 ]\l  %86 = phi float [ %63, %49 ], [ 0.000000e+00, %72 ]\l  switch i32 %85, label %239 [\l    i32 0, label %87\l    i32 1, label %103\l    i32 2, label %125\l  ]\l|{<s0>def|<s1>0|<s2>1|<s3>2}}"];
	Node0x4ec3f00:s0 -> Node0x4ec27a0;
	Node0x4ec3f00:s1 -> Node0x4ec4940;
	Node0x4ec3f00:s2 -> Node0x4ec49c0;
	Node0x4ec3f00:s3 -> Node0x4ec4a50;
	Node0x4ec4940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%87:\l87:                                               \l  %88 = fmul float %84, %84\l  %89 = tail call float @llvm.fmuladd.f32(float %88, float 0x3EFA707440000000,\l... float 0x3F2CF2ECE0000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %88, float %89, float\l... 0x3F538A9420000000)\l  %91 = tail call float @llvm.fmuladd.f32(float %88, float %90, float\l... 0x3F7E404FC0000000)\l  %92 = tail call float @llvm.fmuladd.f32(float %88, float %91, float\l... 0x3FB13E0020000000)\l  %93 = tail call float @llvm.fmuladd.f32(float %88, float %92, float\l... 0x3FB3C467E0000000)\l  %94 = tail call float @llvm.fmuladd.f32(float %88, float 0x3F07858EA0000000,\l... float 0x3F1C5088A0000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %88, float %94, float\l... 0x3F40B6C680000000)\l  %96 = tail call float @llvm.fmuladd.f32(float %88, float %95, float\l... 0x3F67ADD8C0000000)\l  %97 = tail call float @llvm.fmuladd.f32(float %88, float %96, float\l... 0x3F951322A0000000)\l  %98 = tail call float @llvm.fmuladd.f32(float %88, float %97, float\l... 0x3FD4A34CC0000000)\l  %99 = fmul float %88, %98\l  %100 = tail call float @llvm.fmuladd.f32(float %84, float %93, float %99)\l  %101 = tail call float @llvm.fmuladd.f32(float %84, float -5.000000e-01,\l... float %100)\l  %102 = fadd float %86, %101\l  br label %239\l}"];
	Node0x4ec4940 -> Node0x4ec27a0;
	Node0x4ec49c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%103:\l103:                                              \l  %104 = fmul float %84, %84\l  %105 = fmul float %84, %104\l  %106 = tail call float @llvm.fmuladd.f32(float %105, float\l... 0x3F34AF6D60000000, float 0xBF56FE8EC0000000)\l  %107 = tail call float @llvm.fmuladd.f32(float %105, float %106, float\l... 0x3F78FCE0E0000000)\l  %108 = tail call float @llvm.fmuladd.f32(float %105, float %107, float\l... 0xBFA0C9A8E0000000)\l  %109 = tail call float @llvm.fmuladd.f32(float %105, float %108, float\l... 0x3FDEF72BC0000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %105, float\l... 0xBF347F24E0000000, float 0x3F4CDF0CE0000000)\l  %111 = tail call float @llvm.fmuladd.f32(float %105, float %110, float\l... 0xBF6E2EFFC0000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %105, float %111, float\l... 0x3F9266E7A0000000)\l  %113 = tail call float @llvm.fmuladd.f32(float %105, float %112, float\l... 0xBFC2E42780000000)\l  %114 = tail call float @llvm.fmuladd.f32(float %105, float\l... 0x3F35FD3EE0000000, float 0xBF41A610A0000000)\l  %115 = tail call float @llvm.fmuladd.f32(float %105, float %114, float\l... 0x3F6282D320000000)\l  %116 = tail call float @llvm.fmuladd.f32(float %105, float %115, float\l... 0xBF851F9FC0000000)\l  %117 = tail call float @llvm.fmuladd.f32(float %105, float %116, float\l... 0x3FB08B42A0000000)\l  %118 = tail call float @llvm.fmuladd.f32(float %84, float %117, float %113)\l  %119 = fneg float %118\l  %120 = tail call float @llvm.fmuladd.f32(float %105, float %119, float\l... 0xBC50C7CAA0000000)\l  %121 = fneg float %120\l  %122 = tail call float @llvm.fmuladd.f32(float %104, float %109, float %121)\l  %123 = fadd float %122, 0xBFBF19B9C0000000\l  %124 = fadd float %86, %123\l  br label %239\l}"];
	Node0x4ec49c0 -> Node0x4ec27a0;
	Node0x4ec4a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%125:\l125:                                              \l  %126 = tail call float @llvm.fmuladd.f32(float %84, float\l... 0x3F8B678BC0000000, float 0x3FCD4EAF00000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %84, float %126, float\l... 0x3FEF497640000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %84, float %127, float\l... 0x3FF7475CE0000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %84, float %128, float\l... 0x3FE4401E80000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %84, float %129, float\l... 0xBFB3C467E0000000)\l  %131 = fmul float %84, %130\l  %132 = tail call float @llvm.fmuladd.f32(float %84, float\l... 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000)\l  %133 = tail call float @llvm.fmuladd.f32(float %84, float %132, float\l... 0x3FE89DFBE0000000)\l  %134 = tail call float @llvm.fmuladd.f32(float %84, float %133, float\l... 0x40010725A0000000)\l  %135 = tail call float @llvm.fmuladd.f32(float %84, float %134, float\l... 0x4003A5D7C0000000)\l  %136 = tail call float @llvm.fmuladd.f32(float %84, float %135, float\l... 1.000000e+00)\l  %137 = tail call float @llvm.amdgcn.rcp.f32(float %136)\l  %138 = fmul float %131, %137\l  %139 = tail call float @llvm.fmuladd.f32(float %84, float -5.000000e-01,\l... float %138)\l  %140 = fadd float %86, %139\l  br label %239\l}"];
	Node0x4ec4a50 -> Node0x4ec27a0;
	Node0x4ec2980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%141:\l141:                                              \l  %142 = fcmp olt float %24, 8.000000e+00\l  br i1 %142, label %143, label %196\l|{<s0>T|<s1>F}}"];
	Node0x4ec2980:s0 -> Node0x4ec9c20;
	Node0x4ec2980:s1 -> Node0x4ec9c70;
	Node0x4ec9c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%143:\l143:                                              \l  %144 = fptosi float %24 to i32\l  %145 = sitofp i32 %144 to float\l  %146 = fsub float %24, %145\l  %147 = tail call float @llvm.fmuladd.f32(float %146, float\l... 0x3F00BFECE0000000, float 0x3F5E26B680000000)\l  %148 = tail call float @llvm.fmuladd.f32(float %146, float %147, float\l... 0x3F9B481C80000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %146, float %148, float\l... 0x3FC2BB9CC0000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %146, float %149, float\l... 0x3FD4D98F40000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %146, float %150, float\l... 0x3FCB848B40000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %146, float %151, float\l... 0xBFB3C467E0000000)\l  %153 = fmul float %146, %152\l  %154 = tail call float @llvm.fmuladd.f32(float %146, float\l... 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000)\l  %155 = tail call float @llvm.fmuladd.f32(float %146, float %154, float\l... 0x3F9317EA80000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %146, float %155, float\l... 0x3FC601EDC0000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %146, float %156, float\l... 0x3FE71A18A0000000)\l  %158 = tail call float @llvm.fmuladd.f32(float %146, float %157, float\l... 0x3FF645A760000000)\l  %159 = tail call float @llvm.fmuladd.f32(float %146, float %158, float\l... 1.000000e+00)\l  %160 = tail call float @llvm.amdgcn.rcp.f32(float %159)\l  %161 = fmul float %153, %160\l  %162 = tail call float @llvm.fmuladd.f32(float %146, float 5.000000e-01,\l... float %161)\l  %163 = fadd float %146, 2.000000e+00\l  %164 = fadd float %146, 3.000000e+00\l  %165 = fadd float %146, 4.000000e+00\l  %166 = fadd float %146, 5.000000e+00\l  %167 = fadd float %146, 6.000000e+00\l  %168 = icmp sgt i32 %144, 2\l  %169 = select i1 %168, float %163, float 1.000000e+00\l  %170 = icmp sgt i32 %144, 3\l  %171 = select i1 %170, float %164, float 1.000000e+00\l  %172 = fmul float %169, %171\l  %173 = icmp sgt i32 %144, 4\l  %174 = select i1 %173, float %165, float 1.000000e+00\l  %175 = fmul float %174, %172\l  %176 = icmp sgt i32 %144, 5\l  %177 = select i1 %176, float %166, float 1.000000e+00\l  %178 = fmul float %177, %175\l  %179 = icmp sgt i32 %144, 6\l  %180 = select i1 %179, float %167, float 1.000000e+00\l  %181 = fmul float %180, %178\l  %182 = tail call i1 @llvm.amdgcn.class.f32(float %181, i32 144)\l  %183 = select i1 %182, float 0x41F0000000000000, float 1.000000e+00\l  %184 = fmul float %181, %183\l  %185 = tail call float @llvm.log2.f32(float %184)\l  %186 = fmul float %185, 0x3FE62E42E0000000\l  %187 = tail call i1 @llvm.amdgcn.class.f32(float %185, i32 519)\l  %188 = fneg float %186\l  %189 = tail call float @llvm.fma.f32(float %185, float 0x3FE62E42E0000000,\l... float %188)\l  %190 = tail call float @llvm.fma.f32(float %185, float 0x3E6EFA39E0000000,\l... float %189)\l  %191 = fadd float %186, %190\l  %192 = select i1 %187, float %185, float %191\l  %193 = select i1 %182, float 0x40362E4300000000, float 0.000000e+00\l  %194 = fsub float %192, %193\l  %195 = fadd float %162, %194\l  br label %239\l}"];
	Node0x4ec9c20 -> Node0x4ec27a0;
	Node0x4ec9c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%196:\l196:                                              \l  %197 = fcmp olt float %24, 0x4390000000000000\l  br i1 %197, label %198, label %223\l|{<s0>T|<s1>F}}"];
	Node0x4ec9c70:s0 -> Node0x4ecccc0;
	Node0x4ec9c70:s1 -> Node0x4eccd10;
	Node0x4ecccc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%198:\l198:                                              \l  %199 = tail call float @llvm.amdgcn.rcp.f32(float %24)\l  %200 = fmul float %199, %199\l  %201 = tail call float @llvm.fmuladd.f32(float %200, float\l... 0xBF5AB89D00000000, float 0x3F4B67BA40000000)\l  %202 = tail call float @llvm.fmuladd.f32(float %200, float %201, float\l... 0xBF4380CB80000000)\l  %203 = tail call float @llvm.fmuladd.f32(float %200, float %202, float\l... 0x3F4A019FA0000000)\l  %204 = tail call float @llvm.fmuladd.f32(float %200, float %203, float\l... 0xBF66C16C20000000)\l  %205 = tail call float @llvm.fmuladd.f32(float %200, float %204, float\l... 0x3FB5555560000000)\l  %206 = tail call float @llvm.fmuladd.f32(float %199, float %205, float\l... 0x3FDACFE3A0000000)\l  %207 = fadd float %24, -5.000000e-01\l  %208 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 144)\l  %209 = select i1 %208, float 0x41F0000000000000, float 1.000000e+00\l  %210 = fmul float %24, %209\l  %211 = tail call float @llvm.log2.f32(float %210)\l  %212 = fmul float %211, 0x3FE62E42E0000000\l  %213 = tail call i1 @llvm.amdgcn.class.f32(float %211, i32 519)\l  %214 = fneg float %212\l  %215 = tail call float @llvm.fma.f32(float %211, float 0x3FE62E42E0000000,\l... float %214)\l  %216 = tail call float @llvm.fma.f32(float %211, float 0x3E6EFA39E0000000,\l... float %215)\l  %217 = fadd float %212, %216\l  %218 = select i1 %213, float %211, float %217\l  %219 = select i1 %208, float 0x40362E4300000000, float 0.000000e+00\l  %220 = fsub float %218, %219\l  %221 = fadd float %220, -1.000000e+00\l  %222 = tail call float @llvm.fmuladd.f32(float %207, float %221, float %206)\l  br label %239\l}"];
	Node0x4ecccc0 -> Node0x4ec27a0;
	Node0x4eccd10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%223:\l223:                                              \l  %224 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 144)\l  %225 = select i1 %224, float 0x41F0000000000000, float 1.000000e+00\l  %226 = fmul float %24, %225\l  %227 = tail call float @llvm.log2.f32(float %226)\l  %228 = fmul float %227, 0x3FE62E42E0000000\l  %229 = tail call i1 @llvm.amdgcn.class.f32(float %227, i32 519)\l  %230 = fneg float %228\l  %231 = tail call float @llvm.fma.f32(float %227, float 0x3FE62E42E0000000,\l... float %230)\l  %232 = tail call float @llvm.fma.f32(float %227, float 0x3E6EFA39E0000000,\l... float %231)\l  %233 = fadd float %228, %232\l  %234 = select i1 %229, float %227, float %233\l  %235 = select i1 %224, float 0x40362E4300000000, float 0.000000e+00\l  %236 = fsub float %234, %235\l  %237 = fneg float %24\l  %238 = tail call float @llvm.fmuladd.f32(float %24, float %236, float %237)\l  br label %239\l}"];
	Node0x4eccd10 -> Node0x4ec27a0;
	Node0x4ec27a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%239:\l239:                                              \l  %240 = phi float [ %44, %26 ], [ %195, %143 ], [ %222, %198 ], [ %238, %223\l... ], [ %86, %83 ], [ %140, %125 ], [ %124, %103 ], [ %102, %87 ]\l  %241 = fcmp oge float %23, 0.000000e+00\l  br i1 %241, label %242, label %247\l|{<s0>T|<s1>F}}"];
	Node0x4ec27a0:s0 -> Node0x4ecf410;
	Node0x4ec27a0:s1 -> Node0x4ecf460;
	Node0x4ecf410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%242:\l242:                                              \l  %243 = fcmp oeq float %23, 1.000000e+00\l  %244 = fcmp oeq float %23, 2.000000e+00\l  %245 = or i1 %243, %244\l  %246 = select i1 %245, float 0.000000e+00, float %240\l  br label %311\l}"];
	Node0x4ecf410 -> Node0x4ecf7c0;
	Node0x4ecf460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%247:\l247:                                              \l  %248 = fcmp olt float %24, 0x4160000000000000\l  %249 = fcmp ogt float %24, 0x3EA0000000000000\l  %250 = and i1 %248, %249\l  br i1 %250, label %251, label %311\l|{<s0>T|<s1>F}}"];
	Node0x4ecf460:s0 -> Node0x4ecfa30;
	Node0x4ecf460:s1 -> Node0x4ecf7c0;
	Node0x4ecfa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%251:\l251:                                              \l  %252 = fmul float %24, 5.000000e-01\l  %253 = tail call float @llvm.amdgcn.fract.f32(float %252)\l  %254 = tail call i1 @llvm.amdgcn.class.f32(float %252, i32 516)\l  %255 = fmul float %253, 2.000000e+00\l  %256 = select i1 %254, float 0.000000e+00, float %255\l  %257 = fcmp ogt float %24, 1.000000e+00\l  %258 = select i1 %257, float %256, float %24\l  %259 = fmul float %258, 2.000000e+00\l  %260 = tail call float @llvm.rint.f32(float %259)\l  %261 = tail call float @llvm.fmuladd.f32(float %260, float -5.000000e-01,\l... float %258)\l  %262 = fptosi float %260 to i32\l  %263 = fmul float %261, %261\l  %264 = tail call float @llvm.fmuladd.f32(float %263, float\l... 0x3FCEB54820000000, float 0xBFE3E497C0000000)\l  %265 = tail call float @llvm.fmuladd.f32(float %263, float %264, float\l... 0x400468E6C0000000)\l  %266 = tail call float @llvm.fmuladd.f32(float %263, float %265, float\l... 0xC014ABC1C0000000)\l  %267 = fmul float %261, %263\l  %268 = fmul float %267, %266\l  %269 = tail call float @llvm.fmuladd.f32(float %261, float\l... 0x400921FB60000000, float %268)\l  %270 = tail call float @llvm.fmuladd.f32(float %263, float\l... 0x3FA97CA880000000, float 0x3FCC85D3A0000000)\l  %271 = tail call float @llvm.fmuladd.f32(float %263, float %270, float\l... 0xBFF55A3B40000000)\l  %272 = tail call float @llvm.fmuladd.f32(float %263, float %271, float\l... 0x40103C1A60000000)\l  %273 = tail call float @llvm.fmuladd.f32(float %263, float %272, float\l... 0xC013BD3CC0000000)\l  %274 = tail call float @llvm.fmuladd.f32(float %263, float %273, float\l... 1.000000e+00)\l  %275 = and i32 %262, 1\l  %276 = icmp eq i32 %275, 0\l  %277 = select i1 %276, float %269, float %274\l  %278 = bitcast float %277 to i32\l  %279 = shl i32 %262, 30\l  %280 = and i32 %279, -2147483648\l  %281 = bitcast float %23 to i32\l  %282 = bitcast float %24 to i32\l  %283 = xor i32 %282, %281\l  %284 = xor i32 %283, %280\l  %285 = xor i32 %284, %278\l  %286 = bitcast i32 %285 to float\l  %287 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 504)\l  %288 = select i1 %287, float %286, float 0x7FF8000000000000\l  %289 = fmul float %23, %288\l  %290 = tail call float @llvm.fabs.f32(float %289)\l  %291 = fdiv float 0x400921FB60000000, %290, !fpmath !11\l  %292 = tail call i1 @llvm.amdgcn.class.f32(float %291, i32 144)\l  %293 = select i1 %292, float 0x41F0000000000000, float 1.000000e+00\l  %294 = fmul float %291, %293\l  %295 = tail call float @llvm.log2.f32(float %294)\l  %296 = fmul float %295, 0x3FE62E42E0000000\l  %297 = tail call i1 @llvm.amdgcn.class.f32(float %295, i32 519)\l  %298 = fneg float %296\l  %299 = tail call float @llvm.fma.f32(float %295, float 0x3FE62E42E0000000,\l... float %298)\l  %300 = tail call float @llvm.fma.f32(float %295, float 0x3E6EFA39E0000000,\l... float %299)\l  %301 = fadd float %296, %300\l  %302 = select i1 %297, float %295, float %301\l  %303 = select i1 %292, float 0x40362E4300000000, float 0.000000e+00\l  %304 = fsub float %302, %303\l  %305 = fsub float %304, %240\l  %306 = tail call float @llvm.amdgcn.fract.f32(float %23)\l  %307 = tail call i1 @llvm.amdgcn.class.f32(float %23, i32 516)\l  %308 = select i1 %307, float 0.000000e+00, float %306\l  %309 = fcmp oeq float %308, 0.000000e+00\l  %310 = select i1 %309, float 0x7FF0000000000000, float %305\l  br label %311\l}"];
	Node0x4ecfa30 -> Node0x4ecf7c0;
	Node0x4ecf7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%311:\l311:                                              \l  %312 = phi float [ %246, %242 ], [ %310, %251 ], [ %240, %247 ]\l  %313 = fcmp uno float %23, 0.000000e+00\l  %314 = fcmp oeq float %23, 0.000000e+00\l  %315 = fcmp oeq float %24, 0x7FF0000000000000\l  %316 = select i1 %314, i1 true, i1 %315\l  %317 = fcmp olt float %24, 0x4160000000000000\l  %318 = select i1 %241, i1 true, i1 %317\l  %319 = select i1 %318, float %312, float 0x7FF0000000000000\l  %320 = select i1 %316, float 0x7FF0000000000000, float %319\l  %321 = select i1 %313, float %23, float %320\l  %322 = mul nsw i32 %16, %6\l  %323 = add nsw i32 %322, %5\l  %324 = sext i32 %323 to i64\l  %325 = getelementptr inbounds float, float addrspace(1)* %4, i64 %324\l  store float %321, float addrspace(1)* %325, align 4, !tbaa !7\l  br label %326\l}"];
	Node0x4ecf7c0 -> Node0x4ebf4c0;
	Node0x4ebf4c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%326:\l326:                                              \l  ret void\l}"];
}
