Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tdc_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tdc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SWITCH' is not connected on this instance [A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tdc_tb_time_impl.sdf", for root module "tdc_tb/u1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tdc_tb_time_impl.sdf", for root module "tdc_tb/u1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.SRLC16E_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.ila_0
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module xil_defaultlib.clocks
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg__parameter...
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module simprims_ver.VCC
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.clk_x_pntrs_7
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.rd_fwft
Compiling module xil_defaultlib.rd_status_flags_as_17
Compiling module xil_defaultlib.rd_handshaking_flags__parameteri...
Compiling module xil_defaultlib.rd_bin_cntr_18
Compiling module xil_defaultlib.rd_logic__parameterized0
Compiling module xil_defaultlib.wr_status_flags_as_14
Compiling module xil_defaultlib.wr_handshaking_flags_15
Compiling module xil_defaultlib.wr_bin_cntr_16
Compiling module xil_defaultlib.wr_logic__parameterized0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD368
Compiling module xil_defaultlib.RAM32M_HD369
Compiling module xil_defaultlib.dmem_13
Compiling module xil_defaultlib.memory__parameterized0
Compiling module xil_defaultlib.synchronizer_ff_9
Compiling module xil_defaultlib.synchronizer_ff_10
Compiling module xil_defaultlib.synchronizer_ff_11
Compiling module xil_defaultlib.synchronizer_ff_12
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module xil_defaultlib.reset_blk_ramfifo_8
Compiling module xil_defaultlib.fifo_generator_ramfifo__paramete...
Compiling module xil_defaultlib.fifo_generator_top__parameterize...
Compiling module xil_defaultlib.fifo_generator_v13_1_5_synth__pa...
Compiling module xil_defaultlib.fifo_generator_v13_1_5__paramete...
Compiling module xil_defaultlib.xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.synchronizer_ff__parameterized0
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.clk_x_pntrs
Compiling module xil_defaultlib.rd_status_flags_as
Compiling module xil_defaultlib.rd_handshaking_flags
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.wr_status_flags_as
Compiling module xil_defaultlib.wr_handshaking_flags
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module xil_defaultlib.RAM32M_HD370
Compiling module xil_defaultlib.RAM32M_HD371
Compiling module xil_defaultlib.RAM32M_HD372
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.synchronizer_ff
Compiling module xil_defaultlib.synchronizer_ff_1
Compiling module xil_defaultlib.synchronizer_ff_2
Compiling module xil_defaultlib.synchronizer_ff_3
Compiling module xil_defaultlib.reset_blk_ramfifo
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_5_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_5
Compiling module xil_defaultlib.xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg__parameter...
Compiling module xil_defaultlib.xsdbm_v3_0_0_if_static_status
Compiling module xil_defaultlib.xsdbm_v3_0_0_if
Compiling module xil_defaultlib.xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.xsdbm_v3_0_0_burst_wdlen_ctl
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_flg__parame...
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.ltlib_v1_0_1_generic_mux
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_mstr2sl_if
Compiling module xil_defaultlib.xsdbm_v3_0_0_icon2xsdb
Compiling module xil_defaultlib.xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.xsdbm_v3_0_0_icon
Compiling module simprims_ver.BSCANE2
Compiling module xil_defaultlib.ltlib_v1_0_1_bscan
Compiling module xil_defaultlib.xsdbm_v3_0_0_bscan_switch
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module xil_defaultlib.debouncer__1
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.TDC
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.tdc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_tb_time_impl
