

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'
================================================================
* Date:           Tue Oct 28 17:21:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten182 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten195"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten182"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc149"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i14 %indvar_flatten195" [src/conv2.cpp:84]   --->   Operation 17 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln84 = icmp_eq  i14 %indvar_flatten195_load, i14 9248" [src/conv2.cpp:84]   --->   Operation 19 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln84_1 = add i14 %indvar_flatten195_load, i14 1" [src/conv2.cpp:84]   --->   Operation 20 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc155, void %for.end157.exitStub" [src/conv2.cpp:84]   --->   Operation 21 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv2.cpp:86]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_3_load = load i5 %i_3" [src/conv2.cpp:84]   --->   Operation 23 'load' 'i_3_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten182_load = load i10 %indvar_flatten182" [src/conv2.cpp:85]   --->   Operation 24 'load' 'indvar_flatten182_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%feat_load = load i6 %feat" [src/conv2.cpp:84]   --->   Operation 25 'load' 'feat_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln84 = add i6 %feat_load, i6 1" [src/conv2.cpp:84]   --->   Operation 26 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_eq  i10 %indvar_flatten182_load, i10 289" [src/conv2.cpp:85]   --->   Operation 27 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i5 0, i5 %i_3_load" [src/conv2.cpp:84]   --->   Operation 28 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i6 %add_ln84, i6 %feat_load" [src/conv2.cpp:84]   --->   Operation 29 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i6 %select_ln84_1" [src/conv2.cpp:87]   --->   Operation 30 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln84_1, i4 0" [src/conv2.cpp:87]   --->   Operation 31 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i10 %tmp_34, i10 %zext_ln87" [src/conv2.cpp:87]   --->   Operation 32 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%xor_ln84 = xor i1 %icmp_ln85, i1 1" [src/conv2.cpp:84]   --->   Operation 33 'xor' 'xor_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln86 = icmp_eq  i5 %j_load, i5 17" [src/conv2.cpp:86]   --->   Operation 34 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln84 = and i1 %icmp_ln86, i1 %xor_ln84" [src/conv2.cpp:84]   --->   Operation 35 'and' 'and_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %select_ln84, i5 1" [src/conv2.cpp:85]   --->   Operation 36 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%or_ln85 = or i1 %and_ln84, i1 %icmp_ln85" [src/conv2.cpp:85]   --->   Operation 37 'or' 'or_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln85 = select i1 %or_ln85, i5 0, i5 %j_load" [src/conv2.cpp:85]   --->   Operation 38 'select' 'select_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.41ns)   --->   "%select_ln85_1 = select i1 %and_ln84, i5 %add_ln85, i5 %select_ln84" [src/conv2.cpp:85]   --->   Operation 39 'select' 'select_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %select_ln85_1" [src/conv2.cpp:87]   --->   Operation 40 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i10 %add_ln87, i10 %zext_ln87_1" [src/conv2.cpp:87]   --->   Operation 41 'add' 'add_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i10 %add_ln87_1" [src/conv2.cpp:87]   --->   Operation 42 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 43 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 44 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 45 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 46 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 47 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 48 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 49 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 50 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 51 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 52 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 53 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 54 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 55 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 56 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 57 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 58 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln87_2" [src/conv2.cpp:87]   --->   Operation 59 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:87]   --->   Operation 60 'load' 'layer2_output_tile_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:87]   --->   Operation 61 'load' 'layer2_output_tile_1_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:87]   --->   Operation 62 'load' 'layer2_output_tile_2_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:87]   --->   Operation 63 'load' 'layer2_output_tile_3_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:87]   --->   Operation 64 'load' 'layer2_output_tile_4_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:87]   --->   Operation 65 'load' 'layer2_output_tile_5_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:87]   --->   Operation 66 'load' 'layer2_output_tile_6_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:87]   --->   Operation 67 'load' 'layer2_output_tile_7_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:87]   --->   Operation 68 'load' 'layer2_output_tile_8_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:87]   --->   Operation 69 'load' 'layer2_output_tile_9_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:87]   --->   Operation 70 'load' 'layer2_output_tile_10_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:87]   --->   Operation 71 'load' 'layer2_output_tile_11_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:87]   --->   Operation 72 'load' 'layer2_output_tile_12_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:87]   --->   Operation 73 'load' 'layer2_output_tile_13_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:87]   --->   Operation 74 'load' 'layer2_output_tile_14_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:87]   --->   Operation 75 'load' 'layer2_output_tile_15_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:87]   --->   Operation 76 'load' 'layer2_output_tile_16_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln86 = add i5 %select_ln85, i5 1" [src/conv2.cpp:86]   --->   Operation 77 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i10 %indvar_flatten182_load, i10 1" [src/conv2.cpp:85]   --->   Operation 78 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.40ns)   --->   "%select_ln85_2 = select i1 %icmp_ln85, i10 1, i10 %add_ln85_1" [src/conv2.cpp:85]   --->   Operation 79 'select' 'select_ln85_2' <Predicate = (!icmp_ln84)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln86 = store i14 %add_ln84_1, i14 %indvar_flatten195" [src/conv2.cpp:86]   --->   Operation 80 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln86 = store i6 %select_ln84_1, i6 %feat" [src/conv2.cpp:86]   --->   Operation 81 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln86 = store i10 %select_ln85_2, i10 %indvar_flatten182" [src/conv2.cpp:86]   --->   Operation 82 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln86 = store i5 %select_ln85_1, i5 %i_3" [src/conv2.cpp:86]   --->   Operation 83 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln86 = store i5 %add_ln86, i5 %j" [src/conv2.cpp:86]   --->   Operation 84 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.71>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_7_VITIS_LOOP_86_8_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv2.cpp:86]   --->   Operation 90 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:87]   --->   Operation 91 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 92 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:87]   --->   Operation 92 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:87]   --->   Operation 93 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 94 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:87]   --->   Operation 94 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:87]   --->   Operation 95 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:87]   --->   Operation 96 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:87]   --->   Operation 97 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:87]   --->   Operation 98 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:87]   --->   Operation 99 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:87]   --->   Operation 100 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:87]   --->   Operation 101 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 102 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:87]   --->   Operation 102 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:87]   --->   Operation 103 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 104 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:87]   --->   Operation 104 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:87]   --->   Operation 105 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:87]   --->   Operation 106 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:87]   --->   Operation 107 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln85" [src/conv2.cpp:87]   --->   Operation 108 'mux' 'tmp_s' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %tmp_s" [src/conv2.cpp:87]   --->   Operation 109 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.71ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3, i32 %bitcast_ln87" [src/conv2.cpp:87]   --->   Operation 110 'write' 'write_ln87' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc149" [src/conv2.cpp:86]   --->   Operation 111 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten195') [23]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten195' [25]  (0.427 ns)

 <State 2>: 4.601ns
The critical path consists of the following:
	'load' operation ('indvar_flatten182_load', src/conv2.cpp:85) on local variable 'indvar_flatten182' [40]  (0.000 ns)
	'icmp' operation ('icmp_ln85', src/conv2.cpp:85) [45]  (0.787 ns)
	'select' operation ('select_ln84', src/conv2.cpp:84) [46]  (0.414 ns)
	'add' operation ('add_ln85', src/conv2.cpp:85) [55]  (0.789 ns)
	'select' operation ('select_ln85_1', src/conv2.cpp:85) [59]  (0.414 ns)
	'add' operation ('add_ln87_1', src/conv2.cpp:87) [61]  (0.960 ns)
	'getelementptr' operation ('layer2_output_tile_addr', src/conv2.cpp:87) [63]  (0.000 ns)
	'load' operation ('layer2_output_tile_load', src/conv2.cpp:87) on array 'layer2_output_tile' [82]  (1.237 ns)

 <State 3>: 3.716ns
The critical path consists of the following:
	'load' operation ('layer2_output_tile_load', src/conv2.cpp:87) on array 'layer2_output_tile' [82]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv2.cpp:87) [99]  (0.766 ns)
	fifo write operation ('write_ln87', src/conv2.cpp:87) on port 'conv2_to_conv3' (src/conv2.cpp:87) [101]  (1.713 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
