{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "0a28da33",
   "metadata": {},
   "outputs": [],
   "source": [
    "import subprocess\n",
    "import pandas as pd\n",
    "import IPython.display as display"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "55acf2fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "vivado_pm = r\"D:\\Xilinx\\Vivado_Lab\\2023.1.1\\bin\\vivado_lab.bat\"\n",
    "tcl_script_0 = \"ibert_links-crosstalk_tests_0.tcl\"\n",
    "tcl_script_1 = \"ibert_links-crosstalk_tests_1.tcl\"\n",
    "tcl_script_2 = \"ibert_links-crosstalk_tests_2.tcl\"\n",
    "tcl_script_3 = \"ibert_links-crosstalk_tests_3.tcl\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "0ae51811",
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_vivado_tcl(tcl_path):\n",
    "    #vivado_exe = r\"D:\\Xilinx\\Vivado_Lab\\2023.1.1\\bin\\vivado_lab.bat\"  # Caminho exato\n",
    "    vivado_exe = r\"C:\\Xilinx\\Vivado\\2022.2\\bin\\vivado.bat\"  # Caminho exato\n",
    "    cmd = [vivado_exe, \"-mode\", \"batch\", \"-source\", tcl_path, \"-nojournal\", \"-nolog\"]\n",
    "\n",
    "    print(f\"📤 Running: {tcl_path}\")\n",
    "    process = subprocess.Popen(\n",
    "        cmd,\n",
    "        stdout=subprocess.PIPE,\n",
    "        stderr=subprocess.STDOUT,\n",
    "        text=True,\n",
    "        bufsize=1\n",
    "    )\n",
    "\n",
    "    output_lines = []\n",
    "    for line in process.stdout:\n",
    "        print(line.strip())  # Mostra a saída ao vivo no Jupyter\n",
    "        output_lines.append(line.strip())\n",
    "\n",
    "    process.wait()\n",
    "    print(f\"\\n✅ Phase '{tcl_path}' finished!\")\n",
    "    return output_lines"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "08746081",
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_and_collect_links(tcl_path):\n",
    "    #vivado_exe = r\"D:\\Xilinx\\Vivado_Lab\\2023.1.1\\bin\\vivado_lab.bat\"\n",
    "    vivado_exe = r\"C:\\Xilinx\\Vivado\\2022.2\\bin\\vivado.bat\"  \n",
    "    cmd = [vivado_exe, \"-mode\", \"batch\", \"-source\", tcl_path, \"-nojournal\", \"-nolog\"]\n",
    "    \n",
    "    print(f\"📤 Running: {tcl_path}\")\n",
    "    process = subprocess.Popen(\n",
    "        cmd,\n",
    "        stdout=subprocess.PIPE,\n",
    "        stderr=subprocess.STDOUT,\n",
    "        text=True,\n",
    "        encoding='utf-8',\n",
    "        errors='ignore',\n",
    "        bufsize=1\n",
    "    )\n",
    "\n",
    "    results = []\n",
    "\n",
    "    for line in process.stdout:\n",
    "        print(line.strip())  # para acompanhamento ao vivo no Jupyter\n",
    "\n",
    "        # Detecta saída especial para Python\n",
    "        if line.startswith(\"PYTHON_OUT:\"):\n",
    "            line_clean = line.replace(\"PYTHON_OUT:\", \"\").strip()\n",
    "            pairs = line_clean.split(\";\")\n",
    "            data = {}\n",
    "            for p in pairs:\n",
    "                if \"=\" in p:\n",
    "                    k, v = p.split(\"=\", 1)\n",
    "                    data[k.strip()] = v.strip()\n",
    "            results.append(data)\n",
    "\n",
    "    process.wait()\n",
    "    return results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "df9b861d",
   "metadata": {},
   "outputs": [],
   "source": [
    "def highlight_ber(val):\n",
    "    if isinstance(val, float) and val > 1e-6:\n",
    "        return 'color: red; font-weight: bold'\n",
    "    return 'color: black'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "18b77cdf",
   "metadata": {},
   "outputs": [],
   "source": [
    "def abbreviate_errors(val):\n",
    "    if val >= 1_000_000:\n",
    "        return f\"{val // 1_000_000}M\"\n",
    "    elif val >= 1_000:\n",
    "        return f\"{val // 1_000}K\"\n",
    "    else:\n",
    "        return str(val)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e28b632b",
   "metadata": {},
   "source": [
    "## Sequence of operation\n",
    "\n",
    "- run_ibert_phase_0.tcl  → Initial Settings and Logs \n",
    "- run_ibert_phase_1.tcl  → Run HW server\n",
    "- run_ibert_phase_2.tcl  → connection + read files\n",
    "- run_ibert_phase_3.tcl  → Programming and BER testing\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dec80aa0",
   "metadata": {},
   "source": [
    "### Phase1. Initial Settings"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "53e53d8f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "📤 Running: ibert_links-crosstalk_tests_0.tcl\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "**** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\n",
      "**** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ibert_links-crosstalk_tests_0.tcl\n",
      "# set log_file \"ibert_qc_ber.log\"\n",
      "# set log_fh   [open $log_file a]\n",
      "# puts $log_fh \"IBERT QC BER Log\"\n",
      "# puts $log_fh \"Date: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]\"\n",
      "# puts $log_fh \"Serial,from Board,to Board,BER, ERRORS\"\n",
      "# set cfg_file \"ibert_24062025-3-link_isolation.txt\"\n",
      "# set serial_file   \"serial_numbers_rev2-rev4.txt\"\n",
      "# set max_boards 4\n",
      "# set vivado_exe [file normalize [info nameofexecutable]]\n",
      "# set dir         [file dirname $vivado_exe]\n",
      "# set triedPaths  {}\n",
      "# set hw_server_bat \"\"\n",
      "# while {1} {\n",
      "#     set candidate [file join $dir bin hw_server.bat]\n",
      "#     lappend triedPaths $candidate\n",
      "#     if {[file exists $candidate]} {\n",
      "#         set hw_server_bat $candidate\n",
      "#         break\n",
      "#     }\n",
      "#     set parent [file dirname $dir]\n",
      "#     if {$parent eq $dir} break\n",
      "#     set dir $parent\n",
      "# }\n",
      "# puts \"\\nDEBUG: vivado.exe = $vivado_exe\"\n",
      "\n",
      "DEBUG: vivado.exe = C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/vivado.exe\n",
      "# puts \"DEBUG: tried for hw_server.bat:\"\n",
      "DEBUG: tried for hw_server.bat:\n",
      "# foreach p $triedPaths { puts \"  $p\" }\n",
      "C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/bin/hw_server.bat\n",
      "C:/Xilinx/Vivado/2022.2/bin/unwrapped/bin/hw_server.bat\n",
      "C:/Xilinx/Vivado/2022.2/bin/bin/hw_server.bat\n",
      "C:/Xilinx/Vivado/2022.2/bin/hw_server.bat\n",
      "# if {$hw_server_bat eq \"\"} {\n",
      "#     set fallback \"D:/Xilinx/Vivado_Lab/2023.1.1/bin/hw_server.bat\"\n",
      "# \t# in linux: set fallback \"home/Xilinx/Vivado/2024.2/lab/bin/hw_server\"\n",
      "#     puts \"WARN: auto-detect failed, falling back to $fallback\"\n",
      "#     if {[file exists $fallback]} {\n",
      "#         set hw_server_bat $fallback\n",
      "#     } else {\n",
      "#         puts \"ERROR: hw_server.bat not found\"; exit 1\n",
      "#     }\n",
      "# }\n",
      "# set hw_server_log [file join [file dirname $hw_server_bat] hw_server_debug.log]\n",
      "# puts \"INFO: launching hw_server â†’ $hw_server_bat\"\n",
      "INFO: launching hw_server â†’ C:/Xilinx/Vivado/2022.2/bin/hw_server.bat\n",
      "# if {[catch {\n",
      "#     exec cmd.exe /C start \"\" \"\\\"$hw_server_bat\\\"\" -d \"$hw_server_log\"\n",
      "# } err]} {\n",
      "#     puts \"WARN: cannot launch hw_server: $err\"\n",
      "# } else {\n",
      "#     puts \"OK: hw_server launched (logâ†’$hw_server_log)\"\n",
      "# }\n",
      "WARN: cannot launch hw_server: The system cannot find the file \\C:/Xilinx/Vivado/2022.2/bin/hw_server.bat\\.\n",
      "# after 2000\n",
      "# open_hw_manager\n",
      "# after 1000\n",
      "# connect_hw_server -url localhost:3121\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "# after 1000\n",
      "# set boards {}\n",
      "# set fp [open $cfg_file r]\n",
      "# foreach line [split [read $fp] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend boards $ltrim\n",
      "#     if {[llength $boards] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fp\n",
      "# if {[llength $boards] == 0} {\n",
      "#     puts \"ERROR: no valid board entries in $cfg_file\"; exit 1\n",
      "# }\n",
      "# set serial_ns {}\n",
      "# set fs [open $serial_file r]\n",
      "# foreach line [split [read $fs] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend serial_ns $ltrim\n",
      "#     if {[llength $serial_ns] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fs\n",
      "# if {[llength $serial_ns] == 0} {\n",
      "#     puts \"ERROR: no valid serial number entries in $serial_file\"; exit 1\n",
      "# }\n",
      "# set all_tests {}\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 09:26:56 2025...\n",
      "\n",
      "✅ Phase 'ibert_links-crosstalk_tests_0.tcl' finished!\n"
     ]
    }
   ],
   "source": [
    "out0 = run_vivado_tcl(tcl_script_0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "240474e1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "📤 Running: ibert_links-crosstalk_tests_1.tcl\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "**** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\n",
      "**** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ibert_links-crosstalk_tests_1.tcl\n",
      "# set log_file \"ibert_qc_ber.log\"\n",
      "# set log_fh   [open $log_file a]\n",
      "# puts $log_fh \"IBERT QC BER Log\"\n",
      "# puts $log_fh \"Date: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]\"\n",
      "# puts $log_fh \"Serial,from Board,to Board,BER, ERRORS\"\n",
      "# set cfg_file \"ibert_24062025-3-link_isolation.txt\"\n",
      "# set serial_file   \"serial_numbers_rev2-rev4.txt\"\n",
      "# set max_boards 4\n",
      "# open_hw_manager\n",
      "# after 1000\n",
      "# connect_hw_server -url localhost:3121\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "# after 1000\n",
      "# set boards {}\n",
      "# set fp [open $cfg_file r]\n",
      "# foreach line [split [read $fp] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend boards $ltrim\n",
      "#     if {[llength $boards] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fp\n",
      "# if {[llength $boards] == 0} {\n",
      "#     puts \"ERROR: no valid board entries in $cfg_file\"; exit 1\n",
      "# }\n",
      "# set serial_ns {}\n",
      "# set fs [open $serial_file r]\n",
      "# foreach line [split [read $fs] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend serial_ns $ltrim\n",
      "#     if {[llength $serial_ns] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fs\n",
      "# if {[llength $serial_ns] == 0} {\n",
      "#     puts \"ERROR: no valid serial number entries in $serial_file\"; exit 1\n",
      "# }\n",
      "# set all_tests {}\n",
      "# set idx 0\n",
      "# foreach entry $boards {\n",
      "#\n",
      "#     #puts \"\\n=== Board #$idx: $entry ===\"\n",
      "#     set parts [split $entry \",\"]\n",
      "#     #set serial    [lindex $parts 1]\n",
      "# \tset serial [lindex $serial_ns $idx]\n",
      "#     set bitfile   [lindex $parts 2]\n",
      "#     set threshold [expr {[lindex $parts 3]}]\n",
      "# \tset paths     [lrange $parts 4 6]\n",
      "#     set links     [lrange $parts 7 end]\n",
      "#\n",
      "# \tputs \"\\n=== Board #$idx: $serial ===\"\n",
      "#\n",
      "# \t#puts -nonewline \"Enter serial number for Board #$idx: \"\n",
      "# \t#flush stdout\n",
      "# \t#gets stdin serial\n",
      "#\n",
      "# \tincr idx\n",
      "#\n",
      "#     # 4.1) Find the target by serial\n",
      "#     set tgt \"\"\n",
      "#     foreach t [get_hw_targets] {\n",
      "#         if {[catch { set uid [get_property UID $t] }]} continue\n",
      "#         if {[lindex [split $uid \"/\"] end] eq $serial} {\n",
      "#             set tgt $t; break\n",
      "#         }\n",
      "#     }\n",
      "#     if {$tgt eq \"\"} {\n",
      "#         puts \"ERROR: no hw_target with serial=$serial\"; continue\n",
      "#     }\n",
      "#     puts \"OK: target = [get_property NAME $tgt] (UID=$serial)\"\n",
      "#\n",
      "#     #current_hw_target $tgt\n",
      "#     #open_hw_target\n",
      "#\n",
      "#     # just switchâ€”do NOT re-open\n",
      "# \t# Before switching, close any open target\n",
      "#     catch { close_hw_target }\n",
      "#     puts \"INFO: switching to target [get_property NAME $tgt]...\"\n",
      "# \tafter 1000\n",
      "# \t# Test if all connectior were closed\n",
      "# \t# set retries 0\n",
      "# \t\t# while {[llength [get_hw_targets -filter {IS_OPEN==true}]] != 0 && $retries < 5} {\n",
      "# \t\t\t# after 1000\n",
      "# \t\t\t# incr retries\n",
      "# \t\t# }\n",
      "# \tafter 5000\n",
      "#     current_hw_target $tgt\n",
      "#\n",
      "#\n",
      "#      # 4.2) Open this target (now that it's current)\n",
      "#     puts \"INFO: open_hw_target for $tgt\"\n",
      "#     if {[catch { open_hw_target } err]} {\n",
      "#         puts \"ERROR at open_hw_target: $err\"; continue\n",
      "#     }\n",
      "#\n",
      "#     # Now you can safely do:\n",
      "#     set fpga_dev \"\"\n",
      "#     foreach d [get_hw_devices -of_objects $tgt] {\n",
      "#         if {[catch { set nm [string tolower [get_property NAME $d]] }]} continue\n",
      "#         if {[string match \"*xczu47dr*\" $nm]} { set fpga_dev $d; break }\n",
      "#     }\n",
      "#     if {$fpga_dev eq \"\"} {\n",
      "#         puts \"ERROR: no XCZU47DR device found\"; continue\n",
      "#     }\n",
      "#     puts \"OK: FPGA device = [get_property NAME $fpga_dev]\"\n",
      "#\n",
      "#     if {![file exists $bitfile]} {\n",
      "#         puts \"ERROR: bitfile '$bitfile' missing\"; continue\n",
      "#     }\n",
      "#     set_property PROGRAM.FILE $bitfile $fpga_dev\n",
      "# \tafter 500\n",
      "#\n",
      "# \tputs -nonewline \"Programming FPGA... \"\n",
      "#     program_hw_devices $fpga_dev\n",
      "# \tputs \"Done.\"\n",
      "#\n",
      "#     # 4.3) Refresh so the IBERT cores become visible\n",
      "#     refresh_hw_device -force_poll $fpga_dev\n",
      "# \tafter 500\n",
      "#\n",
      "#     # 4.4) Grab raw TX/RX endpoints\n",
      "#     set txs [get_hw_sio_txs -of_objects $fpga_dev]\n",
      "# \tafter 500\n",
      "#     set rxs [get_hw_sio_rxs -of_objects $fpga_dev]\n",
      "# \tafter 500\n",
      "#\n",
      "#     # 4.5) For each TX/RX link, create & configure PRBS31\n",
      "#     for {set j 0} {$j < [llength $links]} {incr j 2} {\n",
      "#         set txName [lindex $links $j]\n",
      "#         set rxName [lindex $links [expr {$j+1}]]\n",
      "#\n",
      "#         # find endpoint objects by suffix match\n",
      "#         set txObj \"\"\n",
      "#         foreach t $txs {\n",
      "#             if {[string match \"*$txName\" [get_property NAME $t]]} {\n",
      "#                 set txObj $t; break\n",
      "#             }\n",
      "#         }\n",
      "#         set rxObj \"\"\n",
      "#         foreach r $rxs {\n",
      "#             if {[string match \"*$rxName\" [get_property NAME $r]]} {\n",
      "#                 set rxObj $r; break\n",
      "#             }\n",
      "#         }\n",
      "#         if {$txObj eq \"\" || $rxObj eq \"\"} {\n",
      "#             puts \"WARN: missing endpoints for $txName/$rxName\"; continue\n",
      "#         }\n",
      "#\n",
      "#         # create & commit the link\n",
      "#         set linkObj [create_hw_sio_link $txObj $rxObj]\n",
      "# \t\tafter 5000\n",
      "#         commit_hw_sio $linkObj\n",
      "# \t\tafter 5000\n",
      "#\n",
      "#         # enable PRBS 31-bit\n",
      "#         #set_property TX_PATTERN {PRBS 31-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 31-bit} $linkObj\n",
      "#         #commit_hw_sio -non_blocking $linkObj\n",
      "#\n",
      "#         # record for Phase 2: [target device link threshold label]\n",
      "#         set label \"$txName->$rxName\"\n",
      "#         lappend all_tests [list $tgt $fpga_dev $linkObj $threshold $label]\n",
      "#         puts \"Scheduled test: Board#$idx $label\"\n",
      "#     }\n",
      "#\n",
      "# \t# 4.x) Done with this board: close it so next one can open\n",
      "#     puts \"INFO: closing target [get_property NAME $tgt]\"\n",
      "#     # catch { close_hw_target }\n",
      "# \t\t# set retries 0\n",
      "# \t\t# while {[llength [get_hw_targets -filter {IS_OPEN==true}]] != 0 && $retries < 5} {\n",
      "# \t\t\t# after 1000\n",
      "# \t\t\t# incr retries\n",
      "# \t\t# }\n",
      "# \tafter 5000\n",
      "# }\n",
      "\n",
      "=== Board #0: 00010A ===\n",
      "OK: target = localhost:3121/xilinx_tcf/Xilinx/00010A (UID=00010A)\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00018A is already closed\n",
      "INFO: switching to target localhost:3121/xilinx_tcf/Xilinx/00010A...\n",
      "INFO: open_hw_target for localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "OK: FPGA device = xczu47dr_0\n",
      "Programming FPGA... INFO: [Labtools 27-3164] End of startup status: HIGH\n",
      "program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1033.477 ; gain = 0.000\n",
      "Done.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y18/TX:ENABLED/Quad_131/MGT_X0Y18/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y16/TX:ENABLED/Quad_131/MGT_X0Y16/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_130/MGT_X0Y14/TX:ENABLED/Quad_130/MGT_X0Y14/RX:ENABLED\n",
      "INFO: closing target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "\n",
      "=== Board #1: 00018A ===\n",
      "OK: target = localhost:3121/xilinx_tcf/Xilinx/00018A (UID=00018A)\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: switching to target localhost:3121/xilinx_tcf/Xilinx/00018A...\n",
      "INFO: open_hw_target for localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "OK: FPGA device = xczu47dr_0_1\n",
      "Programming FPGA... INFO: [Labtools 27-3164] End of startup status: HIGH\n",
      "program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.434 ; gain = 0.000\n",
      "Done.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y18/TX:ENABLED/Quad_131/MGT_X0Y18/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y16/TX:ENABLED/Quad_131/MGT_X0Y16/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_130/MGT_X0Y14/TX:ENABLED/Quad_130/MGT_X0Y14/RX:ENABLED\n",
      "INFO: closing target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "\n",
      "=== Board #2: 00038A ===\n",
      "OK: target = localhost:3121/xilinx_tcf/Xilinx/00038A (UID=00038A)\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: switching to target localhost:3121/xilinx_tcf/Xilinx/00038A...\n",
      "INFO: open_hw_target for localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "OK: FPGA device = xczu47dr_0_2\n",
      "Programming FPGA... INFO: [Labtools 27-3164] End of startup status: HIGH\n",
      "program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3368.531 ; gain = 0.000\n",
      "Done.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y18/TX:ENABLED/Quad_131/MGT_X0Y18/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y16/TX:ENABLED/Quad_131/MGT_X0Y16/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_130/MGT_X0Y14/TX:ENABLED/Quad_130/MGT_X0Y14/RX:ENABLED\n",
      "INFO: closing target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "\n",
      "=== Board #3: 000040A ===\n",
      "OK: target = localhost:3121/xilinx_tcf/Xilinx/000040A (UID=000040A)\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: switching to target localhost:3121/xilinx_tcf/Xilinx/000040A...\n",
      "INFO: open_hw_target for localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "OK: FPGA device = xczu47dr_0_3\n",
      "Programming FPGA... INFO: [Labtools 27-3164] End of startup status: HIGH\n",
      "program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3411.180 ; gain = 0.000\n",
      "Done.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y18/TX:ENABLED/Quad_131/MGT_X0Y18/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_131/MGT_X0Y16/TX:ENABLED/Quad_131/MGT_X0Y16/RX:ENABLED\n",
      "WARN: missing endpoints for Quad_130/MGT_X0Y14/TX:ENABLED/Quad_130/MGT_X0Y14/RX:ENABLED\n",
      "INFO: closing target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 09:29:27 2025...\n",
      "\n",
      "✅ Phase 'ibert_links-crosstalk_tests_1.tcl' finished!\n"
     ]
    }
   ],
   "source": [
    "out1 = run_vivado_tcl(tcl_script_1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "a0d8baf6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "📤 Running: ibert_links-crosstalk_tests_2.tcl\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "**** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\n",
      "**** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ibert_links-crosstalk_tests_2.tcl\n",
      "# set log_file \"ibert_qc_ber.log\"\n",
      "# set log_fh   [open $log_file a]\n",
      "# puts $log_fh \"IBERT QC BER Log\"\n",
      "# puts $log_fh \"Date: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]\"\n",
      "# puts $log_fh \"Serial,from Board,to Board,BER, ERRORS\"\n",
      "# set cfg_file \"ibert_24062025-3-link_isolation.txt\"\n",
      "# set serial_file   \"serial_numbers_rev2-rev4.txt\"\n",
      "# set max_boards 4\n",
      "# open_hw_manager\n",
      "# after 5000\n",
      "# connect_hw_server -url localhost:3121\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "# after 5000\n",
      "# set boards {}\n",
      "# set fp [open $cfg_file r]\n",
      "# foreach line [split [read $fp] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend boards $ltrim\n",
      "#     if {[llength $boards] >= $max_boards} { break }\n",
      "# }\n",
      "# if {[llength $boards] == 0} {\n",
      "#     puts \"ERROR: no valid board entries in $cfg_file\"; exit 1\n",
      "# }\n",
      "# set serial_ns {}\n",
      "# set fs [open $serial_file r]\n",
      "# foreach line [split [read $fs] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend serial_ns $ltrim\n",
      "#     if {[llength $serial_ns] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fs\n",
      "# if {[llength $serial_ns] == 0} {\n",
      "#     puts \"ERROR: no valid serial number entries in $serial_file\"; exit 1\n",
      "# }\n",
      "# set all_tests {}\n",
      "# set slt 0\n",
      "# foreach entry $boards {\n",
      "#     # parse exactly as in Phase 1\n",
      "#     set parts     [split $entry \",\"]\n",
      "# \tset to_board  [lindex $parts 0]\n",
      "# \tset serial [lindex $serial_ns $slt]\n",
      "#     #set serial    [lindex $parts 1]\n",
      "#     set threshold [expr {[lindex $parts 3]}]\n",
      "# \tset paths     [lrange $parts 4 6]\n",
      "#     set links     [lrange $parts 7 end]\n",
      "#\n",
      "#     puts \"\\n=== BER Test for board #$slt: $serial ===\"\n",
      "#\n",
      "#     # 2.1) Switch & open the correct target\n",
      "#     catch { close_hw_target }\n",
      "# \t# set retries 0\n",
      "# \t# while {[llength [get_hw_targets -filter {IS_OPEN==true}]] != 0 && $retries < 5} {\n",
      "# \t\t\t# after 1000\n",
      "# \t\t\t# incr retries\n",
      "# \t\t# }\n",
      "# \tafter 8000\n",
      "# \tcatch { disconnect_hw_server }\n",
      "# \tafter 8000\n",
      "# \tconnect_hw_server -url localhost:3121\n",
      "# \tafter 8000\n",
      "#     foreach t [get_hw_targets] {\n",
      "#         if {[lindex [split [get_property UID $t] \"/\"] end] eq $serial} {\n",
      "#             current_hw_target $t\n",
      "# \t\t\tafter 8000\n",
      "#             if {[catch { open_hw_target } err]} {\n",
      "#                 puts \"ERROR opening target $serial: $err\"\n",
      "#                 continue 2\n",
      "#             }\n",
      "#             break\n",
      "#         }\n",
      "#     }\n",
      "# \tincr slt\n",
      "#\n",
      "#     # 2.2) Locate and refresh the FPGA device\n",
      "#     set fpga_dev [lindex [get_hw_devices -of_objects $t] 0]\n",
      "# \tafter 5000\n",
      "#     refresh_hw_device -force_poll $fpga_dev\n",
      "# \tafter 8000\n",
      "#\n",
      "#\n",
      "# \t# --- Novo: Apaga links existentes antes de criar os novos ---\n",
      "# \tputs \" Cleaning old existent links in the device...\"\n",
      "# \tset existing_links [get_hw_sio_links -of_objects $fpga_dev]\n",
      "# \tif {[llength $existing_links] > 0} {\n",
      "#     foreach lnk $existing_links {\n",
      "#         delete_hw_sio_link $lnk\n",
      "# \t\tafter 10000\n",
      "#     }\n",
      "# \t\tcommit_hw_sio -non_blocking $existing_links\n",
      "# \t\tafter 10000\n",
      "# \t} else {\n",
      "# \t\tputs \"ℹ️  No existing links found to delete.\"\n",
      "# \t}\n",
      "# \tafter 8000\n",
      "#\n",
      "#     # 2.3) Grab raw TX/RX endpoints\n",
      "#     set txs [get_hw_sio_txs -of_objects $fpga_dev]\n",
      "# \tafter 3000\n",
      "#     set rxs [get_hw_sio_rxs -of_objects $fpga_dev]\n",
      "# \tafter 3000\n",
      "#\n",
      "#     # 2.4) For each link in the CSV, rebuild & test it\n",
      "# \tset linkObjs {}                   ;# initialize\n",
      "#     for {set i 0} {$i < [llength $links]} {incr i 2} {\n",
      "#         #set txName [lindex $links $i]\n",
      "#         #set rxName [lindex $links [expr {$i+1}]]\n",
      "#\n",
      "# \t\t# --- Novo bloco para tratamento de ENABLED/DISABLED ---\n",
      "# \t\tset txRaw [lindex $links $i]\n",
      "# \t\tset rxRaw [lindex $links [expr {$i+1}]]\n",
      "#\n",
      "# \t\t# Ignora o par se qualquer um dos dois estiver marcado como :DISABLED\n",
      "# \t\tif {[string match \"*:DISABLED\" $txRaw] || [string match \"*:DISABLED\" $rxRaw]} {\n",
      "# \t\t\tputs \"🔕 Skipping link (DISABLED): $txRaw ↔ $rxRaw\"\n",
      "# \t\t\tcontinue\n",
      "# \t\t}\n",
      "#\n",
      "# \t\t# Extrai apenas o nome base do TX/RX (removendo :ENABLED ou :DISABLED)\n",
      "# \t\tset txName [lindex [split $txRaw \":\"] 0]\n",
      "# \t\tset rxName [lindex [split $rxRaw \":\"] 0]\n",
      "# \t\t# --- Novo bloco para tratamento de ENABLED/DISABLED ---\n",
      "#\n",
      "#\n",
      "#         # find the two endpoint objects by suffix match\n",
      "#         set txObj \"\"; foreach x $txs {\n",
      "#             if {[string match \"*$txName\" [get_property NAME $x]]} { set txObj $x; break }\n",
      "#         }\n",
      "#         set rxObj \"\"; foreach x $rxs {\n",
      "#             if {[string match \"*$rxName\" [get_property NAME $x]]} { set rxObj $x; break }\n",
      "#         }\n",
      "#         if {$txObj eq \"\" || $rxObj eq \"\"} {\n",
      "#             puts \"WARN: Could not find endpoints $txName/$rxName\"\n",
      "#             continue\n",
      "#         }\n",
      "#\n",
      "#         # 2.4.1) Re-create the SIO link & arm PRBS31\n",
      "#         set linkObj [create_hw_sio_link $txObj $rxObj]\n",
      "#         commit_hw_sio   $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "# \t\t# Set PRBS pattern\n",
      "# \t\t#set_property TX_PATTERN {PRBS 7-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 7-bit} $linkObj\n",
      "# \t\t#set_property TX_PATTERN {PRBS 15-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 15-bit} $linkObj\n",
      "# \t\t#set_property TX_PATTERN {PRBS 23-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 23-bit} $linkObj\n",
      "#         set_property TX_PATTERN {PRBS 31-bit} $linkObj\n",
      "#         set_property RX_PATTERN {PRBS 31-bit} $linkObj\n",
      "#\n",
      "#\n",
      "# \t\t# half data rate = 12.5 GHz\n",
      "# \t\t#set_property TX_PATTERN {Fast Clk} $linkObj\n",
      "# \t\t#set_property RX_PATTERN {Fast Clk} $linkObj\n",
      "# \t\t# quarter data rate = 6.25 GHz\n",
      "# \t\t#set_property TX_PATTERN {Slow Clk} $linkObj\n",
      "# \t\t#set_property RX_PATTERN {Slow Clk} $linkObj\n",
      "# \t\tafter 8000\n",
      "#\n",
      "# \t\t# Commit settings (non-blocking commit is acceptable here)\n",
      "#         commit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "#\n",
      "# \t\t# Additional signal integrity settings\n",
      "# \t\tset_property TXPRE {3.90 dB (01111)} $linkObj\n",
      "# \t\t#set_property TXPRE {1.87 dB (01000)} $linkObj\n",
      "# \t\t#set_property TXPRE {0.01 dB (00000)} $linkObj\n",
      "# \t\tafter 10000\n",
      "# \t\tset_property TXPOST {3.99 dB (01111)} $linkObj\n",
      "# \t\t#set_property TXPOST {2.98 dB (01011)} $linkObj\n",
      "# \t\t#set_property TXPOST {0.00 dB (00000)} $linkO\n",
      "# \t\tafter 10000\n",
      "# \t\t#set_property TXDIFFSWING {730 mV (01101)} $linkObj\n",
      "# \t\tset_property TXDIFFSWING {780 mV (10000)} $linkObj\n",
      "# \t\t#set_property TXDIFFSWING {390 mV (00000)} $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "#\n",
      "# \t\t# Commit settings (non-blocking commit is acceptable here)\n",
      "#         commit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "# \t\t# record the link object and a label\n",
      "#         lappend linkObjs [list $linkObj \"$txName->$rxName\"]\n",
      "#         # cleanup txObj/rxObj for next iteration\n",
      "#         unset txObj rxObj\n",
      "# \t\tafter 8000\n",
      "#\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 $linkObj\n",
      "# \t\tcommit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 $linkObj\n",
      "# \t\tcommit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 10000\n",
      "#\n",
      "# \t\t# Poll RXCDRLOCKSTICKY\n",
      "# \t\tset elapsed 0\n",
      "# \t\tset timeout 5000\n",
      "# \t\twhile {$elapsed < $timeout} {\n",
      "# \t\t\trefresh_hw_device -force_poll [get_hw_devices]\n",
      "# \t\t\tset cdrlock [get_property PORT.RXCDRLOCK $linkObj]\n",
      "# \t\t\tif {$cdrlock} {\n",
      "# \t\t\t\tputs \" CDR LOCKED after $elapsed sec\"\n",
      "# \t\t\t\t#return 1\n",
      "# \t\t\t\tset elapsed 5000\n",
      "# \t\t\t}\n",
      "# \t\t\tafter 500\n",
      "# \t\t\tincr elapsed\n",
      "# \t\t}\n",
      "#     #puts \"Timeout: RXCDRLOCKSTICKY never asserted\"\n",
      "#\n",
      "# \t}\n",
      "#\n",
      "# \tputs \"\\n Verificando atividade de RX antes do teste BER...\"\n",
      "# \tforeach pair $linkObjs {\n",
      "#     set lnk [lindex $pair 0]\n",
      "#     set label [lindex $pair 1]\n",
      "#\n",
      "#     # Leitura inicial de bits recebidos\n",
      "#     set bits_before [get_property RX_RECEIVED_BIT_COUNT $lnk]\n",
      "#     after 2000\n",
      "#     refresh_hw_device -force_poll $fpga_dev\n",
      "#     # Leitura após 2 segundos\n",
      "#     set bits_after [get_property RX_RECEIVED_BIT_COUNT $lnk]\n",
      "#\n",
      "#     # Verifica se a contagem aumentou\n",
      "# \tset delta [expr {$bits_after - $bits_before}]\n",
      "# \tif {$delta < 0} {\n",
      "# \t\tputs \"⚠ Contador de bits reiniciou (overflow).\"\n",
      "# \t\tset delta [expr {(2**64) + $delta}]  ;# estimativa para wrap de 64 bits\n",
      "# \t}\n",
      "#\n",
      "# \tif {$delta > 0} {\n",
      "# \t\tputs \"Link ativo: aumentou em $delta bits ($bits_before → $bits_after)\"\n",
      "# \t} else {\n",
      "# \t\tputs \"Link parado: $bits_before = $bits_after\"\n",
      "# \t}\n",
      "# \t}\n",
      "#\n",
      "#\n",
      "#\n",
      "#\n",
      "#\n",
      "# \t# 4.x) Reset all link error counters before BER test\n",
      "# \tputs \"\\nINFO: resetting error counters on all links...\"\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset lnk [lindex $pair 0]\n",
      "# \t\t# assert reset\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 $lnk\n",
      "# \t\tafter 8000\n",
      "# \t\tcommit_hw_sio -non_blocking $lnk\n",
      "# \t\tafter 8000\n",
      "# \t}\n",
      "# \t# de-assert reset\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset lnk [lindex $pair 0]\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 $lnk\n",
      "# \t\tafter 10000\n",
      "# \t\tcommit_hw_sio -non_blocking $lnk\n",
      "# \t\tafter 10000\n",
      "# \t}\n",
      "# \tputs \"OK: error counters cleared\"\n",
      "#\n",
      "# \tset paths [lrange $parts 4 6]\n",
      "# \tset from_board1 [lindex $paths 0]\n",
      "# \tset from_board2 [lindex $paths 1]\n",
      "# \tset from_board3 [lindex $paths 2]\n",
      "#\n",
      "# \tset board_labels [list $from_board1 $from_board2 $from_board3]\n",
      "# \tset i 0\n",
      "#\n",
      "#\n",
      "#     # 4.6) Now run BER test on each link\n",
      "#     foreach pair $linkObjs {\n",
      "#         set linkObj [lindex $pair 0]\n",
      "#         set label   [lindex $pair 1]\n",
      "#\n",
      "# \t\tset bp_path [lindex $board_labels $i]\n",
      "#\n",
      "# \t\t# # Verifica  CDR lock\n",
      "# \t\t# set cdrlock [get_property PORT.RXCDRLOCK $rxObj]\n",
      "# \t\t# if {$cdrlock != 1} {\n",
      "# \t\t\t# puts \"⚠CDR ainda não lockado (PORT.RXCDRLOCK=$cdrlock). Pode afetar a qualidade do Eye Scan.\"\n",
      "# \t\t# } else {\n",
      "# \t\t\t# puts \"CDR lock confirmado (PORT.RXCDRLOCK=1).\"\n",
      "# \t\t# }\n",
      "#\n",
      "# \t\t# puts \" CDR Lock status: $cdrlock\"\n",
      "# \t\t# if {!$cdrlock} {\n",
      "# \t\t\t# puts \" RX não está com CDR lock. Pulando o scan.\"\n",
      "# \t\t\t# #continue\n",
      "# \t\t# }\n",
      "#\n",
      "#         puts \"\\nINFO: $label waiting for more than $threshold bits\"\n",
      "#         set bits 0\n",
      "# \t\tset link_error 0\n",
      "#         while {$bits < $threshold} {\n",
      "#             refresh_hw_device -force_poll $fpga_dev\n",
      "# \t\t\tafter 5000\n",
      "#             set bits [get_property RX_RECEIVED_BIT_COUNT $linkObj]\n",
      "#             after 5000\n",
      "#         }\n",
      "#         refresh_hw_device -force_poll $fpga_dev\n",
      "# \t\tafter 5000\n",
      "#         set ber [get_property RX_BER $linkObj]\n",
      "# \t\tset link_error [expr {$bits*$ber}]\n",
      "#         puts \"RESULT: $serial - $bp_path -  bits=$bits   BER=$ber  ERRORS=$link_error\"\n",
      "# \t\t# Determina se o link foi marcado como DISABLED\n",
      "# \t\tset status \"ENABLED\"\n",
      "# \t\tif {[string match \"*:DISABLED\" $txRaw] || [string match \"*:DISABLED\" $rxRaw]} {\n",
      "# \t\t\tset status \"DISABLED\"\n",
      "# \t\t}\n",
      "# \t\tputs \"PYTHON_OUT: serial=$serial;link=$label;status=$status;from=$bp_path;to=$to_board;ber=$ber;errors=$link_error\"\n",
      "# \t\t#puts \"PYTHON_OUT: serial=$serial;link=$label;ber=$ber;errors=$link_error\"\n",
      "# \t\t#puts $log_fh \"$serial,$label,$ber\" bp_path\n",
      "# \t\tputs $log_fh \"$serial,$bp_path,$to_board,$ber,$link_error\"\n",
      "# \t\t#set bits_tested [get_property RX_RECEIVED_BIT_COUNT $rxRaw]\n",
      "# \t\t#puts \"\\nBITS RECEIVED: $bits_tested bits\"\n",
      "#\n",
      "# \t\tincr i\n",
      "#     }\n",
      "#\n",
      "#     # 2.5) Close this target before moving on\n",
      "#     catch { close_hw_target }\n",
      "# }\n",
      "\n",
      "=== BER Test for board #0: 00010A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00018A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 84240504160 bits (5135160375280 → 5219400879440)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71222778640 bits (2783503792320 → 2854726570960)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71229329280 bits (416165700960 → 487395030240)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00010A - slot1--> -  bits=1265248405040   BER=4.5567463791019312e-12  ERRORS=5.765416088330514\n",
      "PYTHON_OUT: serial=00010A;link=Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX;status=ENABLED;from=slot1-->;to=slot0;ber=4.5567463791019312e-12;errors=5.765416088330514\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00010A - slot2--> -  bits=1181290491120   BER=6.8871047780783568e-13  ERRORS=0.8135671385691081\n",
      "PYTHON_OUT: serial=00010A;link=Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX;status=ENABLED;from=slot2-->;to=slot0;ber=6.8871047780783568e-13;errors=0.8135671385691081\n",
      "\n",
      "INFO: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00010A - slot3--> -  bits=1094575021920   BER=3.8228383035069109e-06  ERRORS=4184383.319857693\n",
      "PYTHON_OUT: serial=00010A;link=Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX;status=ENABLED;from=slot3-->;to=slot0;ber=3.8228383035069109e-06;errors=4184383.319857693\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "\n",
      "=== BER Test for board #1: 00018A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00010A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 83637934240 bits (5135494421280 → 5219132355520)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71251981680 bits (2783369670240 → 2854621651920)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71251136640 bits (415700333200 → 486951469840)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00018A - slot0--> -  bits=1265409064800   BER=6.5074354386552512e-13  ERRORS=0.8234567792675119\n",
      "PYTHON_OUT: serial=00018A;link=Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX;status=ENABLED;from=slot0-->;to=slot1;ber=6.5074354386552512e-13;errors=0.8234567792675119\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00018A - slot2--> -  bits=1181600495840   BER=6.8820356940018575e-13  ERRORS=0.8131816788421173\n",
      "PYTHON_OUT: serial=00018A;link=Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX;status=ENABLED;from=slot2-->;to=slot1;ber=6.8820356940018575e-13;errors=0.8131816788421173\n",
      "\n",
      "INFO: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00018A - slot3--> -  bits=1095328492800   BER=0.00011979407459001902  ERRORS=131213863.1670563\n",
      "PYTHON_OUT: serial=00018A;link=Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX;status=ENABLED;from=slot3-->;to=slot1;ber=0.00011979407459001902;errors=131213863.1670563\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "\n",
      "=== BER Test for board #2: 00038A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00018A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 84399009360 bits (5135552863520 → 5219951872880)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71094008960 bits (2783974546160 → 2855068555120)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 70924043120 bits (415524275760 → 486448318880)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00038A - slot0--> -  bits=1264954082720   BER=6.5105067595339293e-13  ERRORS=0.8235492106048601\n",
      "PYTHON_OUT: serial=00038A;link=Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX;status=ENABLED;from=slot0-->;to=slot2;ber=6.5105067595339293e-13;errors=0.8235492106048601\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00038A - slot1--> -  bits=1180974077440   BER=6.8841474824514209e-13  ERRORS=0.8129999722048965\n",
      "PYTHON_OUT: serial=00038A;link=Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX;status=ENABLED;from=slot1-->;to=slot2;ber=6.8841474824514209e-13;errors=0.8129999722048965\n",
      "\n",
      "INFO: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 00038A - slot3--> -  bits=1094367737840   BER=0.52500000000146485  ERRORS=574543062367.603\n",
      "PYTHON_OUT: serial=00038A;link=Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX;status=ENABLED;from=slot3-->;to=slot2;ber=0.52500000000146485;errors=574543062367.603\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "\n",
      "=== BER Test for board #3: 000040A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00038A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "CDR LOCKED after 0 sec\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 84170129760 bits (5136330885280 → 5220501015040)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71051925920 bits (2783328671360 → 2854380597280)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 71092573680 bits (415704288160 → 486796861840)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 000040A - slot0--> -  bits=1264000097680   BER=6.5143718366518815e-13  ERRORS=0.823416663785182\n",
      "PYTHON_OUT: serial=000040A;link=Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX;status=ENABLED;from=slot0-->;to=slot3;ber=6.5143718366518815e-13;errors=0.823416663785182\n",
      "\n",
      "INFO: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 000040A - slot1--> -  bits=1180630478000   BER=6.8876310638877799e-13  ERRORS=0.8131747155245478\n",
      "PYTHON_OUT: serial=000040A;link=Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX;status=ENABLED;from=slot1-->;to=slot3;ber=6.8876310638877799e-13;errors=0.8131747155245478\n",
      "\n",
      "INFO: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX waiting for more than 100000000000 bits\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "RESULT: 000040A - slot2--> -  bits=1094657993200   BER=7.3220876671102015e-13  ERRORS=0.8015181791713323\n",
      "PYTHON_OUT: serial=000040A;link=Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX;status=ENABLED;from=slot2-->;to=slot3;ber=7.3220876671102015e-13;errors=0.8015181791713323\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "# puts $log_fh \"\\n=== All BER tests complete ===\"\n",
      "# puts $log_fh \"\"\n",
      "# puts \"\\n=== All BER tests complete ===\"\n",
      "\n",
      "=== All BER tests complete ===\n",
      "# close $log_fh\n",
      "# puts \"Wrote BER results to $log_file\"\n",
      "Wrote BER results to ibert_qc_ber.log\n",
      "# close_hw_manager\n",
      "# puts \"\\nAll done. Processed [llength $boards] boards, [llength $all_tests] links.\"\n",
      "\n",
      "All done. Processed 4 boards, 0 links.\n",
      "# exit 0\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 18:19:43 2025...\n"
     ]
    }
   ],
   "source": [
    "out1 = run_and_collect_links(tcl_script_2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "a0983753",
   "metadata": {},
   "outputs": [],
   "source": [
    "df_resultados = pd.DataFrame(out1)\n",
    "df_resultados['ber'] = df_resultados['ber'].astype(float)\n",
    "df_resultados['errors'] = pd.to_numeric(df_resultados['errors'], errors='coerce').astype('int64')   # converte ou vira NaN"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "0ca2eb9a",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\Cosmology Lab\\AppData\\Local\\Temp\\ipykernel_52764\\3738015315.py:3: FutureWarning: Styler.applymap has been deprecated. Use Styler.map instead.\n",
      "  .applymap(highlight_ber, subset=['ber'])\n"
     ]
    }
   ],
   "source": [
    "styled_df = (\n",
    "    df_resultados.style\n",
    "    .applymap(highlight_ber, subset=['ber'])\n",
    "    .format({\n",
    "        'ber': '{:.2e}',  # notação científica\n",
    "        'errors': lambda x: f\"{x:,}\" if x < 10000 else f\"{x//1000}K\"\n",
    "    })\n",
    "\n",
    "    .set_properties(**{'text-align': 'center'})  # center cell text\n",
    "    .set_table_styles([\n",
    "        {'selector': 'th', 'props': [('text-align', 'center')]},\n",
    "        {'selector': 'td', 'props': [('text-align', 'center'), ('font-size', '8pt')]}\n",
    "    ])\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "448c1edf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style type=\"text/css\">\n",
       "#T_29516 th {\n",
       "  text-align: center;\n",
       "}\n",
       "#T_29516 td {\n",
       "  text-align: center;\n",
       "  font-size: 8pt;\n",
       "}\n",
       "#T_29516_row0_col0, #T_29516_row0_col1, #T_29516_row0_col2, #T_29516_row0_col3, #T_29516_row0_col4, #T_29516_row0_col6, #T_29516_row1_col0, #T_29516_row1_col1, #T_29516_row1_col2, #T_29516_row1_col3, #T_29516_row1_col4, #T_29516_row1_col6, #T_29516_row2_col0, #T_29516_row2_col1, #T_29516_row2_col2, #T_29516_row2_col3, #T_29516_row2_col4, #T_29516_row2_col6, #T_29516_row3_col0, #T_29516_row3_col1, #T_29516_row3_col2, #T_29516_row3_col3, #T_29516_row3_col4, #T_29516_row3_col6, #T_29516_row4_col0, #T_29516_row4_col1, #T_29516_row4_col2, #T_29516_row4_col3, #T_29516_row4_col4, #T_29516_row4_col6, #T_29516_row5_col0, #T_29516_row5_col1, #T_29516_row5_col2, #T_29516_row5_col3, #T_29516_row5_col4, #T_29516_row5_col6, #T_29516_row6_col0, #T_29516_row6_col1, #T_29516_row6_col2, #T_29516_row6_col3, #T_29516_row6_col4, #T_29516_row6_col6, #T_29516_row7_col0, #T_29516_row7_col1, #T_29516_row7_col2, #T_29516_row7_col3, #T_29516_row7_col4, #T_29516_row7_col6, #T_29516_row8_col0, #T_29516_row8_col1, #T_29516_row8_col2, #T_29516_row8_col3, #T_29516_row8_col4, #T_29516_row8_col6, #T_29516_row9_col0, #T_29516_row9_col1, #T_29516_row9_col2, #T_29516_row9_col3, #T_29516_row9_col4, #T_29516_row9_col6, #T_29516_row10_col0, #T_29516_row10_col1, #T_29516_row10_col2, #T_29516_row10_col3, #T_29516_row10_col4, #T_29516_row10_col6, #T_29516_row11_col0, #T_29516_row11_col1, #T_29516_row11_col2, #T_29516_row11_col3, #T_29516_row11_col4, #T_29516_row11_col6 {\n",
       "  text-align: center;\n",
       "}\n",
       "#T_29516_row0_col5, #T_29516_row1_col5, #T_29516_row3_col5, #T_29516_row4_col5, #T_29516_row6_col5, #T_29516_row7_col5, #T_29516_row9_col5, #T_29516_row10_col5, #T_29516_row11_col5 {\n",
       "  color: black;\n",
       "  text-align: center;\n",
       "}\n",
       "#T_29516_row2_col5, #T_29516_row5_col5, #T_29516_row8_col5 {\n",
       "  color: red;\n",
       "  font-weight: bold;\n",
       "  text-align: center;\n",
       "}\n",
       "</style>\n",
       "<table id=\"T_29516\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th class=\"blank level0\" >&nbsp;</th>\n",
       "      <th id=\"T_29516_level0_col0\" class=\"col_heading level0 col0\" >serial</th>\n",
       "      <th id=\"T_29516_level0_col1\" class=\"col_heading level0 col1\" >link</th>\n",
       "      <th id=\"T_29516_level0_col2\" class=\"col_heading level0 col2\" >status</th>\n",
       "      <th id=\"T_29516_level0_col3\" class=\"col_heading level0 col3\" >from</th>\n",
       "      <th id=\"T_29516_level0_col4\" class=\"col_heading level0 col4\" >to</th>\n",
       "      <th id=\"T_29516_level0_col5\" class=\"col_heading level0 col5\" >ber</th>\n",
       "      <th id=\"T_29516_level0_col6\" class=\"col_heading level0 col6\" >errors</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row0\" class=\"row_heading level0 row0\" >0</th>\n",
       "      <td id=\"T_29516_row0_col0\" class=\"data row0 col0\" >00010A</td>\n",
       "      <td id=\"T_29516_row0_col1\" class=\"data row0 col1\" >Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX</td>\n",
       "      <td id=\"T_29516_row0_col2\" class=\"data row0 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row0_col3\" class=\"data row0 col3\" >slot1--></td>\n",
       "      <td id=\"T_29516_row0_col4\" class=\"data row0 col4\" >slot0</td>\n",
       "      <td id=\"T_29516_row0_col5\" class=\"data row0 col5\" >4.56e-12</td>\n",
       "      <td id=\"T_29516_row0_col6\" class=\"data row0 col6\" >5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row1\" class=\"row_heading level0 row1\" >1</th>\n",
       "      <td id=\"T_29516_row1_col0\" class=\"data row1 col0\" >00010A</td>\n",
       "      <td id=\"T_29516_row1_col1\" class=\"data row1 col1\" >Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX</td>\n",
       "      <td id=\"T_29516_row1_col2\" class=\"data row1 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row1_col3\" class=\"data row1 col3\" >slot2--></td>\n",
       "      <td id=\"T_29516_row1_col4\" class=\"data row1 col4\" >slot0</td>\n",
       "      <td id=\"T_29516_row1_col5\" class=\"data row1 col5\" >6.89e-13</td>\n",
       "      <td id=\"T_29516_row1_col6\" class=\"data row1 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row2\" class=\"row_heading level0 row2\" >2</th>\n",
       "      <td id=\"T_29516_row2_col0\" class=\"data row2 col0\" >00010A</td>\n",
       "      <td id=\"T_29516_row2_col1\" class=\"data row2 col1\" >Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX</td>\n",
       "      <td id=\"T_29516_row2_col2\" class=\"data row2 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row2_col3\" class=\"data row2 col3\" >slot3--></td>\n",
       "      <td id=\"T_29516_row2_col4\" class=\"data row2 col4\" >slot0</td>\n",
       "      <td id=\"T_29516_row2_col5\" class=\"data row2 col5\" >3.82e-06</td>\n",
       "      <td id=\"T_29516_row2_col6\" class=\"data row2 col6\" >4184K</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row3\" class=\"row_heading level0 row3\" >3</th>\n",
       "      <td id=\"T_29516_row3_col0\" class=\"data row3 col0\" >00018A</td>\n",
       "      <td id=\"T_29516_row3_col1\" class=\"data row3 col1\" >Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX</td>\n",
       "      <td id=\"T_29516_row3_col2\" class=\"data row3 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row3_col3\" class=\"data row3 col3\" >slot0--></td>\n",
       "      <td id=\"T_29516_row3_col4\" class=\"data row3 col4\" >slot1</td>\n",
       "      <td id=\"T_29516_row3_col5\" class=\"data row3 col5\" >6.51e-13</td>\n",
       "      <td id=\"T_29516_row3_col6\" class=\"data row3 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row4\" class=\"row_heading level0 row4\" >4</th>\n",
       "      <td id=\"T_29516_row4_col0\" class=\"data row4 col0\" >00018A</td>\n",
       "      <td id=\"T_29516_row4_col1\" class=\"data row4 col1\" >Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX</td>\n",
       "      <td id=\"T_29516_row4_col2\" class=\"data row4 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row4_col3\" class=\"data row4 col3\" >slot2--></td>\n",
       "      <td id=\"T_29516_row4_col4\" class=\"data row4 col4\" >slot1</td>\n",
       "      <td id=\"T_29516_row4_col5\" class=\"data row4 col5\" >6.88e-13</td>\n",
       "      <td id=\"T_29516_row4_col6\" class=\"data row4 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row5\" class=\"row_heading level0 row5\" >5</th>\n",
       "      <td id=\"T_29516_row5_col0\" class=\"data row5 col0\" >00018A</td>\n",
       "      <td id=\"T_29516_row5_col1\" class=\"data row5 col1\" >Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX</td>\n",
       "      <td id=\"T_29516_row5_col2\" class=\"data row5 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row5_col3\" class=\"data row5 col3\" >slot3--></td>\n",
       "      <td id=\"T_29516_row5_col4\" class=\"data row5 col4\" >slot1</td>\n",
       "      <td id=\"T_29516_row5_col5\" class=\"data row5 col5\" >1.20e-04</td>\n",
       "      <td id=\"T_29516_row5_col6\" class=\"data row5 col6\" >131213K</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row6\" class=\"row_heading level0 row6\" >6</th>\n",
       "      <td id=\"T_29516_row6_col0\" class=\"data row6 col0\" >00038A</td>\n",
       "      <td id=\"T_29516_row6_col1\" class=\"data row6 col1\" >Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX</td>\n",
       "      <td id=\"T_29516_row6_col2\" class=\"data row6 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row6_col3\" class=\"data row6 col3\" >slot0--></td>\n",
       "      <td id=\"T_29516_row6_col4\" class=\"data row6 col4\" >slot2</td>\n",
       "      <td id=\"T_29516_row6_col5\" class=\"data row6 col5\" >6.51e-13</td>\n",
       "      <td id=\"T_29516_row6_col6\" class=\"data row6 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row7\" class=\"row_heading level0 row7\" >7</th>\n",
       "      <td id=\"T_29516_row7_col0\" class=\"data row7 col0\" >00038A</td>\n",
       "      <td id=\"T_29516_row7_col1\" class=\"data row7 col1\" >Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX</td>\n",
       "      <td id=\"T_29516_row7_col2\" class=\"data row7 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row7_col3\" class=\"data row7 col3\" >slot1--></td>\n",
       "      <td id=\"T_29516_row7_col4\" class=\"data row7 col4\" >slot2</td>\n",
       "      <td id=\"T_29516_row7_col5\" class=\"data row7 col5\" >6.88e-13</td>\n",
       "      <td id=\"T_29516_row7_col6\" class=\"data row7 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row8\" class=\"row_heading level0 row8\" >8</th>\n",
       "      <td id=\"T_29516_row8_col0\" class=\"data row8 col0\" >00038A</td>\n",
       "      <td id=\"T_29516_row8_col1\" class=\"data row8 col1\" >Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX</td>\n",
       "      <td id=\"T_29516_row8_col2\" class=\"data row8 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row8_col3\" class=\"data row8 col3\" >slot3--></td>\n",
       "      <td id=\"T_29516_row8_col4\" class=\"data row8 col4\" >slot2</td>\n",
       "      <td id=\"T_29516_row8_col5\" class=\"data row8 col5\" >5.25e-01</td>\n",
       "      <td id=\"T_29516_row8_col6\" class=\"data row8 col6\" >574543062K</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row9\" class=\"row_heading level0 row9\" >9</th>\n",
       "      <td id=\"T_29516_row9_col0\" class=\"data row9 col0\" >000040A</td>\n",
       "      <td id=\"T_29516_row9_col1\" class=\"data row9 col1\" >Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX</td>\n",
       "      <td id=\"T_29516_row9_col2\" class=\"data row9 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row9_col3\" class=\"data row9 col3\" >slot0--></td>\n",
       "      <td id=\"T_29516_row9_col4\" class=\"data row9 col4\" >slot3</td>\n",
       "      <td id=\"T_29516_row9_col5\" class=\"data row9 col5\" >6.51e-13</td>\n",
       "      <td id=\"T_29516_row9_col6\" class=\"data row9 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row10\" class=\"row_heading level0 row10\" >10</th>\n",
       "      <td id=\"T_29516_row10_col0\" class=\"data row10 col0\" >000040A</td>\n",
       "      <td id=\"T_29516_row10_col1\" class=\"data row10 col1\" >Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX</td>\n",
       "      <td id=\"T_29516_row10_col2\" class=\"data row10 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row10_col3\" class=\"data row10 col3\" >slot1--></td>\n",
       "      <td id=\"T_29516_row10_col4\" class=\"data row10 col4\" >slot3</td>\n",
       "      <td id=\"T_29516_row10_col5\" class=\"data row10 col5\" >6.89e-13</td>\n",
       "      <td id=\"T_29516_row10_col6\" class=\"data row10 col6\" >0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_29516_level0_row11\" class=\"row_heading level0 row11\" >11</th>\n",
       "      <td id=\"T_29516_row11_col0\" class=\"data row11 col0\" >000040A</td>\n",
       "      <td id=\"T_29516_row11_col1\" class=\"data row11 col1\" >Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX</td>\n",
       "      <td id=\"T_29516_row11_col2\" class=\"data row11 col2\" >ENABLED</td>\n",
       "      <td id=\"T_29516_row11_col3\" class=\"data row11 col3\" >slot2--></td>\n",
       "      <td id=\"T_29516_row11_col4\" class=\"data row11 col4\" >slot3</td>\n",
       "      <td id=\"T_29516_row11_col5\" class=\"data row11 col5\" >7.32e-13</td>\n",
       "      <td id=\"T_29516_row11_col6\" class=\"data row11 col6\" >0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n"
      ],
      "text/plain": [
       "<pandas.io.formats.style.Styler at 0x197ffb1cb50>"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "styled_df"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "81230f1c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "📤 Running: ibert_links-crosstalk_tests_3.tcl\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "**** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\n",
      "**** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ibert_links-crosstalk_tests_3.tcl\n",
      "# set log_file \"ibert_qc_ber.log\"\n",
      "# set log_fh   [open $log_file a]\n",
      "# puts $log_fh \"IBERT QC BER Log\"\n",
      "# puts $log_fh \"Date: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]\"\n",
      "# puts $log_fh \"Serial,from Board,to Board,BER, ERRORS\"\n",
      "# set cfg_file \"ibert_24062025-3-link_isolation.txt\"\n",
      "# set serial_file   \"serial_numbers_rev2-rev4.txt\"\n",
      "# set max_boards 4\n",
      "# open_hw_manager\n",
      "# after 1000\n",
      "# connect_hw_server -url localhost:3121\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "# set boards {}\n",
      "# set fp [open $cfg_file r]\n",
      "# foreach line [split [read $fp] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend boards $ltrim\n",
      "#     if {[llength $boards] >= $max_boards} { break }\n",
      "# }\n",
      "# if {[llength $boards] == 0} {\n",
      "#     puts \"ERROR: no valid board entries in $cfg_file\"; exit 1\n",
      "# }\n",
      "# set serial_ns {}\n",
      "# set fs [open $serial_file r]\n",
      "# foreach line [split [read $fs] \"\\n\"] {\n",
      "#     set ltrim [string trim $line]\n",
      "#     if {$ltrim eq \"\" || [string index $ltrim 0] == \"#\"} continue\n",
      "#     lappend serial_ns $ltrim\n",
      "#     if {[llength $serial_ns] >= $max_boards} { break }\n",
      "# }\n",
      "# close $fs\n",
      "# if {[llength $serial_ns] == 0} {\n",
      "#     puts \"ERROR: no valid serial number entries in $serial_file\"; exit 1\n",
      "# }\n",
      "# set all_tests {}\n",
      "# set slt 0\n",
      "# foreach entry $boards {\n",
      "#     # parse exactly as in Phase 1\n",
      "#     set parts     [split $entry \",\"]\n",
      "# \tset to_board  [lindex $parts 0]\n",
      "# \tset serial [lindex $serial_ns $slt]\n",
      "#     #set serial    [lindex $parts 1]\n",
      "#     set threshold [expr {[lindex $parts 3]}]\n",
      "# \tset paths     [lrange $parts 4 6]\n",
      "#     set links     [lrange $parts 7 end]\n",
      "#\n",
      "#     puts \"\\n=== BER Test for board #$slt: $serial ===\"\n",
      "#\n",
      "#     # 2.1) Switch & open the correct target\n",
      "#     catch { close_hw_target }\n",
      "# \t# set retries 0\n",
      "# \t# while {[llength [get_hw_targets -filter {IS_OPEN==true}]] != 0 && $retries < 5} {\n",
      "# \t\t\t# after 1000\n",
      "# \t\t\t# incr retries\n",
      "# \t\t# }\n",
      "# \tafter 5000\n",
      "# \tcatch { disconnect_hw_server }\n",
      "# \tafter 5000\n",
      "# \tconnect_hw_server -url localhost:3121\n",
      "# \tafter 5000\n",
      "#     foreach t [get_hw_targets] {\n",
      "#         if {[lindex [split [get_property UID $t] \"/\"] end] eq $serial} {\n",
      "#             current_hw_target $t\n",
      "# \t\t\tafter 3000\n",
      "#             if {[catch { open_hw_target } err]} {\n",
      "#                 puts \"ERROR opening target $serial: $err\"\n",
      "#                 continue 2\n",
      "#             }\n",
      "#             break\n",
      "#         }\n",
      "#     }\n",
      "# \tincr slt\n",
      "#\n",
      "#     # 2.2) Locate and refresh the FPGA device\n",
      "#     set fpga_dev [lindex [get_hw_devices -of_objects $t] 0]\n",
      "# \t#after 500\n",
      "#     refresh_hw_device -force_poll $fpga_dev\n",
      "# \tafter 3000\n",
      "#\n",
      "#\n",
      "# \t# --- Novo: Apaga links existentes antes de criar os novos ---\n",
      "# \tputs \" Cleaning old existent links in the device...\"\n",
      "# \tset existing_links [get_hw_sio_links -of_objects $fpga_dev]\n",
      "# \tif {[llength $existing_links] > 0} {\n",
      "# \t\tforeach lnk $existing_links {\n",
      "# \t\t\tdelete_hw_sio_link $lnk\n",
      "# \t\t\tafter 5000\n",
      "# \t\t}\n",
      "# \t\tcommit_hw_sio -non_blocking $existing_links\n",
      "# \t\tafter 5000\n",
      "# \t} else {\n",
      "# \t\tputs \"ℹ️  No existing links found to delete.\"\n",
      "# \t}\n",
      "# \tafter 5000\n",
      "#\n",
      "#     # 2.3) Grab raw TX/RX endpoints\n",
      "#     set txs [get_hw_sio_txs -of_objects $fpga_dev]\n",
      "# \tafter 3000\n",
      "#     set rxs [get_hw_sio_rxs -of_objects $fpga_dev]\n",
      "# \tafter 3000\n",
      "#\n",
      "#     # 2.4) For each link in the CSV, rebuild & test it\n",
      "# \tset linkObjs {}                   ;# initialize\n",
      "#     for {set i 0} {$i < [llength $links]} {incr i 2} {\n",
      "#         #set txName [lindex $links $i]\n",
      "#         #set rxName [lindex $links [expr {$i+1}]]\n",
      "#\n",
      "# \t\t# --- Novo bloco para tratamento de ENABLED/DISABLED ---\n",
      "# \t\tset txRaw [lindex $links $i]\n",
      "# \t\tset rxRaw [lindex $links [expr {$i+1}]]\n",
      "#\n",
      "# \t\t# Ignora o par se qualquer um dos dois estiver marcado como :DISABLED\n",
      "# \t\tif {[string match \"*:DISABLED\" $txRaw] || [string match \"*:DISABLED\" $rxRaw]} {\n",
      "# \t\t\tputs \"🔕 Skipping link (DISABLED): $txRaw ↔ $rxRaw\"\n",
      "# \t\t\tcontinue\n",
      "# \t\t}\n",
      "#\n",
      "# \t\t# Extrai apenas o nome base do TX/RX (removendo :ENABLED ou :DISABLED)\n",
      "# \t\tset txName [lindex [split $txRaw \":\"] 0]\n",
      "# \t\tset rxName [lindex [split $rxRaw \":\"] 0]\n",
      "# \t\t# --- Novo bloco para tratamento de ENABLED/DISABLED ---\n",
      "#\n",
      "#\n",
      "#         # find the two endpoint objects by suffix match\n",
      "#         set txObj \"\"; foreach x $txs {\n",
      "#             if {[string match \"*$txName\" [get_property NAME $x]]} { set txObj $x; break }\n",
      "#         }\n",
      "#         set rxObj \"\"; foreach x $rxs {\n",
      "#             if {[string match \"*$rxName\" [get_property NAME $x]]} { set rxObj $x; break }\n",
      "#         }\n",
      "#         if {$txObj eq \"\" || $rxObj eq \"\"} {\n",
      "#             puts \"WARN: Could not find endpoints $txName/$rxName\"\n",
      "#             continue\n",
      "#         }\n",
      "#\n",
      "#         # 2.4.1) Re-create the SIO link & arm PRBS31\n",
      "#         set linkObj [create_hw_sio_link $txObj $rxObj]\n",
      "#         commit_hw_sio   $linkObj\n",
      "# \t\tafter 5000\n",
      "#\n",
      "# \t\t# Set PRBS pattern\n",
      "# \t\t#set_property TX_PATTERN {PRBS 7-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 7-bit} $linkObj\n",
      "# \t\t#set_property TX_PATTERN {PRBS 15-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 15-bit} $linkObj\n",
      "# \t\t#set_property TX_PATTERN {PRBS 23-bit} $linkObj\n",
      "#         #set_property RX_PATTERN {PRBS 23-bit} $linkObj\n",
      "#         set_property TX_PATTERN {PRBS 31-bit} $linkObj\n",
      "#         set_property RX_PATTERN {PRBS 31-bit} $linkObj\n",
      "# \t\tafter 5000\n",
      "#\n",
      "#\n",
      "# \t\t# half data rate = 12.5 GHz\n",
      "# \t\t#set_property TX_PATTERN {Fast Clk} $linkObj\n",
      "# \t\t#set_property RX_PATTERN {Fast Clk} $linkObj\n",
      "# \t\t# quarter data rate = 6.25 GHz\n",
      "# \t\t#set_property TX_PATTERN {Slow Clk} $linkObj\n",
      "# \t\t#set_property RX_PATTERN {Slow Clk} $linkObj\n",
      "#\n",
      "#\n",
      "# \t\t# Additional signal integrity settings\n",
      "# \t\tset_property TXPRE {3.90 dB (01111)} $linkObj\n",
      "# \t\t#set_property TXPRE {1.87 dB (01000)} $linkObj\n",
      "# \t\t#set_property TXPRE {0.01 dB (00000)} $linkObj\n",
      "# \t\tafter 5000\n",
      "# \t\tset_property TXPOST {3.99 dB (01111)} $linkObj\n",
      "# \t\t#set_property TXPOST {2.98 dB (01011)} $linkObj\n",
      "# \t\t#set_property TXPOST {0.00 dB (00000)} $linkO\n",
      "# \t\tafter 5000\n",
      "# \t\t#set_property TXDIFFSWING {730 mV (01101)} $linkObj\n",
      "# \t\tset_property TXDIFFSWING {780 mV (10000)} $linkObj\n",
      "# \t\t#set_property TXDIFFSWING {390 mV (00000)} $linkObj\n",
      "# \t\tafter 5000\n",
      "#\n",
      "#\n",
      "# \t\t# Commit settings (non-blocking commit is acceptable here)\n",
      "#         commit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 3000\n",
      "#\n",
      "# \t\t# record the link object and a label\n",
      "#         #lappend linkObjs [list $linkObj \"$txName->$rxName\"]\n",
      "# \t\tlappend linkObjs [list $linkObj \"$txName->$rxName\" $rxObj]\n",
      "#\n",
      "#         # cleanup txObj/rxObj for next iteration\n",
      "#         unset txObj rxObj\n",
      "# \t\tafter 200\n",
      "#\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 $linkObj\n",
      "# \t\tcommit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 3000\n",
      "#\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 $linkObj\n",
      "# \t\tcommit_hw_sio -non_blocking $linkObj\n",
      "# \t\tafter 3000\n",
      "#\n",
      "# \t\t# Poll RXCDRLOCKSTICKY\n",
      "# \t\tset elapsed 0\n",
      "# \t\tset timeout 1000\n",
      "# \t\t# while {$elapsed < $timeout} {\n",
      "# \t\t\t# refresh_hw_device -force_poll [get_hw_devices]\n",
      "# \t\t\t# set locked [get_property LOGIC.RXCDRLOCKSTICKY $linkObj]\n",
      "# \t\t\t# if {$locked} {\n",
      "# \t\t\t\t# puts \" CDR LOCKED (sticky) after $elapsed sec\"\n",
      "# \t\t\t\t# return 1\n",
      "#         # }\n",
      "#         # after 1000\n",
      "#         # incr elapsed\n",
      "#     # }\n",
      "#     #puts \"Timeout: RXCDRLOCKSTICKY never asserted\"\n",
      "#\n",
      "# \t}\n",
      "#\n",
      "# \tputs \"\\n Verificando atividade de RX antes do teste BER...\"\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset lnk [lindex $pair 0]\n",
      "# \t\tset label [lindex $pair 1]\n",
      "#\n",
      "# \t\t# Leitura inicial de bits recebidos\n",
      "# \t\tset bits_before [get_property RX_RECEIVED_BIT_COUNT $lnk]\n",
      "# \t\tafter 3000\n",
      "# \t\trefresh_hw_device -force_poll $fpga_dev\n",
      "# \t\t# Leitura após 2 segundos\n",
      "# \t\tset bits_after [get_property RX_RECEIVED_BIT_COUNT $lnk]\n",
      "#\n",
      "# \t\t# Verifica se a contagem aumentou\n",
      "# \t\tset delta [expr {$bits_after - $bits_before}]\n",
      "# \t\tif {$delta < 0} {\n",
      "# \t\t\tputs \"⚠ Contador de bits reiniciou (overflow).\"\n",
      "# \t\tset delta [expr {(2**64) + $delta}]  ;# estimativa para wrap de 64 bits\n",
      "# \t}\n",
      "#\n",
      "# \tif {$delta > 0} {\n",
      "# \t\tputs \"Link ativo: aumentou em $delta bits ($bits_before → $bits_after)\"\n",
      "# \t} else {\n",
      "# \t\tputs \"Link parado: $bits_before = $bits_after\"\n",
      "# \t}\n",
      "# \t}\n",
      "#\n",
      "#\n",
      "# \t# 4.x) Reset all link error counters before BER test\n",
      "# \tputs \"\\nINFO: resetting error counters on all links...\"\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset lnk [lindex $pair 0]\n",
      "# \t\t# assert reset\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 $lnk\n",
      "# \t\tafter 3000\n",
      "# \t\tcommit_hw_sio -non_blocking $lnk\n",
      "# \t\tafter 5000\n",
      "# \t}\n",
      "# \t# de-assert reset\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset lnk [lindex $pair 0]\n",
      "# \t\tset_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 $lnk\n",
      "# \t\tafter 5000\n",
      "# \t\tcommit_hw_sio -non_blocking $lnk\n",
      "# \t\tafter 5000\n",
      "# \t}\n",
      "# \tputs \"OK: error counters cleared\"\n",
      "#\n",
      "# \tset paths [lrange $parts 4 6]\n",
      "# \tset from_board1 [lindex $paths 0]\n",
      "# \tset from_board2 [lindex $paths 1]\n",
      "# \tset from_board3 [lindex $paths 2]\n",
      "#\n",
      "# \tset board_labels [list $from_board1 $from_board2 $from_board3]\n",
      "# \tset i 0\n",
      "#\n",
      "#\n",
      "# \t# 4.6) Eye Scan para cada link válido\n",
      "# \tforeach pair $linkObjs {\n",
      "# \t\tset linkObj [lindex $pair 0]\n",
      "# \t\tset label   [lindex $pair 1]\n",
      "# \t\tset rxObj   [lindex $pair 2]\n",
      "#\n",
      "# \t\tputs \"\\n📡 Eye Scan: $label\"\n",
      "#\n",
      "# \t\t# Verifica  CDR lock\n",
      "# \t\tset cdrlock [get_property PORT.RXCDRLOCK $rxObj]\n",
      "# \t\tif {$cdrlock != 1} {\n",
      "# \t\t\tputs \"⚠CDR ainda não lockado (PORT.RXCDRLOCK=$cdrlock). Pode afetar a qualidade do Eye Scan.\"\n",
      "# \t\t} else {\n",
      "# \t\t\tputs \"CDR lock confirmado (PORT.RXCDRLOCK=1).\"\n",
      "# \t\t}\n",
      "#\n",
      "# \t\tputs \" CDR Lock status: $cdrlock\"\n",
      "# \t\tif {!$cdrlock} {\n",
      "# \t\t\tputs \" RX não está com CDR lock. Pulando o scan.\"\n",
      "# \t\t\t#continue\n",
      "# \t\t}\n",
      "#\n",
      "# \t\trefresh_hw_device -force_poll $fpga_dev\n",
      "# \t\tafter 5000\n",
      "#\n",
      "# \t\t# Cria o objeto de Eye Scan\n",
      "# \t\tset scan [create_hw_sio_scan -description \"Eye Scan $label\" 2d_full_eye $linkObj]\n",
      "# \t\tafter 3000\n",
      "# \t\tset_property HORIZONTAL_INCREMENT 1 $scan\n",
      "# \t\tset_property VERTICAL_INCREMENT 1 $scan\n",
      "# \t\tset_property DWELL_BER 1e-5 $scan\n",
      "#\n",
      "# \t\t# Executa o scan\n",
      "# \t\trun_hw_sio_scan $scan\n",
      "# \t\tputs \" Aguardando finalização do Eye Scan...\"\n",
      "# \t\twait_on_hw_sio_scan $scan\n",
      "# \t\tputs \" Scan finalizado.\"\n",
      "#\n",
      "#\n",
      "# \t\t# Verifica se finalizou corretamente\n",
      "# \t\tset status [get_property STATUS $scan]\n",
      "# \t\tif {$status eq \"Done\"} {\n",
      "# \t\t\t# Gera o nome do arquivo limpo\n",
      "# \t\t\t# Limpeza de caracteres especiais\n",
      "# \t\t\tset clean_label [string map {\"/\" \"_\" \">\" \"_\" \":\" \"_\" \" \" \"_\" \"\\\\\" \"_\" \"|\" \"_\" \"?\" \"_\" \"*\" \"_\" \"\\\"\" \"_\" \"<\" \"_\" \">\" \"_\"} $label]\n",
      "# \t\t\tset clean_from1 [string map {\"/\" \"_\" \">\" \"_\" \":\" \"_\" \" \" \"_\" \"\\\\\" \"_\" \"|\" \"_\" \"?\" \"_\" \"*\" \"_\" \"\\\"\" \"_\" \"<\" \"_\" \">\" \"_\"} $from_board1]\n",
      "# \t\t\tset clean_from2 [string map {\"/\" \"_\" \">\" \"_\" \":\" \"_\" \" \" \"_\" \"\\\\\" \"_\" \"|\" \"_\" \"?\" \"_\" \"*\" \"_\" \"\\\"\" \"_\" \"<\" \"_\" \">\" \"_\"} $from_board2]\n",
      "# \t\t\tset clean_from3 [string map {\"/\" \"_\" \">\" \"_\" \":\" \"_\" \" \" \"_\" \"\\\\\" \"_\" \"|\" \"_\" \"?\" \"_\" \"*\" \"_\" \"\\\"\" \"_\" \"<\" \"_\" \">\" \"_\"} $from_board3]\n",
      "# \t\t\tset clean_to    [string map {\"/\" \"_\" \">\" \"_\" \":\" \"_\" \" \" \"_\" \"\\\\\" \"_\" \"|\" \"_\" \"?\" \"_\" \"*\" \"_\" \"\\\"\" \"_\" \"<\" \"_\" \">\" \"_\"} $to_board]\n",
      "#\n",
      "# \t\t\t# Monta nome do arquivo limpo\n",
      "# \t\t\tset fname \"scan_${serial}_from_${clean_from1}-${clean_from2}-${clean_from3}_to_${clean_to}_${clean_label}.csv\"\n",
      "#\n",
      "#\n",
      "# \t\t\t# Exporta usando o método da GUI\n",
      "# \t\t\twrite_hw_sio_scan -force $fname $scan\n",
      "# \t\t\tputs \"📁 Exported Eye Scan report to $fname\"\n",
      "# \t\t\tputs $log_fh \"SCAN FILE: $fname for $label\"\n",
      "#\n",
      "# \t\t}\n",
      "#\n",
      "# \t\t# Mover o else para cá com verificação explícita\n",
      "# \t\tif {$status ne \"Done\"} {\n",
      "# \t\t\tputs \"⚠️ Eye scan $label não finalizado com sucesso (STATUS=$status)\"\n",
      "# \t\t}\n",
      "#\n",
      "# \t\t# Opcional: remover o scan após exportar\n",
      "# \t\t# delete_hw_sio_scan $scan\n",
      "# \t}\n",
      "#\n",
      "#     # 2.5) Close this target before moving on\n",
      "#     catch { close_hw_target }\n",
      "# }\n",
      "\n",
      "=== BER Test for board #0: 00010A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00018A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "⚠ Contador de bits reiniciou (overflow).\n",
      "Link ativo: aumentou em 18446587026256721856 bits (158926336307040 → 1878883477280)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 96137219200 bits (1021036100160 → 1117173319360)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 95834630960 bits (256417427840 → 352252058800)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3306.633 ; gain = 3.777\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00010A_from_slot1--_-slot2--_-slot3--__to_slot0_Quad_131_MGT_X0Y18_TX-_Quad_131_MGT_X0Y18_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3311.777 ; gain = 4.383\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00010A_from_slot1--_-slot2--_-slot3--__to_slot0_Quad_131_MGT_X0Y16_TX-_Quad_131_MGT_X0Y16_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3316.465 ; gain = 4.227\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00010A_from_slot1--_-slot2--_-slot3--__to_slot0_Quad_130_MGT_X0Y14_TX-_Quad_130_MGT_X0Y14_RX.csv\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "\n",
      "=== BER Test for board #1: 00018A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00010A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00010A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "⚠ Contador de bits reiniciou (overflow).\n",
      "Link ativo: aumentou em 18446591414681811536 bits (154536615649200 → 1877587909120)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 96375795280 bits (1020427048480 → 1116802843760)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 96320715280 bits (257221893520 → 353542608800)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3366.316 ; gain = 4.059\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00018A_from_slot0--_-slot2--_-slot3--__to_slot1_Quad_131_MGT_X0Y18_TX-_Quad_131_MGT_X0Y18_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3370.730 ; gain = 3.914\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00018A_from_slot0--_-slot2--_-slot3--__to_slot1_Quad_131_MGT_X0Y16_TX-_Quad_131_MGT_X0Y16_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3375.535 ; gain = 4.090\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00018A_from_slot0--_-slot2--_-slot3--__to_slot1_Quad_130_MGT_X0Y14_TX-_Quad_130_MGT_X0Y14_RX.csv\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "\n",
      "=== BER Test for board #2: 00038A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00018A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00018A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "⚠ Contador de bits reiniciou (overflow).\n",
      "Link ativo: aumentou em 18446595900087998496 bits (150051988969520 → 1878367416400)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 95889516800 bits (1020953460720 → 1116842977520)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 95999124000 bits (256418042240 → 352417166240)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3423.906 ; gain = 3.812\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00038A_from_slot0--_-slot1--_-slot3--__to_slot2_Quad_131_MGT_X0Y18_TX-_Quad_131_MGT_X0Y18_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3428.613 ; gain = 4.008\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00038A_from_slot0--_-slot1--_-slot3--__to_slot2_Quad_131_MGT_X0Y16_TX-_Quad_131_MGT_X0Y16_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3433.305 ; gain = 4.242\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_00038A_from_slot0--_-slot1--_-slot3--__to_slot2_Quad_130_MGT_X0Y14_TX-_Quad_130_MGT_X0Y14_RX.csv\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "\n",
      "=== BER Test for board #3: 000040A ===\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00038A\n",
      "INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/00038A is already closed\n",
      "INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121\n",
      "INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0\n",
      "INFO: [Labtools 27-3417] Launching cs_server...\n",
      "INFO: [Labtools 27-2221] Launch Output:\n",
      "\n",
      "\n",
      "******** Xilinx cs_server v2022.2.0\n",
      "****** Build date   : Oct 04 2022-19:25:37\n",
      "**** Build number : 2022.2.1664925937\n",
      "** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "\n",
      "INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Cleaning old existent links in the device...\n",
      "WARNING: [Labtoolstcl 44-158] No matching hw_sio_links were found.\n",
      "ℹ️  No existing links found to delete.\n",
      "\n",
      "Verificando atividade de RX antes do teste BER...\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "⚠ Contador de bits reiniciou (overflow).\n",
      "Link ativo: aumentou em 18446600389883805376 bits (145562301457360 → 1878475711120)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 96226342160 bits (1020978520400 → 1117204862560)\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Link ativo: aumentou em 96124966400 bits (256727091120 → 352852057520)\n",
      "\n",
      "INFO: resetting error counters on all links...\n",
      "OK: error counters cleared\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y18/TX->Quad_131/MGT_X0Y18/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3483.121 ; gain = 3.812\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_000040A_from_slot0--_-slot1--_-slot2--__to_slot3_Quad_131_MGT_X0Y18_TX-_Quad_131_MGT_X0Y18_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_131/MGT_X0Y16/TX->Quad_131/MGT_X0Y16/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3487.711 ; gain = 3.848\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_000040A_from_slot0--_-slot1--_-slot2--__to_slot3_Quad_131_MGT_X0Y16_TX-_Quad_131_MGT_X0Y16_RX.csv\n",
      "\n",
      "📡 Eye Scan: Quad_130/MGT_X0Y14/TX->Quad_130/MGT_X0Y14/RX\n",
      "CDR lock confirmado (PORT.RXCDRLOCK=1).\n",
      "CDR Lock status: 1\n",
      "INFO: [Labtools 27-2302] Device xczu47dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).\n",
      "Aguardando finalização do Eye Scan...\n",
      "wait_on_hw_sio_scan: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3492.332 ; gain = 4.172\n",
      "Scan finalizado.\n",
      "📁 Exported Eye Scan report to scan_000040A_from_slot0--_-slot1--_-slot2--__to_slot3_Quad_130_MGT_X0Y14_TX-_Quad_130_MGT_X0Y14_RX.csv\n",
      "INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000040A\n",
      "# puts $log_fh \"\\n=== All eye Diagrams complete ===\"\n",
      "# puts $log_fh \"\"\n",
      "# puts \"\\n=== All eye diagrams complete ===\"\n",
      "\n",
      "=== All eye diagrams complete ===\n",
      "# close $log_fh\n",
      "# puts \"Wrote BER results to $log_file\"\n",
      "Wrote BER results to ibert_qc_ber.log\n",
      "# close_hw_manager\n",
      "# puts \"\\nAll done. Processed [llength $boards] boards, [llength $all_tests] links.\"\n",
      "\n",
      "All done. Processed 4 boards, 0 links.\n",
      "# exit 0\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 20:00:27 2025...\n"
     ]
    }
   ],
   "source": [
    "out1 = run_and_collect_links(tcl_script_3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9cf48812",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8e86f922",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3be79a85",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
