
DMA-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056f0  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080058ac  080058ac  000068ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800591c  0800591c  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800591c  0800591c  0000691c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005924  08005924  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005924  08005924  00006924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005928  08005928  00006928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20040000  0800592c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  2004000c  08005938  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200405e0  08005938  000075e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ac7  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002586  00000000  00000000  0001ab03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e0  00000000  00000000  0001d090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d39  00000000  00000000  0001e170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d74  00000000  00000000  0001eea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001323d  00000000  00000000  00048c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106107  00000000  00000000  0005be5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161f61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004790  00000000  00000000  00161fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00166734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004000c 	.word	0x2004000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005894 	.word	0x08005894

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040010 	.word	0x20040010
 80001f8:	08005894 	.word	0x08005894

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052c:	f000 fd95 	bl	800105a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000530:	f000 f816 	bl	8000560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000534:	f000 f95a 	bl	80007ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000538:	f000 f926 	bl	8000788 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800053c:	f000 f88a 	bl	8000654 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8000540:	f000 f854 	bl	80005ec <MX_DAC1_Init>
  MX_TIM4_Init();
 8000544:	f000 f8d2 	bl	80006ec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // fill the entire buffer to start
  HAL_UART_Receive_DMA(&hlpuart1, audio_buffer, CHUNK_SIZE);
 8000548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800054c:	4902      	ldr	r1, [pc, #8]	@ (8000558 <main+0x30>)
 800054e:	4803      	ldr	r0, [pc, #12]	@ (800055c <main+0x34>)
 8000550:	f003 fd58 	bl	8004004 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <main+0x2c>
 8000558:	200401dc 	.word	0x200401dc
 800055c:	2004009c 	.word	0x2004009c

08000560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b096      	sub	sp, #88	@ 0x58
 8000564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	2244      	movs	r2, #68	@ 0x44
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f005 f964 	bl	800583c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000574:	463b      	mov	r3, r7
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000582:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000586:	f001 fd61 	bl	800204c <HAL_PWREx_ControlVoltageScaling>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000590:	f000 fb4c 	bl	8000c2c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000594:	2310      	movs	r3, #16
 8000596:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000598:	2301      	movs	r3, #1
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 80005a0:	2380      	movs	r3, #128	@ 0x80
 80005a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a4:	2300      	movs	r3, #0
 80005a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	4618      	mov	r0, r3
 80005ae:	f001 fe01 	bl	80021b4 <HAL_RCC_OscConfig>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80005b8:	f000 fb38 	bl	8000c2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005bc:	230f      	movs	r3, #15
 80005be:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005c0:	2300      	movs	r3, #0
 80005c2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c4:	2300      	movs	r3, #0
 80005c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d0:	463b      	mov	r3, r7
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f002 fa07 	bl	80029e8 <HAL_RCC_ClockConfig>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005e0:	f000 fb24 	bl	8000c2c <Error_Handler>
  }
}
 80005e4:	bf00      	nop
 80005e6:	3758      	adds	r7, #88	@ 0x58
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005f2:	463b      	mov	r3, r7
 80005f4:	2228      	movs	r2, #40	@ 0x28
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f005 f91f 	bl	800583c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005fe:	4b13      	ldr	r3, [pc, #76]	@ (800064c <MX_DAC1_Init+0x60>)
 8000600:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <MX_DAC1_Init+0x64>)
 8000602:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000604:	4811      	ldr	r0, [pc, #68]	@ (800064c <MX_DAC1_Init+0x60>)
 8000606:	f000 fed2 	bl	80013ae <HAL_DAC_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000610:	f000 fb0c 	bl	8000c2c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000618:	230e      	movs	r3, #14
 800061a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800061c:	2300      	movs	r3, #0
 800061e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000620:	2300      	movs	r3, #0
 8000622:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000628:	2300      	movs	r3, #0
 800062a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	2200      	movs	r2, #0
 8000630:	4619      	mov	r1, r3
 8000632:	4806      	ldr	r0, [pc, #24]	@ (800064c <MX_DAC1_Init+0x60>)
 8000634:	f000 fede 	bl	80013f4 <HAL_DAC_ConfigChannel>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 800063e:	f000 faf5 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000642:	bf00      	nop
 8000644:	3728      	adds	r7, #40	@ 0x28
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20040028 	.word	0x20040028
 8000650:	40007400 	.word	0x40007400

08000654 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000658:	4b22      	ldr	r3, [pc, #136]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 800065a:	4a23      	ldr	r2, [pc, #140]	@ (80006e8 <MX_LPUART1_UART_Init+0x94>)
 800065c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 800065e:	4b21      	ldr	r3, [pc, #132]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000660:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000664:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b1d      	ldr	r3, [pc, #116]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000672:	4b1c      	ldr	r3, [pc, #112]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b1a      	ldr	r3, [pc, #104]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b19      	ldr	r3, [pc, #100]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000684:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000686:	2200      	movs	r2, #0
 8000688:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800068a:	4b16      	ldr	r3, [pc, #88]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 800068c:	2200      	movs	r2, #0
 800068e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000690:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000692:	2200      	movs	r2, #0
 8000694:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000696:	4b13      	ldr	r3, [pc, #76]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 8000698:	2200      	movs	r2, #0
 800069a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800069c:	4811      	ldr	r0, [pc, #68]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 800069e:	f003 fc61 	bl	8003f64 <HAL_UART_Init>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80006a8:	f000 fac0 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ac:	2100      	movs	r1, #0
 80006ae:	480d      	ldr	r0, [pc, #52]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 80006b0:	f004 fffa 	bl	80056a8 <HAL_UARTEx_SetTxFifoThreshold>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006ba:	f000 fab7 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006be:	2100      	movs	r1, #0
 80006c0:	4808      	ldr	r0, [pc, #32]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 80006c2:	f005 f82f 	bl	8005724 <HAL_UARTEx_SetRxFifoThreshold>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006cc:	f000 faae 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_LPUART1_UART_Init+0x90>)
 80006d2:	f004 ffb0 	bl	8005636 <HAL_UARTEx_DisableFifoMode>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006dc:	f000 faa6 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	2004009c 	.word	0x2004009c
 80006e8:	40008000 	.word	0x40008000

080006ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b088      	sub	sp, #32
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006f2:	f107 0310 	add.w	r3, r7, #16
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800070a:	4b1d      	ldr	r3, [pc, #116]	@ (8000780 <MX_TIM4_Init+0x94>)
 800070c:	4a1d      	ldr	r2, [pc, #116]	@ (8000784 <MX_TIM4_Init+0x98>)
 800070e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000710:	4b1b      	ldr	r3, [pc, #108]	@ (8000780 <MX_TIM4_Init+0x94>)
 8000712:	2200      	movs	r2, #0
 8000714:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000716:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <MX_TIM4_Init+0x94>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1799;
 800071c:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_TIM4_Init+0x94>)
 800071e:	f240 7207 	movw	r2, #1799	@ 0x707
 8000722:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000724:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <MX_TIM4_Init+0x94>)
 8000726:	2200      	movs	r2, #0
 8000728:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <MX_TIM4_Init+0x94>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000730:	4813      	ldr	r0, [pc, #76]	@ (8000780 <MX_TIM4_Init+0x94>)
 8000732:	f003 f92f 	bl	8003994 <HAL_TIM_Base_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800073c:	f000 fa76 	bl	8000c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000744:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000746:	f107 0310 	add.w	r3, r7, #16
 800074a:	4619      	mov	r1, r3
 800074c:	480c      	ldr	r0, [pc, #48]	@ (8000780 <MX_TIM4_Init+0x94>)
 800074e:	f003 f978 	bl	8003a42 <HAL_TIM_ConfigClockSource>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000758:	f000 fa68 	bl	8000c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800075c:	2320      	movs	r3, #32
 800075e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000760:	2300      	movs	r3, #0
 8000762:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	4619      	mov	r1, r3
 8000768:	4805      	ldr	r0, [pc, #20]	@ (8000780 <MX_TIM4_Init+0x94>)
 800076a:	f003 fb73 	bl	8003e54 <HAL_TIMEx_MasterConfigSynchronization>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000774:	f000 fa5a 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20040190 	.word	0x20040190
 8000784:	40000800 	.word	0x40000800

08000788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800078e:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <MX_DMA_Init+0x60>)
 8000790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000792:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <MX_DMA_Init+0x60>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	6493      	str	r3, [r2, #72]	@ 0x48
 800079a:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <MX_DMA_Init+0x60>)
 800079c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a6:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <MX_DMA_Init+0x60>)
 80007a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007aa:	4a0f      	ldr	r2, [pc, #60]	@ (80007e8 <MX_DMA_Init+0x60>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80007b2:	4b0d      	ldr	r3, [pc, #52]	@ (80007e8 <MX_DMA_Init+0x60>)
 80007b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	200b      	movs	r0, #11
 80007c4:	f000 fdbd 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007c8:	200b      	movs	r0, #11
 80007ca:	f000 fdd6 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	200c      	movs	r0, #12
 80007d4:	f000 fdb5 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007d8:	200c      	movs	r0, #12
 80007da:	f000 fdce 	bl	800137a <HAL_NVIC_EnableIRQ>

}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08e      	sub	sp, #56	@ 0x38
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000802:	4bb2      	ldr	r3, [pc, #712]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	4ab1      	ldr	r2, [pc, #708]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000808:	f043 0310 	orr.w	r3, r3, #16
 800080c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080e:	4baf      	ldr	r3, [pc, #700]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	f003 0310 	and.w	r3, r3, #16
 8000816:	623b      	str	r3, [r7, #32]
 8000818:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	4bac      	ldr	r3, [pc, #688]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	4aab      	ldr	r2, [pc, #684]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000826:	4ba9      	ldr	r3, [pc, #676]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	f003 0304 	and.w	r3, r3, #4
 800082e:	61fb      	str	r3, [r7, #28]
 8000830:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000832:	4ba6      	ldr	r3, [pc, #664]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000836:	4aa5      	ldr	r2, [pc, #660]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000838:	f043 0320 	orr.w	r3, r3, #32
 800083c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083e:	4ba3      	ldr	r3, [pc, #652]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000842:	f003 0320 	and.w	r3, r3, #32
 8000846:	61bb      	str	r3, [r7, #24]
 8000848:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084a:	4ba0      	ldr	r3, [pc, #640]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084e:	4a9f      	ldr	r2, [pc, #636]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000856:	4b9d      	ldr	r3, [pc, #628]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b9a      	ldr	r3, [pc, #616]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a99      	ldr	r2, [pc, #612]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b97      	ldr	r3, [pc, #604]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	4b94      	ldr	r3, [pc, #592]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	4a93      	ldr	r2, [pc, #588]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000880:	f043 0302 	orr.w	r3, r3, #2
 8000884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000886:	4b91      	ldr	r3, [pc, #580]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000892:	4b8e      	ldr	r3, [pc, #568]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a8d      	ldr	r2, [pc, #564]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 8000898:	f043 0308 	orr.w	r3, r3, #8
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b8b      	ldr	r3, [pc, #556]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0308 	and.w	r3, r3, #8
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008aa:	4b88      	ldr	r3, [pc, #544]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	4a87      	ldr	r2, [pc, #540]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 80008b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b6:	4b85      	ldr	r3, [pc, #532]	@ (8000acc <MX_GPIO_Init+0x2e0>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80008c2:	f001 fc67 	bl	8002194 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008c6:	230c      	movs	r3, #12
 80008c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80008d6:	230d      	movs	r3, #13
 80008d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008de:	4619      	mov	r1, r3
 80008e0:	487b      	ldr	r0, [pc, #492]	@ (8000ad0 <MX_GPIO_Init+0x2e4>)
 80008e2:	f001 fa01 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80008e6:	2307      	movs	r3, #7
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ea:	2312      	movs	r3, #18
 80008ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f2:	2303      	movs	r3, #3
 80008f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008f6:	2304      	movs	r3, #4
 80008f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008fe:	4619      	mov	r1, r3
 8000900:	4874      	ldr	r0, [pc, #464]	@ (8000ad4 <MX_GPIO_Init+0x2e8>)
 8000902:	f001 f9f1 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000906:	2380      	movs	r3, #128	@ 0x80
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000916:	230d      	movs	r3, #13
 8000918:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800091a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800091e:	4619      	mov	r1, r3
 8000920:	486c      	ldr	r0, [pc, #432]	@ (8000ad4 <MX_GPIO_Init+0x2e8>)
 8000922:	f001 f9e1 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000926:	233f      	movs	r3, #63	@ 0x3f
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800092a:	230b      	movs	r3, #11
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000936:	4619      	mov	r1, r3
 8000938:	4867      	ldr	r0, [pc, #412]	@ (8000ad8 <MX_GPIO_Init+0x2ec>)
 800093a:	f001 f9d5 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800093e:	2301      	movs	r3, #1
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800094e:	2301      	movs	r3, #1
 8000950:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000956:	4619      	mov	r1, r3
 8000958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095c:	f001 f9c4 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000960:	230a      	movs	r3, #10
 8000962:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000964:	230b      	movs	r3, #11
 8000966:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000970:	4619      	mov	r1, r3
 8000972:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000976:	f001 f9b7 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800097a:	23e0      	movs	r3, #224	@ 0xe0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800098a:	2305      	movs	r3, #5
 800098c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000992:	4619      	mov	r1, r3
 8000994:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000998:	f001 f9a6 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800099c:	2301      	movs	r3, #1
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009ac:	2302      	movs	r3, #2
 80009ae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	4849      	ldr	r0, [pc, #292]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 80009b8:	f001 f996 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80009bc:	2302      	movs	r3, #2
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80009c0:	230b      	movs	r3, #11
 80009c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009cc:	4619      	mov	r1, r3
 80009ce:	4843      	ldr	r0, [pc, #268]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 80009d0:	f001 f98a 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80009d4:	2344      	movs	r3, #68	@ 0x44
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d8:	2303      	movs	r3, #3
 80009da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e4:	4619      	mov	r1, r3
 80009e6:	483d      	ldr	r0, [pc, #244]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 80009e8:	f001 f97e 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80009ec:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80009f0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009fe:	2301      	movs	r3, #1
 8000a00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a06:	4619      	mov	r1, r3
 8000a08:	4831      	ldr	r0, [pc, #196]	@ (8000ad0 <MX_GPIO_Init+0x2e4>)
 8000a0a:	f001 f96d 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a0e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000a20:	2303      	movs	r3, #3
 8000a22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4829      	ldr	r0, [pc, #164]	@ (8000ad0 <MX_GPIO_Init+0x2e4>)
 8000a2c:	f001 f95c 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a36:	2302      	movs	r3, #2
 8000a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a42:	2301      	movs	r3, #1
 8000a44:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4823      	ldr	r0, [pc, #140]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 8000a4e:	f001 f94b 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000a52:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	2300      	movs	r3, #0
 8000a62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000a64:	230d      	movs	r3, #13
 8000a66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	481b      	ldr	r0, [pc, #108]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 8000a70:	f001 f93a 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	2300      	movs	r3, #0
 8000a84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000a86:	230e      	movs	r3, #14
 8000a88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4812      	ldr	r0, [pc, #72]	@ (8000adc <MX_GPIO_Init+0x2f0>)
 8000a92:	f001 f929 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000aa8:	2307      	movs	r3, #7
 8000aaa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	480b      	ldr	r0, [pc, #44]	@ (8000ae0 <MX_GPIO_Init+0x2f4>)
 8000ab4:	f001 f918 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ab8:	2340      	movs	r3, #64	@ 0x40
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ac8:	e00c      	b.n	8000ae4 <MX_GPIO_Init+0x2f8>
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48001000 	.word	0x48001000
 8000ad4:	48001400 	.word	0x48001400
 8000ad8:	48000800 	.word	0x48000800
 8000adc:	48000400 	.word	0x48000400
 8000ae0:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000ae4:	230d      	movs	r3, #13
 8000ae6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aec:	4619      	mov	r1, r3
 8000aee:	484c      	ldr	r0, [pc, #304]	@ (8000c20 <MX_GPIO_Init+0x434>)
 8000af0:	f001 f8fa 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000af4:	2380      	movs	r3, #128	@ 0x80
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b00:	2300      	movs	r3, #0
 8000b02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b04:	2302      	movs	r3, #2
 8000b06:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4844      	ldr	r0, [pc, #272]	@ (8000c20 <MX_GPIO_Init+0x434>)
 8000b10:	f001 f8ea 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b14:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000b18:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000b26:	230c      	movs	r3, #12
 8000b28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b2e:	4619      	mov	r1, r3
 8000b30:	483b      	ldr	r0, [pc, #236]	@ (8000c20 <MX_GPIO_Init+0x434>)
 8000b32:	f001 f8d9 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000b36:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b44:	2303      	movs	r3, #3
 8000b46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b48:	230a      	movs	r3, #10
 8000b4a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b50:	4619      	mov	r1, r3
 8000b52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b56:	f001 f8c7 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b72:	f001 f8b9 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b76:	2301      	movs	r3, #1
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	2303      	movs	r3, #3
 8000b84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000b86:	2309      	movs	r3, #9
 8000b88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4824      	ldr	r0, [pc, #144]	@ (8000c24 <MX_GPIO_Init+0x438>)
 8000b92:	f001 f8a9 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b96:	2304      	movs	r3, #4
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bae:	4619      	mov	r1, r3
 8000bb0:	481c      	ldr	r0, [pc, #112]	@ (8000c24 <MX_GPIO_Init+0x438>)
 8000bb2:	f001 f899 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000bb6:	2378      	movs	r3, #120	@ 0x78
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bc6:	2307      	movs	r3, #7
 8000bc8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4814      	ldr	r0, [pc, #80]	@ (8000c24 <MX_GPIO_Init+0x438>)
 8000bd2:	f001 f889 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000bd6:	2338      	movs	r3, #56	@ 0x38
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000be6:	2306      	movs	r3, #6
 8000be8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	480d      	ldr	r0, [pc, #52]	@ (8000c28 <MX_GPIO_Init+0x43c>)
 8000bf2:	f001 f879 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bfc:	2312      	movs	r3, #18
 8000bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c10:	4619      	mov	r1, r3
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <MX_GPIO_Init+0x43c>)
 8000c14:	f001 f868 	bl	8001ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c18:	bf00      	nop
 8000c1a:	3738      	adds	r7, #56	@ 0x38
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	48000800 	.word	0x48000800
 8000c24:	48000c00 	.word	0x48000c00
 8000c28:	48000400 	.word	0x48000400

08000c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c30:	b672      	cpsid	i
}
 8000c32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <Error_Handler+0x8>

08000c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c42:	4a0e      	ldr	r2, [pc, #56]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c5a:	4a08      	ldr	r2, [pc, #32]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	@ 0x28
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8000d48 <HAL_DAC_MspInit+0xc8>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d14e      	bne.n	8000d40 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ca6:	4a29      	ldr	r2, [pc, #164]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000ca8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000cac:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cae:	4b27      	ldr	r3, [pc, #156]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b24      	ldr	r3, [pc, #144]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cbe:	4a23      	ldr	r2, [pc, #140]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <HAL_DAC_MspInit+0xcc>)
 8000cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cd2:	2310      	movs	r3, #16
 8000cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce8:	f000 fffe 	bl	8001ce8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8000cec:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000cee:	4a19      	ldr	r2, [pc, #100]	@ (8000d54 <HAL_DAC_MspInit+0xd4>)
 8000cf0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000cf2:	4b17      	ldr	r3, [pc, #92]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000cf4:	2206      	movs	r2, #6
 8000cf6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cf8:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000cfa:	2210      	movs	r2, #16
 8000cfc:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cfe:	4b14      	ldr	r3, [pc, #80]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d06:	2280      	movs	r2, #128	@ 0x80
 8000d08:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d10:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d18:	4b0d      	ldr	r3, [pc, #52]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d1a:	2220      	movs	r2, #32
 8000d1c:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000d24:	480a      	ldr	r0, [pc, #40]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d26:	f000 fcb1 	bl	800168c <HAL_DMA_Init>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8000d30:	f7ff ff7c 	bl	8000c2c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4a06      	ldr	r2, [pc, #24]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	4a05      	ldr	r2, [pc, #20]	@ (8000d50 <HAL_DAC_MspInit+0xd0>)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000d40:	bf00      	nop
 8000d42:	3728      	adds	r7, #40	@ 0x28
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40007400 	.word	0x40007400
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	2004003c 	.word	0x2004003c
 8000d54:	4002001c 	.word	0x4002001c

08000d58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b0ae      	sub	sp, #184	@ 0xb8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	2294      	movs	r2, #148	@ 0x94
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f004 fd5f 	bl	800583c <memset>
  if(huart->Instance==LPUART1)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a3b      	ldr	r2, [pc, #236]	@ (8000e70 <HAL_UART_MspInit+0x118>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d16f      	bne.n	8000e68 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000d88:	2320      	movs	r3, #32
 8000d8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d90:	f107 0310 	add.w	r3, r7, #16
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 f8e5 	bl	8002f64 <HAL_RCCEx_PeriphCLKConfig>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000da0:	f7ff ff44 	bl	8000c2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000da4:	4b33      	ldr	r3, [pc, #204]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000da8:	4a32      	ldr	r2, [pc, #200]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000db0:	4b30      	ldr	r3, [pc, #192]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dbc:	4b2d      	ldr	r3, [pc, #180]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e74 <HAL_UART_MspInit+0x11c>)
 8000dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000dd4:	f001 f9de 	bl	8002194 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000dd8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000ddc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000df2:	2308      	movs	r3, #8
 8000df4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000df8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	481e      	ldr	r0, [pc, #120]	@ (8000e78 <HAL_UART_MspInit+0x120>)
 8000e00:	f000 ff72 	bl	8001ce8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8000e04:	4b1d      	ldr	r3, [pc, #116]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <HAL_UART_MspInit+0x128>)
 8000e08:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e0c:	2222      	movs	r2, #34	@ 0x22
 8000e0e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e16:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e1c:	4b17      	ldr	r3, [pc, #92]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e1e:	2280      	movs	r2, #128	@ 0x80
 8000e20:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e22:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e28:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000e2e:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e34:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000e3a:	4810      	ldr	r0, [pc, #64]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e3c:	f000 fc26 	bl	800168c <HAL_DMA_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8000e46:	f7ff fef1 	bl	8000c2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000e52:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <HAL_UART_MspInit+0x124>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2046      	movs	r0, #70	@ 0x46
 8000e5e:	f000 fa70 	bl	8001342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000e62:	2046      	movs	r0, #70	@ 0x46
 8000e64:	f000 fa89 	bl	800137a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000e68:	bf00      	nop
 8000e6a:	37b8      	adds	r7, #184	@ 0xb8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40008000 	.word	0x40008000
 8000e74:	40021000 	.word	0x40021000
 8000e78:	48001800 	.word	0x48001800
 8000e7c:	20040130 	.word	0x20040130
 8000e80:	40020008 	.word	0x40020008

08000e84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	@ 0x28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a25      	ldr	r2, [pc, #148]	@ (8000f38 <HAL_TIM_Base_MspInit+0xb4>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d144      	bne.n	8000f30 <HAL_TIM_Base_MspInit+0xac>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ea6:	4b25      	ldr	r3, [pc, #148]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eaa:	4a24      	ldr	r2, [pc, #144]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eb2:	4b22      	ldr	r3, [pc, #136]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eca:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed6:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	4a18      	ldr	r2, [pc, #96]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000edc:	f043 0310 	orr.w	r3, r3, #16
 8000ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee2:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <HAL_TIM_Base_MspInit+0xb8>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	f003 0310 	and.w	r3, r3, #16
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000eee:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f00:	2302      	movs	r3, #2
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480d      	ldr	r0, [pc, #52]	@ (8000f40 <HAL_TIM_Base_MspInit+0xbc>)
 8000f0c:	f000 feec 	bl	8001ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f10:	2301      	movs	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f20:	2302      	movs	r3, #2
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4806      	ldr	r0, [pc, #24]	@ (8000f44 <HAL_TIM_Base_MspInit+0xc0>)
 8000f2c:	f000 fedc 	bl	8001ce8 <HAL_GPIO_Init>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	@ 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40000800 	.word	0x40000800
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	48000c00 	.word	0x48000c00
 8000f44:	48001000 	.word	0x48001000

08000f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <NMI_Handler+0x4>

08000f50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <HardFault_Handler+0x4>

08000f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <MemManage_Handler+0x4>

08000f60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <BusFault_Handler+0x4>

08000f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <UsageFault_Handler+0x4>

08000f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9e:	f000 f8b1 	bl	8001104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000fac:	4802      	ldr	r0, [pc, #8]	@ (8000fb8 <DMA1_Channel1_IRQHandler+0x10>)
 8000fae:	f000 fd4b 	bl	8001a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20040130 	.word	0x20040130

08000fbc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <DMA1_Channel2_IRQHandler+0x10>)
 8000fc2:	f000 fd41 	bl	8001a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2004003c 	.word	0x2004003c

08000fd0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <LPUART1_IRQHandler+0x10>)
 8000fd6:	f003 f861 	bl	800409c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2004009c 	.word	0x2004009c

08000fe4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001008:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001040 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800100c:	f7ff ffea 	bl	8000fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f004 fc09 	bl	800584c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103a:	f7ff fa75 	bl	8000528 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001040:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001044:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001048:	2004000c 	.word	0x2004000c
  ldr r2, =_sidata
 800104c:	0800592c 	.word	0x0800592c
  ldr r2, =_sbss
 8001050:	2004000c 	.word	0x2004000c
  ldr r4, =_ebss
 8001054:	200405e0 	.word	0x200405e0

08001058 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_IRQHandler>

0800105a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f961 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106a:	2000      	movs	r0, #0
 800106c:	f000 f80e 	bl	800108c <HAL_InitTick>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	e001      	b.n	8001080 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107c:	f7ff fddc 	bl	8000c38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001080:	79fb      	ldrb	r3, [r7, #7]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001098:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <HAL_InitTick+0x6c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d023      	beq.n	80010e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010a0:	4b16      	ldr	r3, [pc, #88]	@ (80010fc <HAL_InitTick+0x70>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <HAL_InitTick+0x6c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f96d 	bl	8001396 <HAL_SYSTICK_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d10f      	bne.n	80010e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b0f      	cmp	r3, #15
 80010c6:	d809      	bhi.n	80010dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c8:	2200      	movs	r2, #0
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010d0:	f000 f937 	bl	8001342 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <HAL_InitTick+0x74>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	e007      	b.n	80010ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	73fb      	strb	r3, [r7, #15]
 80010e0:	e004      	b.n	80010ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	73fb      	strb	r3, [r7, #15]
 80010e6:	e001      	b.n	80010ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20040008 	.word	0x20040008
 80010fc:	20040000 	.word	0x20040000
 8001100:	20040004 	.word	0x20040004

08001104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <HAL_IncTick+0x20>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <HAL_IncTick+0x24>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4413      	add	r3, r2
 8001114:	4a04      	ldr	r2, [pc, #16]	@ (8001128 <HAL_IncTick+0x24>)
 8001116:	6013      	str	r3, [r2, #0]
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	20040008 	.word	0x20040008
 8001128:	200405dc 	.word	0x200405dc

0800112c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  return uwTick;
 8001130:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <HAL_GetTick+0x14>)
 8001132:	681b      	ldr	r3, [r3, #0]
}
 8001134:	4618      	mov	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	200405dc 	.word	0x200405dc

08001144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800114c:	f7ff ffee 	bl	800112c <HAL_GetTick>
 8001150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800115c:	d005      	beq.n	800116a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <HAL_Delay+0x44>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800116a:	bf00      	nop
 800116c:	f7ff ffde 	bl	800112c <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	429a      	cmp	r2, r3
 800117a:	d8f7      	bhi.n	800116c <HAL_Delay+0x28>
  {
  }
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20040008 	.word	0x20040008

0800118c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800119c:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <__NVIC_GetPriorityGrouping+0x18>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	f003 0307 	and.w	r3, r3, #7
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db0b      	blt.n	800121a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 021f 	and.w	r2, r3, #31
 8001208:	4907      	ldr	r1, [pc, #28]	@ (8001228 <__NVIC_EnableIRQ+0x38>)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	2001      	movs	r0, #1
 8001212:	fa00 f202 	lsl.w	r2, r0, r2
 8001216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100

0800122c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	2b00      	cmp	r3, #0
 800123e:	db0a      	blt.n	8001256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	490c      	ldr	r1, [pc, #48]	@ (8001278 <__NVIC_SetPriority+0x4c>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001254:	e00a      	b.n	800126c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4908      	ldr	r1, [pc, #32]	@ (800127c <__NVIC_SetPriority+0x50>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	0112      	lsls	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	440b      	add	r3, r1
 800126a:	761a      	strb	r2, [r3, #24]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000e100 	.word	0xe000e100
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	@ 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	2b04      	cmp	r3, #4
 800129c:	bf28      	it	cs
 800129e:	2304      	movcs	r3, #4
 80012a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3304      	adds	r3, #4
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d902      	bls.n	80012b0 <NVIC_EncodePriority+0x30>
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3b03      	subs	r3, #3
 80012ae:	e000      	b.n	80012b2 <NVIC_EncodePriority+0x32>
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	401a      	ands	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43d9      	mvns	r1, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	@ 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800130c:	f7ff ff8e 	bl	800122c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff29 	bl	800118c <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001354:	f7ff ff3e 	bl	80011d4 <__NVIC_GetPriorityGrouping>
 8001358:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7ff ff8e 	bl	8001280 <NVIC_EncodePriority>
 8001364:	4602      	mov	r2, r0
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff5d 	bl	800122c <__NVIC_SetPriority>
}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff31 	bl	80011f0 <__NVIC_EnableIRQ>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ffa2 	bl	80012e8 <SysTick_Config>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e014      	b.n	80013ea <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	791b      	ldrb	r3, [r3, #4]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fc55 	bl	8000c80 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2202      	movs	r2, #2
 80013da:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2201      	movs	r2, #1
 80013e6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	795b      	ldrb	r3, [r3, #5]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <HAL_DAC_ConfigChannel+0x1c>
 800140c:	2302      	movs	r3, #2
 800140e:	e137      	b.n	8001680 <HAL_DAC_ConfigChannel+0x28c>
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2201      	movs	r2, #1
 8001414:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2202      	movs	r2, #2
 800141a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b04      	cmp	r3, #4
 8001422:	f040 8081 	bne.w	8001528 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001426:	f7ff fe81 	bl	800112c <HAL_GetTick>
 800142a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d140      	bne.n	80014b4 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001432:	e018      	b.n	8001466 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001434:	f7ff fe7a 	bl	800112c <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b01      	cmp	r3, #1
 8001440:	d911      	bls.n	8001466 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001448:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d00a      	beq.n	8001466 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	f043 0208 	orr.w	r2, r3, #8
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2203      	movs	r2, #3
 8001460:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e10c      	b.n	8001680 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800146c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1df      	bne.n	8001434 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f7ff fe65 	bl	8001144 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	69d2      	ldr	r2, [r2, #28]
 8001482:	641a      	str	r2, [r3, #64]	@ 0x40
 8001484:	e023      	b.n	80014ce <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001486:	f7ff fe51 	bl	800112c <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b01      	cmp	r3, #1
 8001492:	d90f      	bls.n	80014b4 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800149a:	2b00      	cmp	r3, #0
 800149c:	da0a      	bge.n	80014b4 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	f043 0208 	orr.w	r2, r3, #8
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2203      	movs	r2, #3
 80014ae:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e0e5      	b.n	8001680 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dbe3      	blt.n	8001486 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80014be:	2001      	movs	r0, #1
 80014c0:	f7ff fe40 	bl	8001144 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68ba      	ldr	r2, [r7, #8]
 80014ca:	69d2      	ldr	r2, [r2, #28]
 80014cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0310 	and.w	r3, r3, #16
 80014da:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	ea02 0103 	and.w	r1, r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	6a1a      	ldr	r2, [r3, #32]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	409a      	lsls	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	430a      	orrs	r2, r1
 80014fa:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f003 0310 	and.w	r3, r3, #16
 8001508:	21ff      	movs	r1, #255	@ 0xff
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	ea02 0103 	and.w	r1, r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	409a      	lsls	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d11d      	bne.n	800156c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001536:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0310 	and.w	r3, r3, #16
 800153e:	221f      	movs	r2, #31
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	69fa      	ldr	r2, [r7, #28]
 8001548:	4013      	ands	r3, r2
 800154a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f003 0310 	and.w	r3, r3, #16
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	69fa      	ldr	r2, [r7, #28]
 8001560:	4313      	orrs	r3, r2
 8001562:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	69fa      	ldr	r2, [r7, #28]
 800156a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001572:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f003 0310 	and.w	r3, r3, #16
 800157a:	2207      	movs	r2, #7
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69fa      	ldr	r2, [r7, #28]
 8001584:	4013      	ands	r3, r2
 8001586:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	431a      	orrs	r2, r3
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	4313      	orrs	r3, r2
 8001598:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f003 0310 	and.w	r3, r3, #16
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	69fa      	ldr	r2, [r7, #28]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	69fa      	ldr	r2, [r7, #28]
 80015b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6819      	ldr	r1, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f003 0310 	and.w	r3, r3, #16
 80015c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43da      	mvns	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	400a      	ands	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f003 0310 	and.w	r3, r3, #16
 80015e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	69fa      	ldr	r2, [r7, #28]
 80015ec:	4013      	ands	r3, r2
 80015ee:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f003 0310 	and.w	r3, r3, #16
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	69fa      	ldr	r2, [r7, #28]
 8001604:	4313      	orrs	r3, r2
 8001606:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001610:	d104      	bne.n	800161c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	e018      	b.n	800164e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d104      	bne.n	800162e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	e00f      	b.n	800164e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 800162e:	f001 fba1 	bl	8002d74 <HAL_RCC_GetHCLKFreq>
 8001632:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4a14      	ldr	r2, [pc, #80]	@ (8001688 <HAL_DAC_ConfigChannel+0x294>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d904      	bls.n	8001646 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001642:	61fb      	str	r3, [r7, #28]
 8001644:	e003      	b.n	800164e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800164c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	69fa      	ldr	r2, [r7, #28]
 8001654:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6819      	ldr	r1, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f003 0310 	and.w	r3, r3, #16
 8001662:	22c0      	movs	r2, #192	@ 0xc0
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43da      	mvns	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	400a      	ands	r2, r1
 8001670:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2201      	movs	r2, #1
 8001676:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800167e:	2300      	movs	r3, #0
}
 8001680:	4618      	mov	r0, r3
 8001682:	3720      	adds	r7, #32
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	04c4b400 	.word	0x04c4b400

0800168c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d101      	bne.n	800169e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e08d      	b.n	80017ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b47      	ldr	r3, [pc, #284]	@ (80017c4 <HAL_DMA_Init+0x138>)
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d80f      	bhi.n	80016ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b45      	ldr	r3, [pc, #276]	@ (80017c8 <HAL_DMA_Init+0x13c>)
 80016b2:	4413      	add	r3, r2
 80016b4:	4a45      	ldr	r2, [pc, #276]	@ (80017cc <HAL_DMA_Init+0x140>)
 80016b6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	009a      	lsls	r2, r3, #2
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a42      	ldr	r2, [pc, #264]	@ (80017d0 <HAL_DMA_Init+0x144>)
 80016c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80016c8:	e00e      	b.n	80016e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b40      	ldr	r3, [pc, #256]	@ (80017d4 <HAL_DMA_Init+0x148>)
 80016d2:	4413      	add	r3, r2
 80016d4:	4a3d      	ldr	r2, [pc, #244]	@ (80017cc <HAL_DMA_Init+0x140>)
 80016d6:	fba2 2303 	umull	r2, r3, r2, r3
 80016da:	091b      	lsrs	r3, r3, #4
 80016dc:	009a      	lsls	r2, r3, #2
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a3c      	ldr	r2, [pc, #240]	@ (80017d8 <HAL_DMA_Init+0x14c>)
 80016e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2202      	movs	r2, #2
 80016ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80016fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001702:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800170c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001718:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001724:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	4313      	orrs	r3, r2
 8001730:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 fa72 	bl	8001c24 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001748:	d102      	bne.n	8001750 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001764:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d010      	beq.n	8001790 <HAL_DMA_Init+0x104>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b04      	cmp	r3, #4
 8001774:	d80c      	bhi.n	8001790 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 fa92 	bl	8001ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	e008      	b.n	80017a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2201      	movs	r2, #1
 80017ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40020407 	.word	0x40020407
 80017c8:	bffdfff8 	.word	0xbffdfff8
 80017cc:	cccccccd 	.word	0xcccccccd
 80017d0:	40020000 	.word	0x40020000
 80017d4:	bffdfbf8 	.word	0xbffdfbf8
 80017d8:	40020400 	.word	0x40020400

080017dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
 80017e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017ea:	2300      	movs	r3, #0
 80017ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d101      	bne.n	80017fc <HAL_DMA_Start_IT+0x20>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e066      	b.n	80018ca <HAL_DMA_Start_IT+0xee>
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b01      	cmp	r3, #1
 800180e:	d155      	bne.n	80018bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2202      	movs	r2, #2
 8001814:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0201 	bic.w	r2, r2, #1
 800182c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	68b9      	ldr	r1, [r7, #8]
 8001834:	68f8      	ldr	r0, [r7, #12]
 8001836:	f000 f9b6 	bl	8001ba6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	2b00      	cmp	r3, #0
 8001840:	d008      	beq.n	8001854 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f042 020e 	orr.w	r2, r2, #14
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e00f      	b.n	8001874 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0204 	bic.w	r2, r2, #4
 8001862:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f042 020a 	orr.w	r2, r2, #10
 8001872:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d007      	beq.n	8001892 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800188c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001890:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001896:	2b00      	cmp	r3, #0
 8001898:	d007      	beq.n	80018aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018a8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f042 0201 	orr.w	r2, r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e005      	b.n	80018c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80018c4:	2302      	movs	r3, #2
 80018c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80018c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b085      	sub	sp, #20
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018da:	2300      	movs	r3, #0
 80018dc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d008      	beq.n	80018fc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2204      	movs	r2, #4
 80018ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e040      	b.n	800197e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 020e 	bic.w	r2, r2, #14
 800190a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001916:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800191a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0201 	bic.w	r2, r2, #1
 800192a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001930:	f003 021c 	and.w	r2, r3, #28
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001938:	2101      	movs	r1, #1
 800193a:	fa01 f202 	lsl.w	r2, r1, r2
 800193e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001948:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00c      	beq.n	800196c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800195c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001960:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800196a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800197c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b084      	sub	sp, #16
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001992:	2300      	movs	r3, #0
 8001994:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d005      	beq.n	80019ae <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2204      	movs	r2, #4
 80019a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e047      	b.n	8001a3e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 020e 	bic.w	r2, r2, #14
 80019bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0201 	bic.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e2:	f003 021c 	and.w	r2, r3, #28
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ea:	2101      	movs	r1, #1
 80019ec:	fa01 f202 	lsl.w	r2, r1, r2
 80019f0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019fa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d00c      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a1c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	4798      	blx	r3
    }
  }
  return status;
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a64:	f003 031c 	and.w	r3, r3, #28
 8001a68:	2204      	movs	r2, #4
 8001a6a:	409a      	lsls	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d026      	beq.n	8001ac2 <HAL_DMA_IRQHandler+0x7a>
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d021      	beq.n	8001ac2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0320 	and.w	r3, r3, #32
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d107      	bne.n	8001a9c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0204 	bic.w	r2, r2, #4
 8001a9a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa0:	f003 021c 	and.w	r2, r3, #28
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001aae:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d071      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ac0:	e06c      	b.n	8001b9c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	f003 031c 	and.w	r3, r3, #28
 8001aca:	2202      	movs	r2, #2
 8001acc:	409a      	lsls	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d02e      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xec>
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d029      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0320 	and.w	r3, r3, #32
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10b      	bne.n	8001b06 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 020a 	bic.w	r2, r2, #10
 8001afc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f003 021c 	and.w	r2, r3, #28
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	2102      	movs	r1, #2
 8001b14:	fa01 f202 	lsl.w	r2, r1, r2
 8001b18:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d038      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b32:	e033      	b.n	8001b9c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b38:	f003 031c 	and.w	r3, r3, #28
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d02a      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x156>
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d025      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 020e 	bic.w	r2, r2, #14
 8001b60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f003 021c 	and.w	r2, r3, #28
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	2101      	movs	r1, #1
 8001b70:	fa01 f202 	lsl.w	r2, r1, r2
 8001b74:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d004      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
}
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b085      	sub	sp, #20
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
 8001bb2:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001bbc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d004      	beq.n	8001bd0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001bce:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd4:	f003 021c 	and.w	r2, r3, #28
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bdc:	2101      	movs	r1, #1
 8001bde:	fa01 f202 	lsl.w	r2, r1, r2
 8001be2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2b10      	cmp	r3, #16
 8001bf2:	d108      	bne.n	8001c06 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c04:	e007      	b.n	8001c16 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	60da      	str	r2, [r3, #12]
}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	461a      	mov	r2, r3
 8001c32:	4b17      	ldr	r3, [pc, #92]	@ (8001c90 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d80a      	bhi.n	8001c4e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3c:	089b      	lsrs	r3, r3, #2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c44:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	6493      	str	r3, [r2, #72]	@ 0x48
 8001c4c:	e007      	b.n	8001c5e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	009a      	lsls	r2, r3, #2
 8001c56:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001c58:	4413      	add	r3, r2
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	3b08      	subs	r3, #8
 8001c66:	4a0c      	ldr	r2, [pc, #48]	@ (8001c98 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001c68:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001c74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f003 031f 	and.w	r3, r3, #31
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	40020407 	.word	0x40020407
 8001c94:	4002081c 	.word	0x4002081c
 8001c98:	cccccccd 	.word	0xcccccccd
 8001c9c:	40020880 	.word	0x40020880

08001ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a08      	ldr	r2, [pc, #32]	@ (8001ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001cc2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	2201      	movs	r2, #1
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	1000823f 	.word	0x1000823f
 8001ce4:	40020940 	.word	0x40020940

08001ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b087      	sub	sp, #28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf6:	e166      	b.n	8001fc6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	4013      	ands	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f000 8158 	beq.w	8001fc0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d005      	beq.n	8001d28 <HAL_GPIO_Init+0x40>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d130      	bne.n	8001d8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d5e:	2201      	movs	r2, #1
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	091b      	lsrs	r3, r3, #4
 8001d74:	f003 0201 	and.w	r2, r3, #1
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d017      	beq.n	8001dc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	2203      	movs	r2, #3
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d123      	bne.n	8001e1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	08da      	lsrs	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3208      	adds	r2, #8
 8001dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	220f      	movs	r2, #15
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43db      	mvns	r3, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4013      	ands	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	691a      	ldr	r2, [r3, #16]
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	08da      	lsrs	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3208      	adds	r2, #8
 8001e14:	6939      	ldr	r1, [r7, #16]
 8001e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	2203      	movs	r2, #3
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 0203 	and.w	r2, r3, #3
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 80b2 	beq.w	8001fc0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5c:	4b61      	ldr	r3, [pc, #388]	@ (8001fe4 <HAL_GPIO_Init+0x2fc>)
 8001e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e60:	4a60      	ldr	r2, [pc, #384]	@ (8001fe4 <HAL_GPIO_Init+0x2fc>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e68:	4b5e      	ldr	r3, [pc, #376]	@ (8001fe4 <HAL_GPIO_Init+0x2fc>)
 8001e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e74:	4a5c      	ldr	r2, [pc, #368]	@ (8001fe8 <HAL_GPIO_Init+0x300>)
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	089b      	lsrs	r3, r3, #2
 8001e7a:	3302      	adds	r3, #2
 8001e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	220f      	movs	r2, #15
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4013      	ands	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e9e:	d02b      	beq.n	8001ef8 <HAL_GPIO_Init+0x210>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a52      	ldr	r2, [pc, #328]	@ (8001fec <HAL_GPIO_Init+0x304>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d025      	beq.n	8001ef4 <HAL_GPIO_Init+0x20c>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a51      	ldr	r2, [pc, #324]	@ (8001ff0 <HAL_GPIO_Init+0x308>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d01f      	beq.n	8001ef0 <HAL_GPIO_Init+0x208>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a50      	ldr	r2, [pc, #320]	@ (8001ff4 <HAL_GPIO_Init+0x30c>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d019      	beq.n	8001eec <HAL_GPIO_Init+0x204>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a4f      	ldr	r2, [pc, #316]	@ (8001ff8 <HAL_GPIO_Init+0x310>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d013      	beq.n	8001ee8 <HAL_GPIO_Init+0x200>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8001ffc <HAL_GPIO_Init+0x314>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d00d      	beq.n	8001ee4 <HAL_GPIO_Init+0x1fc>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a4d      	ldr	r2, [pc, #308]	@ (8002000 <HAL_GPIO_Init+0x318>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d007      	beq.n	8001ee0 <HAL_GPIO_Init+0x1f8>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a4c      	ldr	r2, [pc, #304]	@ (8002004 <HAL_GPIO_Init+0x31c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d101      	bne.n	8001edc <HAL_GPIO_Init+0x1f4>
 8001ed8:	2307      	movs	r3, #7
 8001eda:	e00e      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001edc:	2308      	movs	r3, #8
 8001ede:	e00c      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ee0:	2306      	movs	r3, #6
 8001ee2:	e00a      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	e008      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ee8:	2304      	movs	r3, #4
 8001eea:	e006      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001eec:	2303      	movs	r3, #3
 8001eee:	e004      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e002      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <HAL_GPIO_Init+0x212>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	f002 0203 	and.w	r2, r2, #3
 8001f00:	0092      	lsls	r2, r2, #2
 8001f02:	4093      	lsls	r3, r2
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f0a:	4937      	ldr	r1, [pc, #220]	@ (8001fe8 <HAL_GPIO_Init+0x300>)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	3302      	adds	r3, #2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f18:	4b3b      	ldr	r3, [pc, #236]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f3c:	4a32      	ldr	r2, [pc, #200]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f42:	4b31      	ldr	r3, [pc, #196]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f66:	4a28      	ldr	r2, [pc, #160]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f6c:	4b26      	ldr	r3, [pc, #152]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f90:	4a1d      	ldr	r2, [pc, #116]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f96:	4b1c      	ldr	r3, [pc, #112]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fba:	4a13      	ldr	r2, [pc, #76]	@ (8002008 <HAL_GPIO_Init+0x320>)
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f47f ae91 	bne.w	8001cf8 <HAL_GPIO_Init+0x10>
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	bf00      	nop
 8001fda:	371c      	adds	r7, #28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40010000 	.word	0x40010000
 8001fec:	48000400 	.word	0x48000400
 8001ff0:	48000800 	.word	0x48000800
 8001ff4:	48000c00 	.word	0x48000c00
 8001ff8:	48001000 	.word	0x48001000
 8001ffc:	48001400 	.word	0x48001400
 8002000:	48001800 	.word	0x48001800
 8002004:	48001c00 	.word	0x48001c00
 8002008:	40010400 	.word	0x40010400

0800200c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002010:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800201c:	d102      	bne.n	8002024 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800201e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002022:	e00b      	b.n	800203c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800202a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002032:	d102      	bne.n	800203a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002034:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002038:	e000      	b.n	800203c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800203a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40007000 	.word	0x40007000

0800204c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d141      	bne.n	80020de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800205a:	4b4b      	ldr	r3, [pc, #300]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002062:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002066:	d131      	bne.n	80020cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002068:	4b47      	ldr	r3, [pc, #284]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800206a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800206e:	4a46      	ldr	r2, [pc, #280]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002074:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002078:	4b43      	ldr	r3, [pc, #268]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002080:	4a41      	ldr	r2, [pc, #260]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002082:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002086:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002088:	4b40      	ldr	r3, [pc, #256]	@ (800218c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2232      	movs	r2, #50	@ 0x32
 800208e:	fb02 f303 	mul.w	r3, r2, r3
 8002092:	4a3f      	ldr	r2, [pc, #252]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	0c9b      	lsrs	r3, r3, #18
 800209a:	3301      	adds	r3, #1
 800209c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800209e:	e002      	b.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020a6:	4b38      	ldr	r3, [pc, #224]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020b2:	d102      	bne.n	80020ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f2      	bne.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020ba:	4b33      	ldr	r3, [pc, #204]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020c6:	d158      	bne.n	800217a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e057      	b.n	800217c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80020dc:	e04d      	b.n	800217a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020e4:	d141      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020e6:	4b28      	ldr	r3, [pc, #160]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f2:	d131      	bne.n	8002158 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020f4:	4b24      	ldr	r3, [pc, #144]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fa:	4a23      	ldr	r2, [pc, #140]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002100:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002104:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800210c:	4a1e      	ldr	r2, [pc, #120]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800210e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002112:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002114:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2232      	movs	r2, #50	@ 0x32
 800211a:	fb02 f303 	mul.w	r3, r2, r3
 800211e:	4a1c      	ldr	r2, [pc, #112]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	0c9b      	lsrs	r3, r3, #18
 8002126:	3301      	adds	r3, #1
 8002128:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800212a:	e002      	b.n	8002132 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	3b01      	subs	r3, #1
 8002130:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213e:	d102      	bne.n	8002146 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f2      	bne.n	800212c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002152:	d112      	bne.n	800217a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e011      	b.n	800217c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002158:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800215a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002164:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002168:	e007      	b.n	800217a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002172:	4a05      	ldr	r2, [pc, #20]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002174:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002178:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	40007000 	.word	0x40007000
 800218c:	20040000 	.word	0x20040000
 8002190:	431bde83 	.word	0x431bde83

08002194 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4a04      	ldr	r2, [pc, #16]	@ (80021b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800219e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a2:	6053      	str	r3, [r2, #4]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40007000 	.word	0x40007000

080021b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f000 bc08 	b.w	80029d8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021c8:	4b96      	ldr	r3, [pc, #600]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f003 030c 	and.w	r3, r3, #12
 80021d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021d2:	4b94      	ldr	r3, [pc, #592]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0310 	and.w	r3, r3, #16
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80e4 	beq.w	80023b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d007      	beq.n	8002200 <HAL_RCC_OscConfig+0x4c>
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b0c      	cmp	r3, #12
 80021f4:	f040 808b 	bne.w	800230e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	f040 8087 	bne.w	800230e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002200:	4b88      	ldr	r3, [pc, #544]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d005      	beq.n	8002218 <HAL_RCC_OscConfig+0x64>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e3df      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1a      	ldr	r2, [r3, #32]
 800221c:	4b81      	ldr	r3, [pc, #516]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0308 	and.w	r3, r3, #8
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <HAL_RCC_OscConfig+0x7e>
 8002228:	4b7e      	ldr	r3, [pc, #504]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002230:	e005      	b.n	800223e <HAL_RCC_OscConfig+0x8a>
 8002232:	4b7c      	ldr	r3, [pc, #496]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800223e:	4293      	cmp	r3, r2
 8002240:	d223      	bcs.n	800228a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	4618      	mov	r0, r3
 8002248:	f000 fdcc 	bl	8002de4 <RCC_SetFlashLatencyFromMSIRange>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e3c0      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002256:	4b73      	ldr	r3, [pc, #460]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a72      	ldr	r2, [pc, #456]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800225c:	f043 0308 	orr.w	r3, r3, #8
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b70      	ldr	r3, [pc, #448]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	496d      	ldr	r1, [pc, #436]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002270:	4313      	orrs	r3, r2
 8002272:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002274:	4b6b      	ldr	r3, [pc, #428]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	4968      	ldr	r1, [pc, #416]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002284:	4313      	orrs	r3, r2
 8002286:	604b      	str	r3, [r1, #4]
 8002288:	e025      	b.n	80022d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800228a:	4b66      	ldr	r3, [pc, #408]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a65      	ldr	r2, [pc, #404]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002290:	f043 0308 	orr.w	r3, r3, #8
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4b63      	ldr	r3, [pc, #396]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	4960      	ldr	r1, [pc, #384]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	495b      	ldr	r1, [pc, #364]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 fd8c 	bl	8002de4 <RCC_SetFlashLatencyFromMSIRange>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e380      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022d6:	f000 fcc1 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 80022da:	4602      	mov	r2, r0
 80022dc:	4b51      	ldr	r3, [pc, #324]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	4950      	ldr	r1, [pc, #320]	@ (8002428 <HAL_RCC_OscConfig+0x274>)
 80022e8:	5ccb      	ldrb	r3, [r1, r3]
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	fa22 f303 	lsr.w	r3, r2, r3
 80022f2:	4a4e      	ldr	r2, [pc, #312]	@ (800242c <HAL_RCC_OscConfig+0x278>)
 80022f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002430 <HAL_RCC_OscConfig+0x27c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe fec6 	bl	800108c <HAL_InitTick>
 8002300:	4603      	mov	r3, r0
 8002302:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002304:	7bfb      	ldrb	r3, [r7, #15]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d052      	beq.n	80023b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	e364      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d032      	beq.n	800237c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002316:	4b43      	ldr	r3, [pc, #268]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a42      	ldr	r2, [pc, #264]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002322:	f7fe ff03 	bl	800112c <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002328:	e008      	b.n	800233c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800232a:	f7fe feff 	bl	800112c <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e34d      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800233c:	4b39      	ldr	r3, [pc, #228]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0f0      	beq.n	800232a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002348:	4b36      	ldr	r3, [pc, #216]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a35      	ldr	r2, [pc, #212]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800234e:	f043 0308 	orr.w	r3, r3, #8
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	4b33      	ldr	r3, [pc, #204]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	4930      	ldr	r1, [pc, #192]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002366:	4b2f      	ldr	r3, [pc, #188]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	021b      	lsls	r3, r3, #8
 8002374:	492b      	ldr	r1, [pc, #172]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002376:	4313      	orrs	r3, r2
 8002378:	604b      	str	r3, [r1, #4]
 800237a:	e01a      	b.n	80023b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800237c:	4b29      	ldr	r3, [pc, #164]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a28      	ldr	r2, [pc, #160]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002382:	f023 0301 	bic.w	r3, r3, #1
 8002386:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002388:	f7fe fed0 	bl	800112c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002390:	f7fe fecc 	bl	800112c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e31a      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023a2:	4b20      	ldr	r3, [pc, #128]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x1dc>
 80023ae:	e000      	b.n	80023b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d073      	beq.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_OscConfig+0x21c>
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2b0c      	cmp	r3, #12
 80023c8:	d10e      	bne.n	80023e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d10b      	bne.n	80023e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d0:	4b14      	ldr	r3, [pc, #80]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d063      	beq.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d15f      	bne.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e2f7      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f0:	d106      	bne.n	8002400 <HAL_RCC_OscConfig+0x24c>
 80023f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	e025      	b.n	800244c <HAL_RCC_OscConfig+0x298>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002408:	d114      	bne.n	8002434 <HAL_RCC_OscConfig+0x280>
 800240a:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a05      	ldr	r2, [pc, #20]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002410:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	4b03      	ldr	r3, [pc, #12]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a02      	ldr	r2, [pc, #8]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800241c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e013      	b.n	800244c <HAL_RCC_OscConfig+0x298>
 8002424:	40021000 	.word	0x40021000
 8002428:	080058ac 	.word	0x080058ac
 800242c:	20040000 	.word	0x20040000
 8002430:	20040004 	.word	0x20040004
 8002434:	4ba0      	ldr	r3, [pc, #640]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a9f      	ldr	r2, [pc, #636]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800243a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b9d      	ldr	r3, [pc, #628]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a9c      	ldr	r2, [pc, #624]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800244a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002454:	f7fe fe6a 	bl	800112c <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800245c:	f7fe fe66 	bl	800112c <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	@ 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e2b4      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800246e:	4b92      	ldr	r3, [pc, #584]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x2a8>
 800247a:	e014      	b.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247c:	f7fe fe56 	bl	800112c <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002484:	f7fe fe52 	bl	800112c <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	@ 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e2a0      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002496:	4b88      	ldr	r3, [pc, #544]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0x2d0>
 80024a2:	e000      	b.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d060      	beq.n	8002574 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d005      	beq.n	80024c4 <HAL_RCC_OscConfig+0x310>
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d119      	bne.n	80024f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d116      	bne.n	80024f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024c4:	4b7c      	ldr	r3, [pc, #496]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_RCC_OscConfig+0x328>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e27d      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024dc:	4b76      	ldr	r3, [pc, #472]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	061b      	lsls	r3, r3, #24
 80024ea:	4973      	ldr	r1, [pc, #460]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024f0:	e040      	b.n	8002574 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d023      	beq.n	8002542 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024fa:	4b6f      	ldr	r3, [pc, #444]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6e      	ldr	r2, [pc, #440]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7fe fe11 	bl	800112c <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800250e:	f7fe fe0d 	bl	800112c <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e25b      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002520:	4b65      	ldr	r3, [pc, #404]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252c:	4b62      	ldr	r3, [pc, #392]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	061b      	lsls	r3, r3, #24
 800253a:	495f      	ldr	r1, [pc, #380]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
 8002540:	e018      	b.n	8002574 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002542:	4b5d      	ldr	r3, [pc, #372]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a5c      	ldr	r2, [pc, #368]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800254c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254e:	f7fe fded 	bl	800112c <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002556:	f7fe fde9 	bl	800112c <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e237      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002568:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f0      	bne.n	8002556 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d03c      	beq.n	80025fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01c      	beq.n	80025c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002588:	4b4b      	ldr	r3, [pc, #300]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800258a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800258e:	4a4a      	ldr	r2, [pc, #296]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002598:	f7fe fdc8 	bl	800112c <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a0:	f7fe fdc4 	bl	800112c <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e212      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b2:	4b41      	ldr	r3, [pc, #260]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0ef      	beq.n	80025a0 <HAL_RCC_OscConfig+0x3ec>
 80025c0:	e01b      	b.n	80025fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c2:	4b3d      	ldr	r3, [pc, #244]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025c8:	4a3b      	ldr	r2, [pc, #236]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025ca:	f023 0301 	bic.w	r3, r3, #1
 80025ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d2:	f7fe fdab 	bl	800112c <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025da:	f7fe fda7 	bl	800112c <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e1f5      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025ec:	4b32      	ldr	r3, [pc, #200]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1ef      	bne.n	80025da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 80a6 	beq.w	8002754 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002608:	2300      	movs	r3, #0
 800260a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800260c:	4b2a      	ldr	r3, [pc, #168]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800260e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10d      	bne.n	8002634 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002618:	4b27      	ldr	r3, [pc, #156]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800261a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261c:	4a26      	ldr	r2, [pc, #152]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800261e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002622:	6593      	str	r3, [r2, #88]	@ 0x58
 8002624:	4b24      	ldr	r3, [pc, #144]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002630:	2301      	movs	r3, #1
 8002632:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002634:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263c:	2b00      	cmp	r3, #0
 800263e:	d118      	bne.n	8002672 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002640:	4b1e      	ldr	r3, [pc, #120]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1d      	ldr	r2, [pc, #116]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264c:	f7fe fd6e 	bl	800112c <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002654:	f7fe fd6a 	bl	800112c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e1b8      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002666:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d108      	bne.n	800268c <HAL_RCC_OscConfig+0x4d8>
 800267a:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800267c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002680:	4a0d      	ldr	r2, [pc, #52]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002682:	f043 0301 	orr.w	r3, r3, #1
 8002686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800268a:	e029      	b.n	80026e0 <HAL_RCC_OscConfig+0x52c>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b05      	cmp	r3, #5
 8002692:	d115      	bne.n	80026c0 <HAL_RCC_OscConfig+0x50c>
 8002694:	4b08      	ldr	r3, [pc, #32]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269a:	4a07      	ldr	r2, [pc, #28]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800269c:	f043 0304 	orr.w	r3, r3, #4
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80026a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026aa:	4a03      	ldr	r2, [pc, #12]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026b4:	e014      	b.n	80026e0 <HAL_RCC_OscConfig+0x52c>
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40007000 	.word	0x40007000
 80026c0:	4b9d      	ldr	r3, [pc, #628]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	4a9c      	ldr	r2, [pc, #624]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026d0:	4b99      	ldr	r3, [pc, #612]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80026d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d6:	4a98      	ldr	r2, [pc, #608]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80026d8:	f023 0304 	bic.w	r3, r3, #4
 80026dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d016      	beq.n	8002716 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e8:	f7fe fd20 	bl	800112c <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ee:	e00a      	b.n	8002706 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f0:	f7fe fd1c 	bl	800112c <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fe:	4293      	cmp	r3, r2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e168      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002706:	4b8c      	ldr	r3, [pc, #560]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0ed      	beq.n	80026f0 <HAL_RCC_OscConfig+0x53c>
 8002714:	e015      	b.n	8002742 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002716:	f7fe fd09 	bl	800112c <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7fe fd05 	bl	800112c <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e151      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002734:	4b80      	ldr	r3, [pc, #512]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ed      	bne.n	800271e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002742:	7ffb      	ldrb	r3, [r7, #31]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d105      	bne.n	8002754 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002748:	4b7b      	ldr	r3, [pc, #492]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274c:	4a7a      	ldr	r2, [pc, #488]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 800274e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002752:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	d03c      	beq.n	80027da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002768:	4b73      	ldr	r3, [pc, #460]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 800276a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800276e:	4a72      	ldr	r2, [pc, #456]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe fcd8 	bl	800112c <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002780:	f7fe fcd4 	bl	800112c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e122      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002792:	4b69      	ldr	r3, [pc, #420]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002794:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <HAL_RCC_OscConfig+0x5cc>
 80027a0:	e01b      	b.n	80027da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027a2:	4b65      	ldr	r3, [pc, #404]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80027a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027a8:	4a63      	ldr	r2, [pc, #396]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80027aa:	f023 0301 	bic.w	r3, r3, #1
 80027ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7fe fcbb 	bl	800112c <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ba:	f7fe fcb7 	bl	800112c <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e105      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027cc:	4b5a      	ldr	r3, [pc, #360]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80027ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ef      	bne.n	80027ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80f9 	beq.w	80029d6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	f040 80cf 	bne.w	800298c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027ee:	4b52      	ldr	r3, [pc, #328]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f003 0203 	and.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fe:	429a      	cmp	r2, r3
 8002800:	d12c      	bne.n	800285c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280c:	3b01      	subs	r3, #1
 800280e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002810:	429a      	cmp	r2, r3
 8002812:	d123      	bne.n	800285c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800281e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002820:	429a      	cmp	r2, r3
 8002822:	d11b      	bne.n	800285c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800282e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002830:	429a      	cmp	r2, r3
 8002832:	d113      	bne.n	800285c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800283e:	085b      	lsrs	r3, r3, #1
 8002840:	3b01      	subs	r3, #1
 8002842:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d109      	bne.n	800285c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	085b      	lsrs	r3, r3, #1
 8002854:	3b01      	subs	r3, #1
 8002856:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002858:	429a      	cmp	r2, r3
 800285a:	d071      	beq.n	8002940 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	2b0c      	cmp	r3, #12
 8002860:	d068      	beq.n	8002934 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002862:	4b35      	ldr	r3, [pc, #212]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800286e:	4b32      	ldr	r3, [pc, #200]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e0ac      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800287e:	4b2e      	ldr	r3, [pc, #184]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a2d      	ldr	r2, [pc, #180]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002884:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002888:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800288a:	f7fe fc4f 	bl	800112c <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002892:	f7fe fc4b 	bl	800112c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e099      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a4:	4b24      	ldr	r3, [pc, #144]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1f0      	bne.n	8002892 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028b0:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	4b21      	ldr	r3, [pc, #132]	@ (800293c <HAL_RCC_OscConfig+0x788>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028c0:	3a01      	subs	r2, #1
 80028c2:	0112      	lsls	r2, r2, #4
 80028c4:	4311      	orrs	r1, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028ca:	0212      	lsls	r2, r2, #8
 80028cc:	4311      	orrs	r1, r2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028d2:	0852      	lsrs	r2, r2, #1
 80028d4:	3a01      	subs	r2, #1
 80028d6:	0552      	lsls	r2, r2, #21
 80028d8:	4311      	orrs	r1, r2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80028de:	0852      	lsrs	r2, r2, #1
 80028e0:	3a01      	subs	r2, #1
 80028e2:	0652      	lsls	r2, r2, #25
 80028e4:	4311      	orrs	r1, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028ea:	06d2      	lsls	r2, r2, #27
 80028ec:	430a      	orrs	r2, r1
 80028ee:	4912      	ldr	r1, [pc, #72]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028f4:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 80028fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002900:	4b0d      	ldr	r3, [pc, #52]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	4a0c      	ldr	r2, [pc, #48]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800290a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800290c:	f7fe fc0e 	bl	800112c <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002914:	f7fe fc0a 	bl	800112c <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e058      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002926:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002932:	e050      	b.n	80029d6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e04f      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
 8002938:	40021000 	.word	0x40021000
 800293c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002940:	4b27      	ldr	r3, [pc, #156]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d144      	bne.n	80029d6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800294c:	4b24      	ldr	r3, [pc, #144]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a23      	ldr	r2, [pc, #140]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 8002952:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002956:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002958:	4b21      	ldr	r3, [pc, #132]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a20      	ldr	r2, [pc, #128]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 800295e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002962:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002964:	f7fe fbe2 	bl	800112c <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296c:	f7fe fbde 	bl	800112c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e02c      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800297e:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0x7b8>
 800298a:	e024      	b.n	80029d6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2b0c      	cmp	r3, #12
 8002990:	d01f      	beq.n	80029d2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002992:	4b13      	ldr	r3, [pc, #76]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a12      	ldr	r2, [pc, #72]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 8002998:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800299c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fbc5 	bl	800112c <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a6:	f7fe fbc1 	bl	800112c <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e00f      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b8:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1f0      	bne.n	80029a6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	4905      	ldr	r1, [pc, #20]	@ (80029e0 <HAL_RCC_OscConfig+0x82c>)
 80029ca:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <HAL_RCC_OscConfig+0x830>)
 80029cc:	4013      	ands	r3, r2
 80029ce:	60cb      	str	r3, [r1, #12]
 80029d0:	e001      	b.n	80029d6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3720      	adds	r7, #32
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	feeefffc 	.word	0xfeeefffc

080029e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e11d      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a00:	4b90      	ldr	r3, [pc, #576]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 030f 	and.w	r3, r3, #15
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d910      	bls.n	8002a30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0e:	4b8d      	ldr	r3, [pc, #564]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 020f 	bic.w	r2, r3, #15
 8002a16:	498b      	ldr	r1, [pc, #556]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	4b89      	ldr	r3, [pc, #548]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d001      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e105      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d010      	beq.n	8002a5e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	4b81      	ldr	r3, [pc, #516]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d908      	bls.n	8002a5e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	497b      	ldr	r1, [pc, #492]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d079      	beq.n	8002b5e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d11e      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a72:	4b75      	ldr	r3, [pc, #468]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e0dc      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002a82:	f000 fa09 	bl	8002e98 <RCC_GetSysClockFreqFromPLLSource>
 8002a86:	4603      	mov	r3, r0
 8002a88:	4a70      	ldr	r2, [pc, #448]	@ (8002c4c <HAL_RCC_ClockConfig+0x264>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d946      	bls.n	8002b1c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d140      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a9a:	4b6b      	ldr	r3, [pc, #428]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002aa2:	4a69      	ldr	r2, [pc, #420]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aa8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	e035      	b.n	8002b1c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d107      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ab8:	4b63      	ldr	r3, [pc, #396]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d115      	bne.n	8002af0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0b9      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d107      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ad0:	4b5d      	ldr	r3, [pc, #372]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0ad      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae0:	4b59      	ldr	r3, [pc, #356]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e0a5      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002af0:	f000 f8b4 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8002af4:	4603      	mov	r3, r0
 8002af6:	4a55      	ldr	r2, [pc, #340]	@ (8002c4c <HAL_RCC_ClockConfig+0x264>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d90f      	bls.n	8002b1c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002afc:	4b52      	ldr	r3, [pc, #328]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d109      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b08:	4b4f      	ldr	r3, [pc, #316]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b10:	4a4d      	ldr	r2, [pc, #308]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b16:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f023 0203 	bic.w	r2, r3, #3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	4947      	ldr	r1, [pc, #284]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b2e:	f7fe fafd 	bl	800112c <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b34:	e00a      	b.n	8002b4c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b36:	f7fe faf9 	bl	800112c <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e077      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 020c 	and.w	r2, r3, #12
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d1eb      	bne.n	8002b36 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	2b80      	cmp	r3, #128	@ 0x80
 8002b62:	d105      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b64:	4b38      	ldr	r3, [pc, #224]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4a37      	ldr	r2, [pc, #220]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b6e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d010      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	4b31      	ldr	r3, [pc, #196]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d208      	bcs.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	492b      	ldr	r1, [pc, #172]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b9e:	4b29      	ldr	r3, [pc, #164]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d210      	bcs.n	8002bce <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bac:	4b25      	ldr	r3, [pc, #148]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f023 020f 	bic.w	r2, r3, #15
 8002bb4:	4923      	ldr	r1, [pc, #140]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbc:	4b21      	ldr	r3, [pc, #132]	@ (8002c44 <HAL_RCC_ClockConfig+0x25c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 030f 	and.w	r3, r3, #15
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d001      	beq.n	8002bce <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e036      	b.n	8002c3c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d008      	beq.n	8002bec <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bda:	4b1b      	ldr	r3, [pc, #108]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	4918      	ldr	r1, [pc, #96]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d009      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bf8:	4b13      	ldr	r3, [pc, #76]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	4910      	ldr	r1, [pc, #64]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c0c:	f000 f826 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8002c10:	4602      	mov	r2, r0
 8002c12:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <HAL_RCC_ClockConfig+0x260>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	091b      	lsrs	r3, r3, #4
 8002c18:	f003 030f 	and.w	r3, r3, #15
 8002c1c:	490c      	ldr	r1, [pc, #48]	@ (8002c50 <HAL_RCC_ClockConfig+0x268>)
 8002c1e:	5ccb      	ldrb	r3, [r1, r3]
 8002c20:	f003 031f 	and.w	r3, r3, #31
 8002c24:	fa22 f303 	lsr.w	r3, r2, r3
 8002c28:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <HAL_RCC_ClockConfig+0x26c>)
 8002c2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <HAL_RCC_ClockConfig+0x270>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fe fa2b 	bl	800108c <HAL_InitTick>
 8002c36:	4603      	mov	r3, r0
 8002c38:	73fb      	strb	r3, [r7, #15]

  return status;
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40022000 	.word	0x40022000
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	04c4b400 	.word	0x04c4b400
 8002c50:	080058ac 	.word	0x080058ac
 8002c54:	20040000 	.word	0x20040000
 8002c58:	20040004 	.word	0x20040004

08002c5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b089      	sub	sp, #36	@ 0x24
 8002c60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	2300      	movs	r3, #0
 8002c68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c74:	4b3b      	ldr	r3, [pc, #236]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0303 	and.w	r3, r3, #3
 8002c7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0x34>
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	2b0c      	cmp	r3, #12
 8002c88:	d121      	bne.n	8002cce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d11e      	bne.n	8002cce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c90:	4b34      	ldr	r3, [pc, #208]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d107      	bne.n	8002cac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c9c:	4b31      	ldr	r3, [pc, #196]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ca2:	0a1b      	lsrs	r3, r3, #8
 8002ca4:	f003 030f 	and.w	r3, r3, #15
 8002ca8:	61fb      	str	r3, [r7, #28]
 8002caa:	e005      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002cac:	4b2d      	ldr	r3, [pc, #180]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	091b      	lsrs	r3, r3, #4
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002cb8:	4a2b      	ldr	r2, [pc, #172]	@ (8002d68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10d      	bne.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ccc:	e00a      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d102      	bne.n	8002cda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cd4:	4b25      	ldr	r3, [pc, #148]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cd6:	61bb      	str	r3, [r7, #24]
 8002cd8:	e004      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d101      	bne.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ce0:	4b23      	ldr	r3, [pc, #140]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ce2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d134      	bne.n	8002d54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cea:	4b1e      	ldr	r3, [pc, #120]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d003      	beq.n	8002d02 <HAL_RCC_GetSysClockFreq+0xa6>
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d003      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0xac>
 8002d00:	e005      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d02:	4b1a      	ldr	r3, [pc, #104]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002d04:	617b      	str	r3, [r7, #20]
      break;
 8002d06:	e005      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d08:	4b19      	ldr	r3, [pc, #100]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d0a:	617b      	str	r3, [r7, #20]
      break;
 8002d0c:	e002      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	617b      	str	r3, [r7, #20]
      break;
 8002d12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d14:	4b13      	ldr	r3, [pc, #76]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	3301      	adds	r3, #1
 8002d20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d22:	4b10      	ldr	r3, [pc, #64]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	0a1b      	lsrs	r3, r3, #8
 8002d28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	fb03 f202 	mul.w	r2, r3, r2
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	0e5b      	lsrs	r3, r3, #25
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	3301      	adds	r3, #1
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d54:	69bb      	ldr	r3, [r7, #24]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000
 8002d68:	080058c4 	.word	0x080058c4
 8002d6c:	00f42400 	.word	0x00f42400
 8002d70:	007a1200 	.word	0x007a1200

08002d74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d78:	4b03      	ldr	r3, [pc, #12]	@ (8002d88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	20040000 	.word	0x20040000

08002d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d90:	f7ff fff0 	bl	8002d74 <HAL_RCC_GetHCLKFreq>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	0a1b      	lsrs	r3, r3, #8
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	4904      	ldr	r1, [pc, #16]	@ (8002db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002da2:	5ccb      	ldrb	r3, [r1, r3]
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	080058bc 	.word	0x080058bc

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002dbc:	f7ff ffda 	bl	8002d74 <HAL_RCC_GetHCLKFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	4b06      	ldr	r3, [pc, #24]	@ (8002ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	0adb      	lsrs	r3, r3, #11
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4904      	ldr	r1, [pc, #16]	@ (8002de0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002dce:	5ccb      	ldrb	r3, [r1, r3]
 8002dd0:	f003 031f 	and.w	r3, r3, #31
 8002dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	080058bc 	.word	0x080058bc

08002de4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002df0:	4b27      	ldr	r3, [pc, #156]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dfc:	f7ff f906 	bl	800200c <HAL_PWREx_GetVoltageRange>
 8002e00:	6178      	str	r0, [r7, #20]
 8002e02:	e014      	b.n	8002e2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e04:	4b22      	ldr	r3, [pc, #136]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e08:	4a21      	ldr	r2, [pc, #132]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e10:	4b1f      	ldr	r3, [pc, #124]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e1c:	f7ff f8f6 	bl	800200c <HAL_PWREx_GetVoltageRange>
 8002e20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e22:	4b1b      	ldr	r3, [pc, #108]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e26:	4a1a      	ldr	r2, [pc, #104]	@ (8002e90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e34:	d10b      	bne.n	8002e4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b80      	cmp	r3, #128	@ 0x80
 8002e3a:	d913      	bls.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e40:	d902      	bls.n	8002e48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e42:	2302      	movs	r3, #2
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	e00d      	b.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e48:	2301      	movs	r3, #1
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	e00a      	b.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b7f      	cmp	r3, #127	@ 0x7f
 8002e52:	d902      	bls.n	8002e5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002e54:	2302      	movs	r3, #2
 8002e56:	613b      	str	r3, [r7, #16]
 8002e58:	e004      	b.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b70      	cmp	r3, #112	@ 0x70
 8002e5e:	d101      	bne.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e60:	2301      	movs	r3, #1
 8002e62:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e64:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f023 020f 	bic.w	r2, r3, #15
 8002e6c:	4909      	ldr	r1, [pc, #36]	@ (8002e94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e74:	4b07      	ldr	r3, [pc, #28]	@ (8002e94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d001      	beq.n	8002e86 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40022000 	.word	0x40022000

08002e98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b087      	sub	sp, #28
 8002e9c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e9e:	4b2d      	ldr	r3, [pc, #180]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b03      	cmp	r3, #3
 8002eac:	d00b      	beq.n	8002ec6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d825      	bhi.n	8002f00 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d008      	beq.n	8002ecc <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d11f      	bne.n	8002f00 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002ec0:	4b25      	ldr	r3, [pc, #148]	@ (8002f58 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ec2:	613b      	str	r3, [r7, #16]
    break;
 8002ec4:	e01f      	b.n	8002f06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002ec6:	4b25      	ldr	r3, [pc, #148]	@ (8002f5c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002ec8:	613b      	str	r3, [r7, #16]
    break;
 8002eca:	e01c      	b.n	8002f06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ecc:	4b21      	ldr	r3, [pc, #132]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d107      	bne.n	8002ee8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	f003 030f 	and.w	r3, r3, #15
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	e005      	b.n	8002ef4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002ef4:	4a1a      	ldr	r2, [pc, #104]	@ (8002f60 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efc:	613b      	str	r3, [r7, #16]
    break;
 8002efe:	e002      	b.n	8002f06 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	613b      	str	r3, [r7, #16]
    break;
 8002f04:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f06:	4b13      	ldr	r3, [pc, #76]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	f003 030f 	and.w	r3, r3, #15
 8002f10:	3301      	adds	r3, #1
 8002f12:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f14:	4b0f      	ldr	r3, [pc, #60]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	fb03 f202 	mul.w	r2, r3, r2
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f2c:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0e5b      	lsrs	r3, r3, #25
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	3301      	adds	r3, #1
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f44:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002f46:	683b      	ldr	r3, [r7, #0]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	371c      	adds	r7, #28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	40021000 	.word	0x40021000
 8002f58:	00f42400 	.word	0x00f42400
 8002f5c:	007a1200 	.word	0x007a1200
 8002f60:	080058c4 	.word	0x080058c4

08002f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f70:	2300      	movs	r3, #0
 8002f72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d040      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f84:	2b80      	cmp	r3, #128	@ 0x80
 8002f86:	d02a      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f88:	2b80      	cmp	r3, #128	@ 0x80
 8002f8a:	d825      	bhi.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f8c:	2b60      	cmp	r3, #96	@ 0x60
 8002f8e:	d026      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f90:	2b60      	cmp	r3, #96	@ 0x60
 8002f92:	d821      	bhi.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f94:	2b40      	cmp	r3, #64	@ 0x40
 8002f96:	d006      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002f98:	2b40      	cmp	r3, #64	@ 0x40
 8002f9a:	d81d      	bhi.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d009      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002fa0:	2b20      	cmp	r3, #32
 8002fa2:	d010      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002fa4:	e018      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fa6:	4b89      	ldr	r3, [pc, #548]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	4a88      	ldr	r2, [pc, #544]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fb2:	e015      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	2100      	movs	r1, #0
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fb02 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fc4:	e00c      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3320      	adds	r3, #32
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 fbed 	bl	80037ac <RCCEx_PLLSAI2_Config>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fd6:	e003      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	74fb      	strb	r3, [r7, #19]
      break;
 8002fdc:	e000      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002fde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10b      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fe6:	4b79      	ldr	r3, [pc, #484]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fec:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ff4:	4975      	ldr	r1, [pc, #468]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002ffc:	e001      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ffe:	7cfb      	ldrb	r3, [r7, #19]
 8003000:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d047      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003016:	d030      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800301c:	d82a      	bhi.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800301e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003022:	d02a      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003024:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003028:	d824      	bhi.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800302a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800302e:	d008      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003034:	d81e      	bhi.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00a      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800303a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800303e:	d010      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003040:	e018      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003042:	4b62      	ldr	r3, [pc, #392]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	4a61      	ldr	r2, [pc, #388]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800304c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800304e:	e015      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3304      	adds	r3, #4
 8003054:	2100      	movs	r1, #0
 8003056:	4618      	mov	r0, r3
 8003058:	f000 fab4 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 800305c:	4603      	mov	r3, r0
 800305e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003060:	e00c      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3320      	adds	r3, #32
 8003066:	2100      	movs	r1, #0
 8003068:	4618      	mov	r0, r3
 800306a:	f000 fb9f 	bl	80037ac <RCCEx_PLLSAI2_Config>
 800306e:	4603      	mov	r3, r0
 8003070:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003072:	e003      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	74fb      	strb	r3, [r7, #19]
      break;
 8003078:	e000      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800307a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800307c:	7cfb      	ldrb	r3, [r7, #19]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10b      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003082:	4b52      	ldr	r3, [pc, #328]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003084:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003088:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003090:	494e      	ldr	r1, [pc, #312]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003098:	e001      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800309a:	7cfb      	ldrb	r3, [r7, #19]
 800309c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 809f 	beq.w	80031ea <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ac:	2300      	movs	r3, #0
 80030ae:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030b0:	4b46      	ldr	r3, [pc, #280]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80030bc:	2301      	movs	r3, #1
 80030be:	e000      	b.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80030c0:	2300      	movs	r3, #0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00d      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c6:	4b41      	ldr	r3, [pc, #260]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ca:	4a40      	ldr	r2, [pc, #256]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80030d2:	4b3e      	ldr	r3, [pc, #248]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030de:	2301      	movs	r3, #1
 80030e0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030e2:	4b3b      	ldr	r3, [pc, #236]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a3a      	ldr	r2, [pc, #232]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030ee:	f7fe f81d 	bl	800112c <HAL_GetTick>
 80030f2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030f4:	e009      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f6:	f7fe f819 	bl	800112c <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d902      	bls.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	74fb      	strb	r3, [r7, #19]
        break;
 8003108:	e005      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800310a:	4b31      	ldr	r3, [pc, #196]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0ef      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003116:	7cfb      	ldrb	r3, [r7, #19]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d15b      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800311c:	4b2b      	ldr	r3, [pc, #172]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003126:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d01f      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	429a      	cmp	r2, r3
 8003138:	d019      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800313a:	4b24      	ldr	r3, [pc, #144]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800313c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003140:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003144:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003146:	4b21      	ldr	r3, [pc, #132]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314c:	4a1f      	ldr	r2, [pc, #124]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800314e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003152:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003156:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800315c:	4a1b      	ldr	r2, [pc, #108]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800315e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003162:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003166:	4a19      	ldr	r2, [pc, #100]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d016      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fd ffd8 	bl	800112c <HAL_GetTick>
 800317c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800317e:	e00b      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003180:	f7fd ffd4 	bl	800112c <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d902      	bls.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	74fb      	strb	r3, [r7, #19]
            break;
 8003196:	e006      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003198:	4b0c      	ldr	r3, [pc, #48]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0ec      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80031a6:	7cfb      	ldrb	r3, [r7, #19]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10c      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031ac:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031bc:	4903      	ldr	r1, [pc, #12]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031c4:	e008      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031c6:	7cfb      	ldrb	r3, [r7, #19]
 80031c8:	74bb      	strb	r3, [r7, #18]
 80031ca:	e005      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d4:	7cfb      	ldrb	r3, [r7, #19]
 80031d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031d8:	7c7b      	ldrb	r3, [r7, #17]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d105      	bne.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031de:	4ba0      	ldr	r3, [pc, #640]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e2:	4a9f      	ldr	r2, [pc, #636]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031f6:	4b9a      	ldr	r3, [pc, #616]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031fc:	f023 0203 	bic.w	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003204:	4996      	ldr	r1, [pc, #600]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003218:	4b91      	ldr	r3, [pc, #580]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321e:	f023 020c 	bic.w	r2, r3, #12
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	498e      	ldr	r1, [pc, #568]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800323a:	4b89      	ldr	r3, [pc, #548]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800323c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003240:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003248:	4985      	ldr	r1, [pc, #532]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00a      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800325c:	4b80      	ldr	r3, [pc, #512]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800326a:	497d      	ldr	r1, [pc, #500]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0310 	and.w	r3, r3, #16
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00a      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800327e:	4b78      	ldr	r3, [pc, #480]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003284:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328c:	4974      	ldr	r1, [pc, #464]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00a      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ae:	496c      	ldr	r1, [pc, #432]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032c2:	4b67      	ldr	r3, [pc, #412]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032d0:	4963      	ldr	r1, [pc, #396]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00a      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032f2:	495b      	ldr	r1, [pc, #364]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00a      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003306:	4b56      	ldr	r3, [pc, #344]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003314:	4952      	ldr	r1, [pc, #328]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003316:	4313      	orrs	r3, r2
 8003318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003328:	4b4d      	ldr	r3, [pc, #308]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	494a      	ldr	r1, [pc, #296]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003338:	4313      	orrs	r3, r2
 800333a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800334a:	4b45      	ldr	r3, [pc, #276]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800334c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003350:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003358:	4941      	ldr	r1, [pc, #260]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800335a:	4313      	orrs	r3, r2
 800335c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00a      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800336c:	4b3c      	ldr	r3, [pc, #240]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800336e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003372:	f023 0203 	bic.w	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337a:	4939      	ldr	r1, [pc, #228]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800337c:	4313      	orrs	r3, r2
 800337e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d028      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800338e:	4b34      	ldr	r3, [pc, #208]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003394:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800339c:	4930      	ldr	r1, [pc, #192]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033ac:	d106      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033b8:	60d3      	str	r3, [r2, #12]
 80033ba:	e011      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033c4:	d10c      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3304      	adds	r3, #4
 80033ca:	2101      	movs	r1, #1
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 f8f9 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 80033d2:	4603      	mov	r3, r0
 80033d4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033d6:	7cfb      	ldrb	r3, [r7, #19]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
 80033de:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d04d      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033f4:	d108      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80033f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033fc:	4a18      	ldr	r2, [pc, #96]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003402:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003406:	e012      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003408:	4b15      	ldr	r3, [pc, #84]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800340a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800340e:	4a14      	ldr	r2, [pc, #80]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003410:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003414:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003418:	4b11      	ldr	r3, [pc, #68]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003426:	490e      	ldr	r1, [pc, #56]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003432:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003436:	d106      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003438:	4b09      	ldr	r3, [pc, #36]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	4a08      	ldr	r2, [pc, #32]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003442:	60d3      	str	r3, [r2, #12]
 8003444:	e020      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800344a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800344e:	d109      	bne.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003450:	4b03      	ldr	r3, [pc, #12]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4a02      	ldr	r2, [pc, #8]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345a:	60d3      	str	r3, [r2, #12]
 800345c:	e014      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800346c:	d10c      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	3304      	adds	r3, #4
 8003472:	2101      	movs	r1, #1
 8003474:	4618      	mov	r0, r3
 8003476:	f000 f8a5 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 800347a:	4603      	mov	r3, r0
 800347c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800347e:	7cfb      	ldrb	r3, [r7, #19]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003484:	7cfb      	ldrb	r3, [r7, #19]
 8003486:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d028      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003494:	4b4a      	ldr	r3, [pc, #296]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034a2:	4947      	ldr	r1, [pc, #284]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034b2:	d106      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b4:	4b42      	ldr	r3, [pc, #264]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4a41      	ldr	r2, [pc, #260]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034be:	60d3      	str	r3, [r2, #12]
 80034c0:	e011      	b.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ca:	d10c      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3304      	adds	r3, #4
 80034d0:	2101      	movs	r1, #1
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 f876 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 80034d8:	4603      	mov	r3, r0
 80034da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80034e2:	7cfb      	ldrb	r3, [r7, #19]
 80034e4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01e      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034f2:	4b33      	ldr	r3, [pc, #204]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003502:	492f      	ldr	r1, [pc, #188]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003504:	4313      	orrs	r3, r2
 8003506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003510:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003514:	d10c      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	3304      	adds	r3, #4
 800351a:	2102      	movs	r1, #2
 800351c:	4618      	mov	r0, r3
 800351e:	f000 f851 	bl	80035c4 <RCCEx_PLLSAI1_Config>
 8003522:	4603      	mov	r3, r0
 8003524:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003526:	7cfb      	ldrb	r3, [r7, #19]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800352c:	7cfb      	ldrb	r3, [r7, #19]
 800352e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00b      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800353c:	4b20      	ldr	r3, [pc, #128]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800353e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003542:	f023 0204 	bic.w	r2, r3, #4
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800354c:	491c      	ldr	r1, [pc, #112]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00b      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003560:	4b17      	ldr	r3, [pc, #92]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003562:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003566:	f023 0218 	bic.w	r2, r3, #24
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003570:	4913      	ldr	r1, [pc, #76]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d017      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003584:	4b0e      	ldr	r3, [pc, #56]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003586:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800358a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003594:	490a      	ldr	r1, [pc, #40]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035a6:	d105      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035a8:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4a04      	ldr	r2, [pc, #16]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80035b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40021000 	.word	0x40021000

080035c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035d2:	4b72      	ldr	r3, [pc, #456]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00e      	beq.n	80035fc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035de:	4b6f      	ldr	r3, [pc, #444]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	f003 0203 	and.w	r2, r3, #3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d103      	bne.n	80035f6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
       ||
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d142      	bne.n	800367c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73fb      	strb	r3, [r7, #15]
 80035fa:	e03f      	b.n	800367c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b03      	cmp	r3, #3
 8003602:	d018      	beq.n	8003636 <RCCEx_PLLSAI1_Config+0x72>
 8003604:	2b03      	cmp	r3, #3
 8003606:	d825      	bhi.n	8003654 <RCCEx_PLLSAI1_Config+0x90>
 8003608:	2b01      	cmp	r3, #1
 800360a:	d002      	beq.n	8003612 <RCCEx_PLLSAI1_Config+0x4e>
 800360c:	2b02      	cmp	r3, #2
 800360e:	d009      	beq.n	8003624 <RCCEx_PLLSAI1_Config+0x60>
 8003610:	e020      	b.n	8003654 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003612:	4b62      	ldr	r3, [pc, #392]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d11d      	bne.n	800365a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003622:	e01a      	b.n	800365a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003624:	4b5d      	ldr	r3, [pc, #372]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800362c:	2b00      	cmp	r3, #0
 800362e:	d116      	bne.n	800365e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003634:	e013      	b.n	800365e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003636:	4b59      	ldr	r3, [pc, #356]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10f      	bne.n	8003662 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003642:	4b56      	ldr	r3, [pc, #344]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d109      	bne.n	8003662 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003652:	e006      	b.n	8003662 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	73fb      	strb	r3, [r7, #15]
      break;
 8003658:	e004      	b.n	8003664 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800365a:	bf00      	nop
 800365c:	e002      	b.n	8003664 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800365e:	bf00      	nop
 8003660:	e000      	b.n	8003664 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003662:	bf00      	nop
    }

    if(status == HAL_OK)
 8003664:	7bfb      	ldrb	r3, [r7, #15]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d108      	bne.n	800367c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800366a:	4b4c      	ldr	r3, [pc, #304]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	f023 0203 	bic.w	r2, r3, #3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4949      	ldr	r1, [pc, #292]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003678:	4313      	orrs	r3, r2
 800367a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800367c:	7bfb      	ldrb	r3, [r7, #15]
 800367e:	2b00      	cmp	r3, #0
 8003680:	f040 8086 	bne.w	8003790 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003684:	4b45      	ldr	r3, [pc, #276]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a44      	ldr	r2, [pc, #272]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 800368a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800368e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003690:	f7fd fd4c 	bl	800112c <HAL_GetTick>
 8003694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003696:	e009      	b.n	80036ac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003698:	f7fd fd48 	bl	800112c <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d902      	bls.n	80036ac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	73fb      	strb	r3, [r7, #15]
        break;
 80036aa:	e005      	b.n	80036b8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036ac:	4b3b      	ldr	r3, [pc, #236]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1ef      	bne.n	8003698 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d168      	bne.n	8003790 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d113      	bne.n	80036ec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036c4:	4b35      	ldr	r3, [pc, #212]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80036c6:	691a      	ldr	r2, [r3, #16]
 80036c8:	4b35      	ldr	r3, [pc, #212]	@ (80037a0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6892      	ldr	r2, [r2, #8]
 80036d0:	0211      	lsls	r1, r2, #8
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	68d2      	ldr	r2, [r2, #12]
 80036d6:	06d2      	lsls	r2, r2, #27
 80036d8:	4311      	orrs	r1, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6852      	ldr	r2, [r2, #4]
 80036de:	3a01      	subs	r2, #1
 80036e0:	0112      	lsls	r2, r2, #4
 80036e2:	430a      	orrs	r2, r1
 80036e4:	492d      	ldr	r1, [pc, #180]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	610b      	str	r3, [r1, #16]
 80036ea:	e02d      	b.n	8003748 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d115      	bne.n	800371e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036f2:	4b2a      	ldr	r3, [pc, #168]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 80036f4:	691a      	ldr	r2, [r3, #16]
 80036f6:	4b2b      	ldr	r3, [pc, #172]	@ (80037a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6892      	ldr	r2, [r2, #8]
 80036fe:	0211      	lsls	r1, r2, #8
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6912      	ldr	r2, [r2, #16]
 8003704:	0852      	lsrs	r2, r2, #1
 8003706:	3a01      	subs	r2, #1
 8003708:	0552      	lsls	r2, r2, #21
 800370a:	4311      	orrs	r1, r2
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6852      	ldr	r2, [r2, #4]
 8003710:	3a01      	subs	r2, #1
 8003712:	0112      	lsls	r2, r2, #4
 8003714:	430a      	orrs	r2, r1
 8003716:	4921      	ldr	r1, [pc, #132]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003718:	4313      	orrs	r3, r2
 800371a:	610b      	str	r3, [r1, #16]
 800371c:	e014      	b.n	8003748 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800371e:	4b1f      	ldr	r3, [pc, #124]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	4b21      	ldr	r3, [pc, #132]	@ (80037a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003724:	4013      	ands	r3, r2
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	6892      	ldr	r2, [r2, #8]
 800372a:	0211      	lsls	r1, r2, #8
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6952      	ldr	r2, [r2, #20]
 8003730:	0852      	lsrs	r2, r2, #1
 8003732:	3a01      	subs	r2, #1
 8003734:	0652      	lsls	r2, r2, #25
 8003736:	4311      	orrs	r1, r2
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6852      	ldr	r2, [r2, #4]
 800373c:	3a01      	subs	r2, #1
 800373e:	0112      	lsls	r2, r2, #4
 8003740:	430a      	orrs	r2, r1
 8003742:	4916      	ldr	r1, [pc, #88]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003744:	4313      	orrs	r3, r2
 8003746:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003748:	4b14      	ldr	r3, [pc, #80]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a13      	ldr	r2, [pc, #76]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 800374e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003752:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003754:	f7fd fcea 	bl	800112c <HAL_GetTick>
 8003758:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800375a:	e009      	b.n	8003770 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800375c:	f7fd fce6 	bl	800112c <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d902      	bls.n	8003770 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	73fb      	strb	r3, [r7, #15]
          break;
 800376e:	e005      	b.n	800377c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003770:	4b0a      	ldr	r3, [pc, #40]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0ef      	beq.n	800375c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003782:	4b06      	ldr	r3, [pc, #24]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	4904      	ldr	r1, [pc, #16]	@ (800379c <RCCEx_PLLSAI1_Config+0x1d8>)
 800378c:	4313      	orrs	r3, r2
 800378e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40021000 	.word	0x40021000
 80037a0:	07ff800f 	.word	0x07ff800f
 80037a4:	ff9f800f 	.word	0xff9f800f
 80037a8:	f9ff800f 	.word	0xf9ff800f

080037ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037ba:	4b72      	ldr	r3, [pc, #456]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00e      	beq.n	80037e4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80037c6:	4b6f      	ldr	r3, [pc, #444]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0203 	and.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d103      	bne.n	80037de <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
       ||
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d142      	bne.n	8003864 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	73fb      	strb	r3, [r7, #15]
 80037e2:	e03f      	b.n	8003864 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b03      	cmp	r3, #3
 80037ea:	d018      	beq.n	800381e <RCCEx_PLLSAI2_Config+0x72>
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d825      	bhi.n	800383c <RCCEx_PLLSAI2_Config+0x90>
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d002      	beq.n	80037fa <RCCEx_PLLSAI2_Config+0x4e>
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d009      	beq.n	800380c <RCCEx_PLLSAI2_Config+0x60>
 80037f8:	e020      	b.n	800383c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037fa:	4b62      	ldr	r3, [pc, #392]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d11d      	bne.n	8003842 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800380a:	e01a      	b.n	8003842 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800380c:	4b5d      	ldr	r3, [pc, #372]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003814:	2b00      	cmp	r3, #0
 8003816:	d116      	bne.n	8003846 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800381c:	e013      	b.n	8003846 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800381e:	4b59      	ldr	r3, [pc, #356]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10f      	bne.n	800384a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800382a:	4b56      	ldr	r3, [pc, #344]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d109      	bne.n	800384a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800383a:	e006      	b.n	800384a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
      break;
 8003840:	e004      	b.n	800384c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003842:	bf00      	nop
 8003844:	e002      	b.n	800384c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003846:	bf00      	nop
 8003848:	e000      	b.n	800384c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800384a:	bf00      	nop
    }

    if(status == HAL_OK)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d108      	bne.n	8003864 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003852:	4b4c      	ldr	r3, [pc, #304]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f023 0203 	bic.w	r2, r3, #3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4949      	ldr	r1, [pc, #292]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003860:	4313      	orrs	r3, r2
 8003862:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f040 8086 	bne.w	8003978 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800386c:	4b45      	ldr	r3, [pc, #276]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a44      	ldr	r2, [pc, #272]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003872:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003878:	f7fd fc58 	bl	800112c <HAL_GetTick>
 800387c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800387e:	e009      	b.n	8003894 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003880:	f7fd fc54 	bl	800112c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d902      	bls.n	8003894 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	73fb      	strb	r3, [r7, #15]
        break;
 8003892:	e005      	b.n	80038a0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003894:	4b3b      	ldr	r3, [pc, #236]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1ef      	bne.n	8003880 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d168      	bne.n	8003978 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d113      	bne.n	80038d4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038ac:	4b35      	ldr	r3, [pc, #212]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	4b35      	ldr	r3, [pc, #212]	@ (8003988 <RCCEx_PLLSAI2_Config+0x1dc>)
 80038b2:	4013      	ands	r3, r2
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6892      	ldr	r2, [r2, #8]
 80038b8:	0211      	lsls	r1, r2, #8
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	68d2      	ldr	r2, [r2, #12]
 80038be:	06d2      	lsls	r2, r2, #27
 80038c0:	4311      	orrs	r1, r2
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	6852      	ldr	r2, [r2, #4]
 80038c6:	3a01      	subs	r2, #1
 80038c8:	0112      	lsls	r2, r2, #4
 80038ca:	430a      	orrs	r2, r1
 80038cc:	492d      	ldr	r1, [pc, #180]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	614b      	str	r3, [r1, #20]
 80038d2:	e02d      	b.n	8003930 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d115      	bne.n	8003906 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038da:	4b2a      	ldr	r3, [pc, #168]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	4b2b      	ldr	r3, [pc, #172]	@ (800398c <RCCEx_PLLSAI2_Config+0x1e0>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6892      	ldr	r2, [r2, #8]
 80038e6:	0211      	lsls	r1, r2, #8
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6912      	ldr	r2, [r2, #16]
 80038ec:	0852      	lsrs	r2, r2, #1
 80038ee:	3a01      	subs	r2, #1
 80038f0:	0552      	lsls	r2, r2, #21
 80038f2:	4311      	orrs	r1, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6852      	ldr	r2, [r2, #4]
 80038f8:	3a01      	subs	r2, #1
 80038fa:	0112      	lsls	r2, r2, #4
 80038fc:	430a      	orrs	r2, r1
 80038fe:	4921      	ldr	r1, [pc, #132]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003900:	4313      	orrs	r3, r2
 8003902:	614b      	str	r3, [r1, #20]
 8003904:	e014      	b.n	8003930 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003906:	4b1f      	ldr	r3, [pc, #124]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003908:	695a      	ldr	r2, [r3, #20]
 800390a:	4b21      	ldr	r3, [pc, #132]	@ (8003990 <RCCEx_PLLSAI2_Config+0x1e4>)
 800390c:	4013      	ands	r3, r2
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	6892      	ldr	r2, [r2, #8]
 8003912:	0211      	lsls	r1, r2, #8
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6952      	ldr	r2, [r2, #20]
 8003918:	0852      	lsrs	r2, r2, #1
 800391a:	3a01      	subs	r2, #1
 800391c:	0652      	lsls	r2, r2, #25
 800391e:	4311      	orrs	r1, r2
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6852      	ldr	r2, [r2, #4]
 8003924:	3a01      	subs	r2, #1
 8003926:	0112      	lsls	r2, r2, #4
 8003928:	430a      	orrs	r2, r1
 800392a:	4916      	ldr	r1, [pc, #88]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800392c:	4313      	orrs	r3, r2
 800392e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003930:	4b14      	ldr	r3, [pc, #80]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a13      	ldr	r2, [pc, #76]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800393a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800393c:	f7fd fbf6 	bl	800112c <HAL_GetTick>
 8003940:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003942:	e009      	b.n	8003958 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003944:	f7fd fbf2 	bl	800112c <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d902      	bls.n	8003958 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	73fb      	strb	r3, [r7, #15]
          break;
 8003956:	e005      	b.n	8003964 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003958:	4b0a      	ldr	r3, [pc, #40]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0ef      	beq.n	8003944 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800396a:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 800396c:	695a      	ldr	r2, [r3, #20]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	4904      	ldr	r1, [pc, #16]	@ (8003984 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003974:	4313      	orrs	r3, r2
 8003976:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40021000 	.word	0x40021000
 8003988:	07ff800f 	.word	0x07ff800f
 800398c:	ff9f800f 	.word	0xff9f800f
 8003990:	f9ff800f 	.word	0xf9ff800f

08003994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e049      	b.n	8003a3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fd fa62 	bl	8000e84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3304      	adds	r3, #4
 80039d0:	4619      	mov	r1, r3
 80039d2:	4610      	mov	r0, r2
 80039d4:	f000 f8fe 	bl	8003bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
 8003a4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d101      	bne.n	8003a5e <HAL_TIM_ConfigClockSource+0x1c>
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e0b6      	b.n	8003bcc <HAL_TIM_ConfigClockSource+0x18a>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a7c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a88:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a9a:	d03e      	beq.n	8003b1a <HAL_TIM_ConfigClockSource+0xd8>
 8003a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aa0:	f200 8087 	bhi.w	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa8:	f000 8086 	beq.w	8003bb8 <HAL_TIM_ConfigClockSource+0x176>
 8003aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab0:	d87f      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003ab2:	2b70      	cmp	r3, #112	@ 0x70
 8003ab4:	d01a      	beq.n	8003aec <HAL_TIM_ConfigClockSource+0xaa>
 8003ab6:	2b70      	cmp	r3, #112	@ 0x70
 8003ab8:	d87b      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003aba:	2b60      	cmp	r3, #96	@ 0x60
 8003abc:	d050      	beq.n	8003b60 <HAL_TIM_ConfigClockSource+0x11e>
 8003abe:	2b60      	cmp	r3, #96	@ 0x60
 8003ac0:	d877      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003ac2:	2b50      	cmp	r3, #80	@ 0x50
 8003ac4:	d03c      	beq.n	8003b40 <HAL_TIM_ConfigClockSource+0xfe>
 8003ac6:	2b50      	cmp	r3, #80	@ 0x50
 8003ac8:	d873      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003aca:	2b40      	cmp	r3, #64	@ 0x40
 8003acc:	d058      	beq.n	8003b80 <HAL_TIM_ConfigClockSource+0x13e>
 8003ace:	2b40      	cmp	r3, #64	@ 0x40
 8003ad0:	d86f      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003ad2:	2b30      	cmp	r3, #48	@ 0x30
 8003ad4:	d064      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0x15e>
 8003ad6:	2b30      	cmp	r3, #48	@ 0x30
 8003ad8:	d86b      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d060      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0x15e>
 8003ade:	2b20      	cmp	r3, #32
 8003ae0:	d867      	bhi.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d05c      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0x15e>
 8003ae6:	2b10      	cmp	r3, #16
 8003ae8:	d05a      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0x15e>
 8003aea:	e062      	b.n	8003bb2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003afc:	f000 f98a 	bl	8003e14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	609a      	str	r2, [r3, #8]
      break;
 8003b18:	e04f      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b2a:	f000 f973 	bl	8003e14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b3c:	609a      	str	r2, [r3, #8]
      break;
 8003b3e:	e03c      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	f000 f8e7 	bl	8003d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2150      	movs	r1, #80	@ 0x50
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 f940 	bl	8003dde <TIM_ITRx_SetConfig>
      break;
 8003b5e:	e02c      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	f000 f906 	bl	8003d7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2160      	movs	r1, #96	@ 0x60
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 f930 	bl	8003dde <TIM_ITRx_SetConfig>
      break;
 8003b7e:	e01c      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	f000 f8c7 	bl	8003d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2140      	movs	r1, #64	@ 0x40
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 f920 	bl	8003dde <TIM_ITRx_SetConfig>
      break;
 8003b9e:	e00c      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4610      	mov	r0, r2
 8003bac:	f000 f917 	bl	8003dde <TIM_ITRx_SetConfig>
      break;
 8003bb0:	e003      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	73fb      	strb	r3, [r7, #15]
      break;
 8003bb6:	e000      	b.n	8003bba <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003bb8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a46      	ldr	r2, [pc, #280]	@ (8003d00 <TIM_Base_SetConfig+0x12c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d013      	beq.n	8003c14 <TIM_Base_SetConfig+0x40>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bf2:	d00f      	beq.n	8003c14 <TIM_Base_SetConfig+0x40>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a43      	ldr	r2, [pc, #268]	@ (8003d04 <TIM_Base_SetConfig+0x130>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00b      	beq.n	8003c14 <TIM_Base_SetConfig+0x40>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a42      	ldr	r2, [pc, #264]	@ (8003d08 <TIM_Base_SetConfig+0x134>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d007      	beq.n	8003c14 <TIM_Base_SetConfig+0x40>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a41      	ldr	r2, [pc, #260]	@ (8003d0c <TIM_Base_SetConfig+0x138>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d003      	beq.n	8003c14 <TIM_Base_SetConfig+0x40>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a40      	ldr	r2, [pc, #256]	@ (8003d10 <TIM_Base_SetConfig+0x13c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d108      	bne.n	8003c26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a35      	ldr	r2, [pc, #212]	@ (8003d00 <TIM_Base_SetConfig+0x12c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01f      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c34:	d01b      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a32      	ldr	r2, [pc, #200]	@ (8003d04 <TIM_Base_SetConfig+0x130>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d017      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a31      	ldr	r2, [pc, #196]	@ (8003d08 <TIM_Base_SetConfig+0x134>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d013      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a30      	ldr	r2, [pc, #192]	@ (8003d0c <TIM_Base_SetConfig+0x138>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d00f      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a2f      	ldr	r2, [pc, #188]	@ (8003d10 <TIM_Base_SetConfig+0x13c>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00b      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a2e      	ldr	r2, [pc, #184]	@ (8003d14 <TIM_Base_SetConfig+0x140>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d007      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a2d      	ldr	r2, [pc, #180]	@ (8003d18 <TIM_Base_SetConfig+0x144>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d003      	beq.n	8003c6e <TIM_Base_SetConfig+0x9a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a2c      	ldr	r2, [pc, #176]	@ (8003d1c <TIM_Base_SetConfig+0x148>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d108      	bne.n	8003c80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a16      	ldr	r2, [pc, #88]	@ (8003d00 <TIM_Base_SetConfig+0x12c>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d00f      	beq.n	8003ccc <TIM_Base_SetConfig+0xf8>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a18      	ldr	r2, [pc, #96]	@ (8003d10 <TIM_Base_SetConfig+0x13c>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d00b      	beq.n	8003ccc <TIM_Base_SetConfig+0xf8>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a17      	ldr	r2, [pc, #92]	@ (8003d14 <TIM_Base_SetConfig+0x140>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d007      	beq.n	8003ccc <TIM_Base_SetConfig+0xf8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a16      	ldr	r2, [pc, #88]	@ (8003d18 <TIM_Base_SetConfig+0x144>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d003      	beq.n	8003ccc <TIM_Base_SetConfig+0xf8>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a15      	ldr	r2, [pc, #84]	@ (8003d1c <TIM_Base_SetConfig+0x148>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d103      	bne.n	8003cd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d105      	bne.n	8003cf2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	f023 0201 	bic.w	r2, r3, #1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	611a      	str	r2, [r3, #16]
  }
}
 8003cf2:	bf00      	nop
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40000400 	.word	0x40000400
 8003d08:	40000800 	.word	0x40000800
 8003d0c:	40000c00 	.word	0x40000c00
 8003d10:	40013400 	.word	0x40013400
 8003d14:	40014000 	.word	0x40014000
 8003d18:	40014400 	.word	0x40014400
 8003d1c:	40014800 	.word	0x40014800

08003d20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	f023 0201 	bic.w	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f023 030a 	bic.w	r3, r3, #10
 8003d5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	621a      	str	r2, [r3, #32]
}
 8003d72:	bf00      	nop
 8003d74:	371c      	adds	r7, #28
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b087      	sub	sp, #28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f023 0210 	bic.w	r2, r3, #16
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003da8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	031b      	lsls	r3, r3, #12
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	621a      	str	r2, [r3, #32]
}
 8003dd2:	bf00      	nop
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b085      	sub	sp, #20
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
 8003de6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003df4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f043 0307 	orr.w	r3, r3, #7
 8003e00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	609a      	str	r2, [r3, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	021a      	lsls	r2, r3, #8
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	609a      	str	r2, [r3, #8]
}
 8003e48:	bf00      	nop
 8003e4a:	371c      	adds	r7, #28
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e068      	b.n	8003f3e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a2e      	ldr	r2, [pc, #184]	@ (8003f4c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d004      	beq.n	8003ea0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d108      	bne.n	8003eb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003ea6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a1e      	ldr	r2, [pc, #120]	@ (8003f4c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01d      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ede:	d018      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1a      	ldr	r2, [pc, #104]	@ (8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00e      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a18      	ldr	r2, [pc, #96]	@ (8003f5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d009      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a13      	ldr	r2, [pc, #76]	@ (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d004      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a14      	ldr	r2, [pc, #80]	@ (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d10c      	bne.n	8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	40012c00 	.word	0x40012c00
 8003f50:	40013400 	.word	0x40013400
 8003f54:	40000400 	.word	0x40000400
 8003f58:	40000800 	.word	0x40000800
 8003f5c:	40000c00 	.word	0x40000c00
 8003f60:	40014000 	.word	0x40014000

08003f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e042      	b.n	8003ffc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d106      	bne.n	8003f8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7fc fee5 	bl	8000d58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2224      	movs	r2, #36	@ 0x24
 8003f92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 fee6 	bl	8004d80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 fbe7 	bl	8004788 <UART_SetConfig>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e01b      	b.n	8003ffc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fe2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 ff65 	bl	8004ec4 <UART_CheckIdleState>
 8003ffa:	4603      	mov	r3, r0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b08a      	sub	sp, #40	@ 0x28
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	4613      	mov	r3, r2
 8004010:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004018:	2b20      	cmp	r3, #32
 800401a:	d137      	bne.n	800408c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_UART_Receive_DMA+0x24>
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e030      	b.n	800408e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a18      	ldr	r2, [pc, #96]	@ (8004098 <HAL_UART_Receive_DMA+0x94>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d01f      	beq.n	800407c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d018      	beq.n	800407c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	e853 3f00 	ldrex	r3, [r3]
 8004056:	613b      	str	r3, [r7, #16]
   return(result);
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	623b      	str	r3, [r7, #32]
 800406a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406c:	69f9      	ldr	r1, [r7, #28]
 800406e:	6a3a      	ldr	r2, [r7, #32]
 8004070:	e841 2300 	strex	r3, r2, [r1]
 8004074:	61bb      	str	r3, [r7, #24]
   return(result);
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1e6      	bne.n	800404a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800407c:	88fb      	ldrh	r3, [r7, #6]
 800407e:	461a      	mov	r2, r3
 8004080:	68b9      	ldr	r1, [r7, #8]
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f001 f836 	bl	80050f4 <UART_Start_Receive_DMA>
 8004088:	4603      	mov	r3, r0
 800408a:	e000      	b.n	800408e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800408c:	2302      	movs	r3, #2
  }
}
 800408e:	4618      	mov	r0, r3
 8004090:	3728      	adds	r7, #40	@ 0x28
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40008000 	.word	0x40008000

0800409c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b0ba      	sub	sp, #232	@ 0xe8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80040c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80040c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80040ca:	4013      	ands	r3, r2
 80040cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80040d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d11b      	bne.n	8004110 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80040d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040dc:	f003 0320 	and.w	r3, r3, #32
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d015      	beq.n	8004110 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80040e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d105      	bne.n	80040fc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80040f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d009      	beq.n	8004110 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 8300 	beq.w	8004706 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	4798      	blx	r3
      }
      return;
 800410e:	e2fa      	b.n	8004706 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8004110:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8123 	beq.w	8004360 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800411a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800411e:	4b8d      	ldr	r3, [pc, #564]	@ (8004354 <HAL_UART_IRQHandler+0x2b8>)
 8004120:	4013      	ands	r3, r2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d106      	bne.n	8004134 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004126:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800412a:	4b8b      	ldr	r3, [pc, #556]	@ (8004358 <HAL_UART_IRQHandler+0x2bc>)
 800412c:	4013      	ands	r3, r2
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8116 	beq.w	8004360 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	d011      	beq.n	8004164 <HAL_UART_IRQHandler+0xc8>
 8004140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00b      	beq.n	8004164 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2201      	movs	r2, #1
 8004152:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415a:	f043 0201 	orr.w	r2, r3, #1
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d011      	beq.n	8004194 <HAL_UART_IRQHandler+0xf8>
 8004170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00b      	beq.n	8004194 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2202      	movs	r2, #2
 8004182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418a:	f043 0204 	orr.w	r2, r3, #4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	2b00      	cmp	r3, #0
 800419e:	d011      	beq.n	80041c4 <HAL_UART_IRQHandler+0x128>
 80041a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00b      	beq.n	80041c4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2204      	movs	r2, #4
 80041b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ba:	f043 0202 	orr.w	r2, r3, #2
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d017      	beq.n	8004200 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80041d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d105      	bne.n	80041e8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80041dc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80041e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004354 <HAL_UART_IRQHandler+0x2b8>)
 80041e2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2208      	movs	r2, #8
 80041ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f6:	f043 0208 	orr.w	r2, r3, #8
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004208:	2b00      	cmp	r3, #0
 800420a:	d012      	beq.n	8004232 <HAL_UART_IRQHandler+0x196>
 800420c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004210:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00c      	beq.n	8004232 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004220:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	f043 0220 	orr.w	r2, r3, #32
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 8266 	beq.w	800470a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800423e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d013      	beq.n	8004272 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800424a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d105      	bne.n	8004262 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004256:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800425a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d007      	beq.n	8004272 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004278:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004286:	2b40      	cmp	r3, #64	@ 0x40
 8004288:	d005      	beq.n	8004296 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800428a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800428e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004292:	2b00      	cmp	r3, #0
 8004294:	d054      	beq.n	8004340 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f001 f813 	bl	80052c2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042a6:	2b40      	cmp	r3, #64	@ 0x40
 80042a8:	d146      	bne.n	8004338 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	3308      	adds	r3, #8
 80042b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042b8:	e853 3f00 	ldrex	r3, [r3]
 80042bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3308      	adds	r3, #8
 80042d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042e6:	e841 2300 	strex	r3, r2, [r1]
 80042ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80042ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1d9      	bne.n	80042aa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d017      	beq.n	8004330 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004306:	4a15      	ldr	r2, [pc, #84]	@ (800435c <HAL_UART_IRQHandler+0x2c0>)
 8004308:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004310:	4618      	mov	r0, r3
 8004312:	f7fd fb3a 	bl	800198a <HAL_DMA_Abort_IT>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d019      	beq.n	8004350 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800432a:	4610      	mov	r0, r2
 800432c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800432e:	e00f      	b.n	8004350 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fa13 	bl	800475c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004336:	e00b      	b.n	8004350 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 fa0f 	bl	800475c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800433e:	e007      	b.n	8004350 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fa0b 	bl	800475c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800434e:	e1dc      	b.n	800470a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004350:	bf00      	nop
    return;
 8004352:	e1da      	b.n	800470a <HAL_UART_IRQHandler+0x66e>
 8004354:	10000001 	.word	0x10000001
 8004358:	04000120 	.word	0x04000120
 800435c:	08005579 	.word	0x08005579

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004364:	2b01      	cmp	r3, #1
 8004366:	f040 8170 	bne.w	800464a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800436a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800436e:	f003 0310 	and.w	r3, r3, #16
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8169 	beq.w	800464a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800437c:	f003 0310 	and.w	r3, r3, #16
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8162 	beq.w	800464a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2210      	movs	r2, #16
 800438c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004398:	2b40      	cmp	r3, #64	@ 0x40
 800439a:	f040 80d8 	bne.w	800454e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80af 	beq.w	8004514 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043c0:	429a      	cmp	r2, r3
 80043c2:	f080 80a7 	bcs.w	8004514 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f040 8087 	bne.w	80044f2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80043f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	461a      	mov	r2, r3
 800440a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800440e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004412:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800441a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1da      	bne.n	80043e4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	3308      	adds	r3, #8
 8004434:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800443e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3308      	adds	r3, #8
 800444e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004452:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004456:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004458:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800445a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800445e:	e841 2300 	strex	r3, r2, [r1]
 8004462:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e1      	bne.n	800442e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3308      	adds	r3, #8
 8004470:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800447a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800447c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004480:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800448e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004490:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004494:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800449c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1e3      	bne.n	800446a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b8:	e853 3f00 	ldrex	r3, [r3]
 80044bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c0:	f023 0310 	bic.w	r3, r3, #16
 80044c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044da:	e841 2300 	strex	r3, r2, [r1]
 80044de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1e4      	bne.n	80044b0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fd f9f0 	bl	80018d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2202      	movs	r2, #2
 80044f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004504:	b29b      	uxth	r3, r3
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	b29b      	uxth	r3, r3
 800450a:	4619      	mov	r1, r3
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 f92f 	bl	8004770 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004512:	e0fc      	b.n	800470e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800451a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800451e:	429a      	cmp	r2, r3
 8004520:	f040 80f5 	bne.w	800470e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b20      	cmp	r3, #32
 8004534:	f040 80eb 	bne.w	800470e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004544:	4619      	mov	r1, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f912 	bl	8004770 <HAL_UARTEx_RxEventCallback>
      return;
 800454c:	e0df      	b.n	800470e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800455a:	b29b      	uxth	r3, r3
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 80d1 	beq.w	8004712 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004570:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 80cc 	beq.w	8004712 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004582:	e853 3f00 	ldrex	r3, [r3]
 8004586:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800458a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800458e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	461a      	mov	r2, r3
 8004598:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800459c:	647b      	str	r3, [r7, #68]	@ 0x44
 800459e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045a4:	e841 2300 	strex	r3, r2, [r1]
 80045a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1e4      	bne.n	800457a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3308      	adds	r3, #8
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	623b      	str	r3, [r7, #32]
   return(result);
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045c6:	f023 0301 	bic.w	r3, r3, #1
 80045ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3308      	adds	r3, #8
 80045d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80045da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e1      	bne.n	80045b0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	60fb      	str	r3, [r7, #12]
   return(result);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f023 0310 	bic.w	r3, r3, #16
 8004614:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004622:	61fb      	str	r3, [r7, #28]
 8004624:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	69b9      	ldr	r1, [r7, #24]
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	617b      	str	r3, [r7, #20]
   return(result);
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e4      	bne.n	8004600 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800463c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004640:	4619      	mov	r1, r3
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f894 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004648:	e063      	b.n	8004712 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800464a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800464e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00e      	beq.n	8004674 <HAL_UART_IRQHandler+0x5d8>
 8004656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800465a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d008      	beq.n	8004674 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800466a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 ffc4 	bl	80055fa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004672:	e051      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467c:	2b00      	cmp	r3, #0
 800467e:	d014      	beq.n	80046aa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004688:	2b00      	cmp	r3, #0
 800468a:	d105      	bne.n	8004698 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800468c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004690:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800469c:	2b00      	cmp	r3, #0
 800469e:	d03a      	beq.n	8004716 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
    }
    return;
 80046a8:	e035      	b.n	8004716 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d009      	beq.n	80046ca <HAL_UART_IRQHandler+0x62e>
 80046b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 ff6e 	bl	80055a4 <UART_EndTransmit_IT>
    return;
 80046c8:	e026      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80046ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d009      	beq.n	80046ea <HAL_UART_IRQHandler+0x64e>
 80046d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 ff9d 	bl	8005622 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046e8:	e016      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80046ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d010      	beq.n	8004718 <HAL_UART_IRQHandler+0x67c>
 80046f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	da0c      	bge.n	8004718 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 ff85 	bl	800560e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004704:	e008      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
      return;
 8004706:	bf00      	nop
 8004708:	e006      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
    return;
 800470a:	bf00      	nop
 800470c:	e004      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
      return;
 800470e:	bf00      	nop
 8004710:	e002      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
      return;
 8004712:	bf00      	nop
 8004714:	e000      	b.n	8004718 <HAL_UART_IRQHandler+0x67c>
    return;
 8004716:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004718:	37e8      	adds	r7, #232	@ 0xe8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop

08004720 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800478c:	b08c      	sub	sp, #48	@ 0x30
 800478e:	af00      	add	r7, sp, #0
 8004790:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	431a      	orrs	r2, r3
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	431a      	orrs	r2, r3
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	4baa      	ldr	r3, [pc, #680]	@ (8004a60 <UART_SetConfig+0x2d8>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	6812      	ldr	r2, [r2, #0]
 80047be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047c0:	430b      	orrs	r3, r1
 80047c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a9f      	ldr	r2, [pc, #636]	@ (8004a64 <UART_SetConfig+0x2dc>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d004      	beq.n	80047f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047f0:	4313      	orrs	r3, r2
 80047f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80047fe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	6812      	ldr	r2, [r2, #0]
 8004806:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004808:	430b      	orrs	r3, r1
 800480a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004812:	f023 010f 	bic.w	r1, r3, #15
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a90      	ldr	r2, [pc, #576]	@ (8004a68 <UART_SetConfig+0x2e0>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d125      	bne.n	8004878 <UART_SetConfig+0xf0>
 800482c:	4b8f      	ldr	r3, [pc, #572]	@ (8004a6c <UART_SetConfig+0x2e4>)
 800482e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	2b03      	cmp	r3, #3
 8004838:	d81a      	bhi.n	8004870 <UART_SetConfig+0xe8>
 800483a:	a201      	add	r2, pc, #4	@ (adr r2, 8004840 <UART_SetConfig+0xb8>)
 800483c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004840:	08004851 	.word	0x08004851
 8004844:	08004861 	.word	0x08004861
 8004848:	08004859 	.word	0x08004859
 800484c:	08004869 	.word	0x08004869
 8004850:	2301      	movs	r3, #1
 8004852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004856:	e116      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004858:	2302      	movs	r3, #2
 800485a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800485e:	e112      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004860:	2304      	movs	r3, #4
 8004862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004866:	e10e      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004868:	2308      	movs	r3, #8
 800486a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800486e:	e10a      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004870:	2310      	movs	r3, #16
 8004872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004876:	e106      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a7c      	ldr	r2, [pc, #496]	@ (8004a70 <UART_SetConfig+0x2e8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d138      	bne.n	80048f4 <UART_SetConfig+0x16c>
 8004882:	4b7a      	ldr	r3, [pc, #488]	@ (8004a6c <UART_SetConfig+0x2e4>)
 8004884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004888:	f003 030c 	and.w	r3, r3, #12
 800488c:	2b0c      	cmp	r3, #12
 800488e:	d82d      	bhi.n	80048ec <UART_SetConfig+0x164>
 8004890:	a201      	add	r2, pc, #4	@ (adr r2, 8004898 <UART_SetConfig+0x110>)
 8004892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004896:	bf00      	nop
 8004898:	080048cd 	.word	0x080048cd
 800489c:	080048ed 	.word	0x080048ed
 80048a0:	080048ed 	.word	0x080048ed
 80048a4:	080048ed 	.word	0x080048ed
 80048a8:	080048dd 	.word	0x080048dd
 80048ac:	080048ed 	.word	0x080048ed
 80048b0:	080048ed 	.word	0x080048ed
 80048b4:	080048ed 	.word	0x080048ed
 80048b8:	080048d5 	.word	0x080048d5
 80048bc:	080048ed 	.word	0x080048ed
 80048c0:	080048ed 	.word	0x080048ed
 80048c4:	080048ed 	.word	0x080048ed
 80048c8:	080048e5 	.word	0x080048e5
 80048cc:	2300      	movs	r3, #0
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048d2:	e0d8      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80048d4:	2302      	movs	r3, #2
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048da:	e0d4      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80048dc:	2304      	movs	r3, #4
 80048de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048e2:	e0d0      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80048e4:	2308      	movs	r3, #8
 80048e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ea:	e0cc      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80048ec:	2310      	movs	r3, #16
 80048ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048f2:	e0c8      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a5e      	ldr	r2, [pc, #376]	@ (8004a74 <UART_SetConfig+0x2ec>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d125      	bne.n	800494a <UART_SetConfig+0x1c2>
 80048fe:	4b5b      	ldr	r3, [pc, #364]	@ (8004a6c <UART_SetConfig+0x2e4>)
 8004900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004904:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004908:	2b30      	cmp	r3, #48	@ 0x30
 800490a:	d016      	beq.n	800493a <UART_SetConfig+0x1b2>
 800490c:	2b30      	cmp	r3, #48	@ 0x30
 800490e:	d818      	bhi.n	8004942 <UART_SetConfig+0x1ba>
 8004910:	2b20      	cmp	r3, #32
 8004912:	d00a      	beq.n	800492a <UART_SetConfig+0x1a2>
 8004914:	2b20      	cmp	r3, #32
 8004916:	d814      	bhi.n	8004942 <UART_SetConfig+0x1ba>
 8004918:	2b00      	cmp	r3, #0
 800491a:	d002      	beq.n	8004922 <UART_SetConfig+0x19a>
 800491c:	2b10      	cmp	r3, #16
 800491e:	d008      	beq.n	8004932 <UART_SetConfig+0x1aa>
 8004920:	e00f      	b.n	8004942 <UART_SetConfig+0x1ba>
 8004922:	2300      	movs	r3, #0
 8004924:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004928:	e0ad      	b.n	8004a86 <UART_SetConfig+0x2fe>
 800492a:	2302      	movs	r3, #2
 800492c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004930:	e0a9      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004932:	2304      	movs	r3, #4
 8004934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004938:	e0a5      	b.n	8004a86 <UART_SetConfig+0x2fe>
 800493a:	2308      	movs	r3, #8
 800493c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004940:	e0a1      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004942:	2310      	movs	r3, #16
 8004944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004948:	e09d      	b.n	8004a86 <UART_SetConfig+0x2fe>
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a4a      	ldr	r2, [pc, #296]	@ (8004a78 <UART_SetConfig+0x2f0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d125      	bne.n	80049a0 <UART_SetConfig+0x218>
 8004954:	4b45      	ldr	r3, [pc, #276]	@ (8004a6c <UART_SetConfig+0x2e4>)
 8004956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800495e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004960:	d016      	beq.n	8004990 <UART_SetConfig+0x208>
 8004962:	2bc0      	cmp	r3, #192	@ 0xc0
 8004964:	d818      	bhi.n	8004998 <UART_SetConfig+0x210>
 8004966:	2b80      	cmp	r3, #128	@ 0x80
 8004968:	d00a      	beq.n	8004980 <UART_SetConfig+0x1f8>
 800496a:	2b80      	cmp	r3, #128	@ 0x80
 800496c:	d814      	bhi.n	8004998 <UART_SetConfig+0x210>
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <UART_SetConfig+0x1f0>
 8004972:	2b40      	cmp	r3, #64	@ 0x40
 8004974:	d008      	beq.n	8004988 <UART_SetConfig+0x200>
 8004976:	e00f      	b.n	8004998 <UART_SetConfig+0x210>
 8004978:	2300      	movs	r3, #0
 800497a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800497e:	e082      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004980:	2302      	movs	r3, #2
 8004982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004986:	e07e      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004988:	2304      	movs	r3, #4
 800498a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800498e:	e07a      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004990:	2308      	movs	r3, #8
 8004992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004996:	e076      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004998:	2310      	movs	r3, #16
 800499a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800499e:	e072      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a35      	ldr	r2, [pc, #212]	@ (8004a7c <UART_SetConfig+0x2f4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d12a      	bne.n	8004a00 <UART_SetConfig+0x278>
 80049aa:	4b30      	ldr	r3, [pc, #192]	@ (8004a6c <UART_SetConfig+0x2e4>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b8:	d01a      	beq.n	80049f0 <UART_SetConfig+0x268>
 80049ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049be:	d81b      	bhi.n	80049f8 <UART_SetConfig+0x270>
 80049c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049c4:	d00c      	beq.n	80049e0 <UART_SetConfig+0x258>
 80049c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ca:	d815      	bhi.n	80049f8 <UART_SetConfig+0x270>
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <UART_SetConfig+0x250>
 80049d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d4:	d008      	beq.n	80049e8 <UART_SetConfig+0x260>
 80049d6:	e00f      	b.n	80049f8 <UART_SetConfig+0x270>
 80049d8:	2300      	movs	r3, #0
 80049da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049de:	e052      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80049e0:	2302      	movs	r3, #2
 80049e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049e6:	e04e      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80049e8:	2304      	movs	r3, #4
 80049ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ee:	e04a      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80049f0:	2308      	movs	r3, #8
 80049f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049f6:	e046      	b.n	8004a86 <UART_SetConfig+0x2fe>
 80049f8:	2310      	movs	r3, #16
 80049fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049fe:	e042      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a17      	ldr	r2, [pc, #92]	@ (8004a64 <UART_SetConfig+0x2dc>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d13a      	bne.n	8004a80 <UART_SetConfig+0x2f8>
 8004a0a:	4b18      	ldr	r3, [pc, #96]	@ (8004a6c <UART_SetConfig+0x2e4>)
 8004a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a18:	d01a      	beq.n	8004a50 <UART_SetConfig+0x2c8>
 8004a1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a1e:	d81b      	bhi.n	8004a58 <UART_SetConfig+0x2d0>
 8004a20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a24:	d00c      	beq.n	8004a40 <UART_SetConfig+0x2b8>
 8004a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a2a:	d815      	bhi.n	8004a58 <UART_SetConfig+0x2d0>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <UART_SetConfig+0x2b0>
 8004a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a34:	d008      	beq.n	8004a48 <UART_SetConfig+0x2c0>
 8004a36:	e00f      	b.n	8004a58 <UART_SetConfig+0x2d0>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3e:	e022      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a40:	2302      	movs	r3, #2
 8004a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a46:	e01e      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a48:	2304      	movs	r3, #4
 8004a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a4e:	e01a      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a50:	2308      	movs	r3, #8
 8004a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a56:	e016      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a58:	2310      	movs	r3, #16
 8004a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a5e:	e012      	b.n	8004a86 <UART_SetConfig+0x2fe>
 8004a60:	cfff69f3 	.word	0xcfff69f3
 8004a64:	40008000 	.word	0x40008000
 8004a68:	40013800 	.word	0x40013800
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	40004400 	.word	0x40004400
 8004a74:	40004800 	.word	0x40004800
 8004a78:	40004c00 	.word	0x40004c00
 8004a7c:	40005000 	.word	0x40005000
 8004a80:	2310      	movs	r3, #16
 8004a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4aae      	ldr	r2, [pc, #696]	@ (8004d44 <UART_SetConfig+0x5bc>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	f040 8097 	bne.w	8004bc0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d823      	bhi.n	8004ae2 <UART_SetConfig+0x35a>
 8004a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004aa0 <UART_SetConfig+0x318>)
 8004a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa0:	08004ac5 	.word	0x08004ac5
 8004aa4:	08004ae3 	.word	0x08004ae3
 8004aa8:	08004acd 	.word	0x08004acd
 8004aac:	08004ae3 	.word	0x08004ae3
 8004ab0:	08004ad3 	.word	0x08004ad3
 8004ab4:	08004ae3 	.word	0x08004ae3
 8004ab8:	08004ae3 	.word	0x08004ae3
 8004abc:	08004ae3 	.word	0x08004ae3
 8004ac0:	08004adb 	.word	0x08004adb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac4:	f7fe f962 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004ac8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004aca:	e010      	b.n	8004aee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004acc:	4b9e      	ldr	r3, [pc, #632]	@ (8004d48 <UART_SetConfig+0x5c0>)
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ad0:	e00d      	b.n	8004aee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ad2:	f7fe f8c3 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8004ad6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ad8:	e009      	b.n	8004aee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ada:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ade:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ae0:	e005      	b.n	8004aee <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004aec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8130 	beq.w	8004d56 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	4a94      	ldr	r2, [pc, #592]	@ (8004d4c <UART_SetConfig+0x5c4>)
 8004afc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b00:	461a      	mov	r2, r3
 8004b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b04:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	4413      	add	r3, r2
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d305      	bcc.n	8004b26 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d903      	bls.n	8004b2e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004b2c:	e113      	b.n	8004d56 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	2200      	movs	r2, #0
 8004b32:	60bb      	str	r3, [r7, #8]
 8004b34:	60fa      	str	r2, [r7, #12]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	4a84      	ldr	r2, [pc, #528]	@ (8004d4c <UART_SetConfig+0x5c4>)
 8004b3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	2200      	movs	r2, #0
 8004b44:	603b      	str	r3, [r7, #0]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b50:	f7fb fb54 	bl	80001fc <__aeabi_uldivmod>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4610      	mov	r0, r2
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	020b      	lsls	r3, r1, #8
 8004b66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b6a:	0202      	lsls	r2, r0, #8
 8004b6c:	6979      	ldr	r1, [r7, #20]
 8004b6e:	6849      	ldr	r1, [r1, #4]
 8004b70:	0849      	lsrs	r1, r1, #1
 8004b72:	2000      	movs	r0, #0
 8004b74:	460c      	mov	r4, r1
 8004b76:	4605      	mov	r5, r0
 8004b78:	eb12 0804 	adds.w	r8, r2, r4
 8004b7c:	eb43 0905 	adc.w	r9, r3, r5
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	469a      	mov	sl, r3
 8004b88:	4693      	mov	fp, r2
 8004b8a:	4652      	mov	r2, sl
 8004b8c:	465b      	mov	r3, fp
 8004b8e:	4640      	mov	r0, r8
 8004b90:	4649      	mov	r1, r9
 8004b92:	f7fb fb33 	bl	80001fc <__aeabi_uldivmod>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ba4:	d308      	bcc.n	8004bb8 <UART_SetConfig+0x430>
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bac:	d204      	bcs.n	8004bb8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6a3a      	ldr	r2, [r7, #32]
 8004bb4:	60da      	str	r2, [r3, #12]
 8004bb6:	e0ce      	b.n	8004d56 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004bbe:	e0ca      	b.n	8004d56 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc8:	d166      	bne.n	8004c98 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004bca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d827      	bhi.n	8004c22 <UART_SetConfig+0x49a>
 8004bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd8 <UART_SetConfig+0x450>)
 8004bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd8:	08004bfd 	.word	0x08004bfd
 8004bdc:	08004c05 	.word	0x08004c05
 8004be0:	08004c0d 	.word	0x08004c0d
 8004be4:	08004c23 	.word	0x08004c23
 8004be8:	08004c13 	.word	0x08004c13
 8004bec:	08004c23 	.word	0x08004c23
 8004bf0:	08004c23 	.word	0x08004c23
 8004bf4:	08004c23 	.word	0x08004c23
 8004bf8:	08004c1b 	.word	0x08004c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bfc:	f7fe f8c6 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004c00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c02:	e014      	b.n	8004c2e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c04:	f7fe f8d8 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004c08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c0a:	e010      	b.n	8004c2e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c0c:	4b4e      	ldr	r3, [pc, #312]	@ (8004d48 <UART_SetConfig+0x5c0>)
 8004c0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c10:	e00d      	b.n	8004c2e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c12:	f7fe f823 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8004c16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c18:	e009      	b.n	8004c2e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c20:	e005      	b.n	8004c2e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8090 	beq.w	8004d56 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3a:	4a44      	ldr	r2, [pc, #272]	@ (8004d4c <UART_SetConfig+0x5c4>)
 8004c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c40:	461a      	mov	r2, r3
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c48:	005a      	lsls	r2, r3, #1
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	085b      	lsrs	r3, r3, #1
 8004c50:	441a      	add	r2, r3
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c5c:	6a3b      	ldr	r3, [r7, #32]
 8004c5e:	2b0f      	cmp	r3, #15
 8004c60:	d916      	bls.n	8004c90 <UART_SetConfig+0x508>
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c68:	d212      	bcs.n	8004c90 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c6a:	6a3b      	ldr	r3, [r7, #32]
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	f023 030f 	bic.w	r3, r3, #15
 8004c72:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c74:	6a3b      	ldr	r3, [r7, #32]
 8004c76:	085b      	lsrs	r3, r3, #1
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	8bfb      	ldrh	r3, [r7, #30]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	8bfa      	ldrh	r2, [r7, #30]
 8004c8c:	60da      	str	r2, [r3, #12]
 8004c8e:	e062      	b.n	8004d56 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c96:	e05e      	b.n	8004d56 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	d828      	bhi.n	8004cf2 <UART_SetConfig+0x56a>
 8004ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca8 <UART_SetConfig+0x520>)
 8004ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca6:	bf00      	nop
 8004ca8:	08004ccd 	.word	0x08004ccd
 8004cac:	08004cd5 	.word	0x08004cd5
 8004cb0:	08004cdd 	.word	0x08004cdd
 8004cb4:	08004cf3 	.word	0x08004cf3
 8004cb8:	08004ce3 	.word	0x08004ce3
 8004cbc:	08004cf3 	.word	0x08004cf3
 8004cc0:	08004cf3 	.word	0x08004cf3
 8004cc4:	08004cf3 	.word	0x08004cf3
 8004cc8:	08004ceb 	.word	0x08004ceb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ccc:	f7fe f85e 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004cd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cd2:	e014      	b.n	8004cfe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cd4:	f7fe f870 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004cd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cda:	e010      	b.n	8004cfe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d48 <UART_SetConfig+0x5c0>)
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ce0:	e00d      	b.n	8004cfe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ce2:	f7fd ffbb 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8004ce6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ce8:	e009      	b.n	8004cfe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004cf0:	e005      	b.n	8004cfe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004cfc:	bf00      	nop
    }

    if (pclk != 0U)
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d028      	beq.n	8004d56 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	4a10      	ldr	r2, [pc, #64]	@ (8004d4c <UART_SetConfig+0x5c4>)
 8004d0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d12:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	085b      	lsrs	r3, r3, #1
 8004d1c:	441a      	add	r2, r3
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d26:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	2b0f      	cmp	r3, #15
 8004d2c:	d910      	bls.n	8004d50 <UART_SetConfig+0x5c8>
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d34:	d20c      	bcs.n	8004d50 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	60da      	str	r2, [r3, #12]
 8004d40:	e009      	b.n	8004d56 <UART_SetConfig+0x5ce>
 8004d42:	bf00      	nop
 8004d44:	40008000 	.word	0x40008000
 8004d48:	00f42400 	.word	0x00f42400
 8004d4c:	080058f4 	.word	0x080058f4
      }
      else
      {
        ret = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004d72:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3730      	adds	r7, #48	@ 0x30
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004d80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00a      	beq.n	8004daa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e14:	f003 0310 	and.w	r3, r3, #16
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d01a      	beq.n	8004e96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7e:	d10a      	bne.n	8004e96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	605a      	str	r2, [r3, #4]
  }
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b098      	sub	sp, #96	@ 0x60
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ed4:	f7fc f92a 	bl	800112c <HAL_GetTick>
 8004ed8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0308 	and.w	r3, r3, #8
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d12f      	bne.n	8004f48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ee8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f88e 	bl	8005018 <UART_WaitOnFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d022      	beq.n	8004f48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f20:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f28:	e841 2300 	strex	r3, r2, [r1]
 8004f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1e6      	bne.n	8004f02 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e063      	b.n	8005010 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d149      	bne.n	8004fea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f857 	bl	8005018 <UART_WaitOnFlagUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d03c      	beq.n	8004fea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f78:	e853 3f00 	ldrex	r3, [r3]
 8004f7c:	623b      	str	r3, [r7, #32]
   return(result);
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1e6      	bne.n	8004f70 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3308      	adds	r3, #8
 8004fa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	e853 3f00 	ldrex	r3, [r3]
 8004fb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f023 0301 	bic.w	r3, r3, #1
 8004fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3308      	adds	r3, #8
 8004fc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fc2:	61fa      	str	r2, [r7, #28]
 8004fc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc6:	69b9      	ldr	r1, [r7, #24]
 8004fc8:	69fa      	ldr	r2, [r7, #28]
 8004fca:	e841 2300 	strex	r3, r2, [r1]
 8004fce:	617b      	str	r3, [r7, #20]
   return(result);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1e5      	bne.n	8004fa2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2220      	movs	r2, #32
 8004fda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e012      	b.n	8005010 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3758      	adds	r7, #88	@ 0x58
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005028:	e04f      	b.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005030:	d04b      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005032:	f7fc f87b 	bl	800112c <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	429a      	cmp	r2, r3
 8005040:	d302      	bcc.n	8005048 <UART_WaitOnFlagUntilTimeout+0x30>
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e04e      	b.n	80050ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	d037      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b80      	cmp	r3, #128	@ 0x80
 800505e:	d034      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b40      	cmp	r3, #64	@ 0x40
 8005064:	d031      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	f003 0308 	and.w	r3, r3, #8
 8005070:	2b08      	cmp	r3, #8
 8005072:	d110      	bne.n	8005096 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2208      	movs	r2, #8
 800507a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 f920 	bl	80052c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2208      	movs	r2, #8
 8005086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e029      	b.n	80050ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	69db      	ldr	r3, [r3, #28]
 800509c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a4:	d111      	bne.n	80050ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 f906 	bl	80052c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e00f      	b.n	80050ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69da      	ldr	r2, [r3, #28]
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4013      	ands	r3, r2
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	bf0c      	ite	eq
 80050da:	2301      	moveq	r3, #1
 80050dc:	2300      	movne	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	461a      	mov	r2, r3
 80050e2:	79fb      	ldrb	r3, [r7, #7]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d0a0      	beq.n	800502a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b096      	sub	sp, #88	@ 0x58
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	4613      	mov	r3, r2
 8005100:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	88fa      	ldrh	r2, [r7, #6]
 800510c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2222      	movs	r2, #34	@ 0x22
 800511c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005126:	2b00      	cmp	r3, #0
 8005128:	d02d      	beq.n	8005186 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005130:	4a40      	ldr	r2, [pc, #256]	@ (8005234 <UART_Start_Receive_DMA+0x140>)
 8005132:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800513a:	4a3f      	ldr	r2, [pc, #252]	@ (8005238 <UART_Start_Receive_DMA+0x144>)
 800513c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005144:	4a3d      	ldr	r2, [pc, #244]	@ (800523c <UART_Start_Receive_DMA+0x148>)
 8005146:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800514e:	2200      	movs	r2, #0
 8005150:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	3324      	adds	r3, #36	@ 0x24
 800515e:	4619      	mov	r1, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005164:	461a      	mov	r2, r3
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	f7fc fb38 	bl	80017dc <HAL_DMA_Start_IT>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d009      	beq.n	8005186 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2210      	movs	r2, #16
 8005176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2220      	movs	r2, #32
 800517e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e051      	b.n	800522a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d018      	beq.n	80051c0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005196:	e853 3f00 	ldrex	r3, [r3]
 800519a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	461a      	mov	r2, r3
 80051aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051ae:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80051b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051b4:	e841 2300 	strex	r3, r2, [r1]
 80051b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80051ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e6      	bne.n	800518e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3308      	adds	r3, #8
 80051c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ca:	e853 3f00 	ldrex	r3, [r3]
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3308      	adds	r3, #8
 80051de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051e0:	637a      	str	r2, [r7, #52]	@ 0x34
 80051e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80051e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80051e8:	e841 2300 	strex	r3, r2, [r1]
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80051ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e5      	bne.n	80051c0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3308      	adds	r3, #8
 80051fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	613b      	str	r3, [r7, #16]
   return(result);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800520a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3308      	adds	r3, #8
 8005212:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005214:	623a      	str	r2, [r7, #32]
 8005216:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005218:	69f9      	ldr	r1, [r7, #28]
 800521a:	6a3a      	ldr	r2, [r7, #32]
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	61bb      	str	r3, [r7, #24]
   return(result);
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e5      	bne.n	80051f4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3758      	adds	r7, #88	@ 0x58
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	0800538f 	.word	0x0800538f
 8005238:	080054bb 	.word	0x080054bb
 800523c:	080054f9 	.word	0x080054f9

08005240 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005240:	b480      	push	{r7}
 8005242:	b08f      	sub	sp, #60	@ 0x3c
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	61fb      	str	r3, [r7, #28]
   return(result);
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800525c:	637b      	str	r3, [r7, #52]	@ 0x34
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005266:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005268:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800526c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e6      	bne.n	8005248 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3308      	adds	r3, #8
 8005280:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	e853 3f00 	ldrex	r3, [r3]
 8005288:	60bb      	str	r3, [r7, #8]
   return(result);
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005290:	633b      	str	r3, [r7, #48]	@ 0x30
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3308      	adds	r3, #8
 8005298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800529a:	61ba      	str	r2, [r7, #24]
 800529c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	6979      	ldr	r1, [r7, #20]
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	613b      	str	r3, [r7, #16]
   return(result);
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e5      	bne.n	800527a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80052b6:	bf00      	nop
 80052b8:	373c      	adds	r7, #60	@ 0x3c
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b095      	sub	sp, #84	@ 0x54
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d2:	e853 3f00 	ldrex	r3, [r3]
 80052d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	461a      	mov	r2, r3
 80052e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80052ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052f0:	e841 2300 	strex	r3, r2, [r1]
 80052f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1e6      	bne.n	80052ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3308      	adds	r3, #8
 8005302:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	e853 3f00 	ldrex	r3, [r3]
 800530a:	61fb      	str	r3, [r7, #28]
   return(result);
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005312:	f023 0301 	bic.w	r3, r3, #1
 8005316:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3308      	adds	r3, #8
 800531e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005320:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005322:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005328:	e841 2300 	strex	r3, r2, [r1]
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800532e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e3      	bne.n	80052fc <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005338:	2b01      	cmp	r3, #1
 800533a:	d118      	bne.n	800536e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	60bb      	str	r3, [r7, #8]
   return(result);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f023 0310 	bic.w	r3, r3, #16
 8005350:	647b      	str	r3, [r7, #68]	@ 0x44
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535e:	6979      	ldr	r1, [r7, #20]
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	e841 2300 	strex	r3, r2, [r1]
 8005366:	613b      	str	r3, [r7, #16]
   return(result);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1e6      	bne.n	800533c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2220      	movs	r2, #32
 8005372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005382:	bf00      	nop
 8005384:	3754      	adds	r7, #84	@ 0x54
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b09c      	sub	sp, #112	@ 0x70
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d171      	bne.n	800548e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80053aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	461a      	mov	r2, r3
 80053ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053d2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053d8:	e841 2300 	strex	r3, r2, [r1]
 80053dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1e6      	bne.n	80053b2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3308      	adds	r3, #8
 80053ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f6:	f023 0301 	bic.w	r3, r3, #1
 80053fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80053fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3308      	adds	r3, #8
 8005402:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005404:	647a      	str	r2, [r7, #68]	@ 0x44
 8005406:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005408:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800540a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800540c:	e841 2300 	strex	r3, r2, [r1]
 8005410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1e5      	bne.n	80053e4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3308      	adds	r3, #8
 800541e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005422:	e853 3f00 	ldrex	r3, [r3]
 8005426:	623b      	str	r3, [r7, #32]
   return(result);
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800542e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3308      	adds	r3, #8
 8005436:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005438:	633a      	str	r2, [r7, #48]	@ 0x30
 800543a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800543e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005440:	e841 2300 	strex	r3, r2, [r1]
 8005444:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e5      	bne.n	8005418 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800544c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800544e:	2220      	movs	r2, #32
 8005450:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005458:	2b01      	cmp	r3, #1
 800545a:	d118      	bne.n	800548e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800545c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	60fb      	str	r3, [r7, #12]
   return(result);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f023 0310 	bic.w	r3, r3, #16
 8005470:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	461a      	mov	r2, r3
 8005478:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800547a:	61fb      	str	r3, [r7, #28]
 800547c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	69b9      	ldr	r1, [r7, #24]
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	617b      	str	r3, [r7, #20]
   return(result);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e6      	bne.n	800545c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800548e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005490:	2200      	movs	r2, #0
 8005492:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d107      	bne.n	80054ac <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800549c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800549e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054a2:	4619      	mov	r1, r3
 80054a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054a6:	f7ff f963 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054aa:	e002      	b.n	80054b2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80054ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054ae:	f7ff f941 	bl	8004734 <HAL_UART_RxCpltCallback>
}
 80054b2:	bf00      	nop
 80054b4:	3770      	adds	r7, #112	@ 0x70
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b084      	sub	sp, #16
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2201      	movs	r2, #1
 80054cc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d109      	bne.n	80054ea <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054dc:	085b      	lsrs	r3, r3, #1
 80054de:	b29b      	uxth	r3, r3
 80054e0:	4619      	mov	r1, r3
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7ff f944 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054e8:	e002      	b.n	80054f0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f7ff f92c 	bl	8004748 <HAL_UART_RxHalfCpltCallback>
}
 80054f0:	bf00      	nop
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005514:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005520:	2b80      	cmp	r3, #128	@ 0x80
 8005522:	d109      	bne.n	8005538 <UART_DMAError+0x40>
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b21      	cmp	r3, #33	@ 0x21
 8005528:	d106      	bne.n	8005538 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2200      	movs	r2, #0
 800552e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005532:	6978      	ldr	r0, [r7, #20]
 8005534:	f7ff fe84 	bl	8005240 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005542:	2b40      	cmp	r3, #64	@ 0x40
 8005544:	d109      	bne.n	800555a <UART_DMAError+0x62>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b22      	cmp	r3, #34	@ 0x22
 800554a:	d106      	bne.n	800555a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2200      	movs	r2, #0
 8005550:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005554:	6978      	ldr	r0, [r7, #20]
 8005556:	f7ff feb4 	bl	80052c2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005560:	f043 0210 	orr.w	r2, r3, #16
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800556a:	6978      	ldr	r0, [r7, #20]
 800556c:	f7ff f8f6 	bl	800475c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005570:	bf00      	nop
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f7ff f8e0 	bl	800475c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800559c:	bf00      	nop
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b088      	sub	sp, #32
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055c0:	61fb      	str	r3, [r7, #28]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	461a      	mov	r2, r3
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	61bb      	str	r3, [r7, #24]
 80055cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	6979      	ldr	r1, [r7, #20]
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	e841 2300 	strex	r3, r2, [r1]
 80055d6:	613b      	str	r3, [r7, #16]
   return(result);
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1e6      	bne.n	80055ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff f897 	bl	8004720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055f2:	bf00      	nop
 80055f4:	3720      	adds	r7, #32
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b083      	sub	sp, #12
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005602:	bf00      	nop
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800560e:	b480      	push	{r7}
 8005610:	b083      	sub	sp, #12
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005622:	b480      	push	{r7}
 8005624:	b083      	sub	sp, #12
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005636:	b480      	push	{r7}
 8005638:	b085      	sub	sp, #20
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_UARTEx_DisableFifoMode+0x16>
 8005648:	2302      	movs	r3, #2
 800564a:	e027      	b.n	800569c <HAL_UARTEx_DisableFifoMode+0x66>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2224      	movs	r2, #36	@ 0x24
 8005658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0201 	bic.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800567a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	3714      	adds	r7, #20
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80056bc:	2302      	movs	r3, #2
 80056be:	e02d      	b.n	800571c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2224      	movs	r2, #36	@ 0x24
 80056cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0201 	bic.w	r2, r2, #1
 80056e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	430a      	orrs	r2, r1
 80056fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 f84f 	bl	80057a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005738:	2302      	movs	r3, #2
 800573a:	e02d      	b.n	8005798 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2224      	movs	r2, #36	@ 0x24
 8005748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 0201 	bic.w	r2, r2, #1
 8005762:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f811 	bl	80057a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d108      	bne.n	80057c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80057c0:	e031      	b.n	8005826 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80057c2:	2308      	movs	r3, #8
 80057c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80057c6:	2308      	movs	r3, #8
 80057c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	0e5b      	lsrs	r3, r3, #25
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	0f5b      	lsrs	r3, r3, #29
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80057ea:	7bbb      	ldrb	r3, [r7, #14]
 80057ec:	7b3a      	ldrb	r2, [r7, #12]
 80057ee:	4911      	ldr	r1, [pc, #68]	@ (8005834 <UARTEx_SetNbDataToProcess+0x94>)
 80057f0:	5c8a      	ldrb	r2, [r1, r2]
 80057f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80057f6:	7b3a      	ldrb	r2, [r7, #12]
 80057f8:	490f      	ldr	r1, [pc, #60]	@ (8005838 <UARTEx_SetNbDataToProcess+0x98>)
 80057fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80057fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005800:	b29a      	uxth	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005808:	7bfb      	ldrb	r3, [r7, #15]
 800580a:	7b7a      	ldrb	r2, [r7, #13]
 800580c:	4909      	ldr	r1, [pc, #36]	@ (8005834 <UARTEx_SetNbDataToProcess+0x94>)
 800580e:	5c8a      	ldrb	r2, [r1, r2]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005814:	7b7a      	ldrb	r2, [r7, #13]
 8005816:	4908      	ldr	r1, [pc, #32]	@ (8005838 <UARTEx_SetNbDataToProcess+0x98>)
 8005818:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800581a:	fb93 f3f2 	sdiv	r3, r3, r2
 800581e:	b29a      	uxth	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005826:	bf00      	nop
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	0800590c 	.word	0x0800590c
 8005838:	08005914 	.word	0x08005914

0800583c <memset>:
 800583c:	4402      	add	r2, r0
 800583e:	4603      	mov	r3, r0
 8005840:	4293      	cmp	r3, r2
 8005842:	d100      	bne.n	8005846 <memset+0xa>
 8005844:	4770      	bx	lr
 8005846:	f803 1b01 	strb.w	r1, [r3], #1
 800584a:	e7f9      	b.n	8005840 <memset+0x4>

0800584c <__libc_init_array>:
 800584c:	b570      	push	{r4, r5, r6, lr}
 800584e:	4d0d      	ldr	r5, [pc, #52]	@ (8005884 <__libc_init_array+0x38>)
 8005850:	4c0d      	ldr	r4, [pc, #52]	@ (8005888 <__libc_init_array+0x3c>)
 8005852:	1b64      	subs	r4, r4, r5
 8005854:	10a4      	asrs	r4, r4, #2
 8005856:	2600      	movs	r6, #0
 8005858:	42a6      	cmp	r6, r4
 800585a:	d109      	bne.n	8005870 <__libc_init_array+0x24>
 800585c:	4d0b      	ldr	r5, [pc, #44]	@ (800588c <__libc_init_array+0x40>)
 800585e:	4c0c      	ldr	r4, [pc, #48]	@ (8005890 <__libc_init_array+0x44>)
 8005860:	f000 f818 	bl	8005894 <_init>
 8005864:	1b64      	subs	r4, r4, r5
 8005866:	10a4      	asrs	r4, r4, #2
 8005868:	2600      	movs	r6, #0
 800586a:	42a6      	cmp	r6, r4
 800586c:	d105      	bne.n	800587a <__libc_init_array+0x2e>
 800586e:	bd70      	pop	{r4, r5, r6, pc}
 8005870:	f855 3b04 	ldr.w	r3, [r5], #4
 8005874:	4798      	blx	r3
 8005876:	3601      	adds	r6, #1
 8005878:	e7ee      	b.n	8005858 <__libc_init_array+0xc>
 800587a:	f855 3b04 	ldr.w	r3, [r5], #4
 800587e:	4798      	blx	r3
 8005880:	3601      	adds	r6, #1
 8005882:	e7f2      	b.n	800586a <__libc_init_array+0x1e>
 8005884:	08005924 	.word	0x08005924
 8005888:	08005924 	.word	0x08005924
 800588c:	08005924 	.word	0x08005924
 8005890:	08005928 	.word	0x08005928

08005894 <_init>:
 8005894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005896:	bf00      	nop
 8005898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800589a:	bc08      	pop	{r3}
 800589c:	469e      	mov	lr, r3
 800589e:	4770      	bx	lr

080058a0 <_fini>:
 80058a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058a2:	bf00      	nop
 80058a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058a6:	bc08      	pop	{r3}
 80058a8:	469e      	mov	lr, r3
 80058aa:	4770      	bx	lr
