{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718138122005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718138122011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:35:21 2024 " "Processing started: Tue Jun 11 17:35:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718138122011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138122011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138122011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718138122753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718138122753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regaautomatica.v 1 1 " "Using design file regaautomatica.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegaAutomatica " "Found entity 1: RegaAutomatica" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regaautomatica.v(56) " "Verilog HDL Instantiation warning at regaautomatica.v(56): instance has no name" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138132091 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regaautomatica.v(62) " "Verilog HDL Instantiation warning at regaautomatica.v(62): instance has no name" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138132091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegaAutomatica " "Elaborating entity \"RegaAutomatica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718138132091 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(59) " "Verilog HDL warning at regaautomatica.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132102 "|RegaAutomatica"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(60) " "Verilog HDL warning at regaautomatica.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132102 "|RegaAutomatica"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(61) " "Verilog HDL warning at regaautomatica.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132102 "|RegaAutomatica"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Al al nivelerro.v(6) " "Verilog HDL Declaration information at nivelerro.v(6): object \"Al\" differs only in case from object \"al\" in the same scope" {  } { { "nivelerro.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/nivelerro.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718138132407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nivelerro.v 1 1 " "Using design file nivelerro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NivelErro " "Found entity 1: NivelErro" {  } { { "nivelerro.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/nivelerro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NivelErro NivelErro:NvE1 " "Elaborating entity \"NivelErro\" for hierarchy \"NivelErro:NvE1\"" {  } { { "regaautomatica.v" "NvE1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irrigacao.v 1 1 " "Using design file irrigacao.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire_nh irrigacao.v(18) " "Verilog HDL Implicit Net warning at irrigacao.v(18): created implicit net for \"Wire_nh\"" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H irrigacao.v(18) " "Verilog HDL Implicit Net warning at irrigacao.v(18): created implicit net for \"H\"" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irrigacao Irrigacao:Irr1 " "Elaborating entity \"Irrigacao\" for hierarchy \"Irrigacao:Irr1\"" {  } { { "regaautomatica.v" "Irr1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mostrador7.v 1 1 " "Using design file mostrador7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mostrador7 " "Found entity 1: Mostrador7" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire_NBs_Vs mostrador7.v(36) " "Verilog HDL Implicit Net warning at mostrador7.v(36): created implicit net for \"Wire_NBs_Vs\"" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire_NVs_Bs mostrador7.v(37) " "Verilog HDL Implicit Net warning at mostrador7.v(37): created implicit net for \"Wire_NVs_Bs\"" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mostrador7 Mostrador7:Most1 " "Elaborating entity \"Mostrador7\" for hierarchy \"Mostrador7:Most1\"" {  } { { "regaautomatica.v" "Most1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132650 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mostrador7.v(21) " "Verilog HDL warning at mostrador7.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132651 "|RegaAutomatica|Mostrador7:Most1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mostrador7.v(22) " "Verilog HDL warning at mostrador7.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132651 "|RegaAutomatica|Mostrador7:Most1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mostrador7.v(23) " "Verilog HDL warning at mostrador7.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132651 "|RegaAutomatica|Mostrador7:Most1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mostrador7.v(24) " "Verilog HDL warning at mostrador7.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132651 "|RegaAutomatica|Mostrador7:Most1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mostrador7.v(25) " "Verilog HDL warning at mostrador7.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "mostrador7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138132651 "|RegaAutomatica|Mostrador7:Most1"}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "divisorclock.v(21) " "Verilog HDL Module Instantiation warning at divisorclock.v(21): ignored dangling comma in List of Port Connections" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138132839 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "divisorclock.v(28) " "Verilog HDL Module Instantiation warning at divisorclock.v(28): ignored dangling comma in List of Port Connections" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138132840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisorclock.v 1 1 " "Using design file divisorclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:Div1 " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:Div1\"" {  } { { "regaautomatica.v" "Div1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132841 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_matriz divisorclock.v(6) " "Output port \"clock_matriz\" at divisorclock.v(6) has no driver" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138132842 "|RegaAutomatica|DivisorClock:Div1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_display divisorclock.v(7) " "Output port \"clock_display\" at divisorclock.v(7) has no driver" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138132842 "|RegaAutomatica|DivisorClock:Div1"}
{ "Warning" "WSGN_SEARCH_FILE" "fft.v 1 1 " "Using design file fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138132973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138132973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:Div1\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:Div1\|fft:div_2\"" {  } { { "divisorclock.v" "div_2" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138132974 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matriz_7x5.v(30) " "Verilog HDL Module Instantiation warning at matriz_7x5.v(30): ignored dangling comma in List of Port Connections" {  } { { "matriz_7x5.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138133154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matriz_7x5.v 1 1 " "Using design file matriz_7x5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz_7x5 " "Found entity 1: Matriz_7x5" {  } { { "matriz_7x5.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matriz_7x5 Matriz_7x5:Mtrx1 " "Elaborating entity \"Matriz_7x5\" for hierarchy \"Matriz_7x5:Mtrx1\"" {  } { { "regaautomatica.v" "Mtrx1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x7.v 1 1 " "Using design file demux_1x7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1x7 " "Found entity 1: demux_1x7" {  } { { "demux_1x7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/demux_1x7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x7 Matriz_7x5:Mtrx1\|demux_1x7:Linhas7 " "Elaborating entity \"demux_1x7\" for hierarchy \"Matriz_7x5:Mtrx1\|demux_1x7:Linhas7\"" {  } { { "matriz_7x5.v" "Linhas7" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133310 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Out0 demux_1x7.v(7) " "Output port \"Out0\" at demux_1x7.v(7) has no driver" {  } { { "demux_1x7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/demux_1x7.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138133310 "|RegaAutomatica|Matriz_7x5:Mtrx1|demux_1x7:Linhas7"}
{ "Warning" "WSGN_SEARCH_FILE" "decod_colunas.v 1 1 " "Using design file decod_colunas.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Colunas " "Found entity 1: decod_Colunas" {  } { { "decod_colunas.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decod_colunas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Colunas Matriz_7x5:Mtrx1\|decod_Colunas:Colunas5 " "Elaborating entity \"decod_Colunas\" for hierarchy \"Matriz_7x5:Mtrx1\|decod_Colunas:Colunas5\"" {  } { { "matriz_7x5.v" "Colunas5" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cont_dec.v 1 1 " "Using design file cont_dec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cont_dec " "Found entity 1: cont_dec" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(28) " "Verilog HDL Instantiation warning at cont_dec.v(28): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138133599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(29) " "Verilog HDL Instantiation warning at cont_dec.v(29): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138133599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(30) " "Verilog HDL Instantiation warning at cont_dec.v(30): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138133599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(31) " "Verilog HDL Instantiation warning at cont_dec.v(31): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138133599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_dec cont_dec:comb_3 " "Elaborating entity \"cont_dec\" for hierarchy \"cont_dec:comb_3\"" {  } { { "regaautomatica.v" "comb_3" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflopjk.v 1 1 " "Using design file flipflopjk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopjk.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/flipflopjk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopJK cont_dec:comb_3\|flipflopJK:comb_12 " "Elaborating entity \"flipflopJK\" for hierarchy \"cont_dec:comb_3\|flipflopJK:comb_12\"" {  } { { "cont_dec.v" "comb_12" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.v 1 1 " "Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138133811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138133811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:comb_7 " "Elaborating entity \"decode\" for hierarchy \"decode:comb_7\"" {  } { { "regaautomatica.v" "comb_7" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138133812 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode.v(64) " "Verilog HDL warning at decode.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "decode.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138133812 "|RegaAutomatica|decode:comb_7"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_D1 SEG_D1 " "Net \"SEG_D1\", which fans out to \"SEG_D1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEG_D1 " "Net is fed by \"Mostrador7:Most1\|SEG_D1\"" {  } { { "mostrador7.v" "SEG_D1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_D1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_D2 SEG_D2 " "Net \"SEG_D2\", which fans out to \"SEG_D2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEG_D2 " "Net is fed by \"Mostrador7:Most1\|SEG_D2\"" {  } { { "mostrador7.v" "SEG_D2" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_D2" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_D3 SEG_D3 " "Net \"SEG_D3\", which fans out to \"SEG_D3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEG_D3 " "Net is fed by \"Mostrador7:Most1\|SEG_D3\"" {  } { { "mostrador7.v" "SEG_D3" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_D3" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_A SEG_A " "Net \"SEG_A\", which fans out to \"SEG_A\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index0 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index0\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index0" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_A " "Net is fed by \"decode:comb_7\|SEG_A\"" {  } { { "decode.v" "SEG_A" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_A" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_B SEG_B " "Net \"SEG_B\", which fans out to \"SEG_B\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index1 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index1\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_B " "Net is fed by \"decode:comb_7\|SEG_B\"" {  } { { "decode.v" "SEG_B" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_B" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_C SEG_C " "Net \"SEG_C\", which fans out to \"SEG_C\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index2 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index2\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index2" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_C " "Net is fed by \"decode:comb_7\|SEG_C\"" {  } { { "decode.v" "SEG_C" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_C" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_D SEG_D " "Net \"SEG_D\", which fans out to \"SEG_D\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index3 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index3\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index3" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_D " "Net is fed by \"decode:comb_7\|SEG_D\"" {  } { { "decode.v" "SEG_D" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_D" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_E SEG_E " "Net \"SEG_E\", which fans out to \"SEG_E\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index4 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index4\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index4" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_E " "Net is fed by \"decode:comb_7\|SEG_E\"" {  } { { "decode.v" "SEG_E" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_E" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_F SEG_F " "Net \"SEG_F\", which fans out to \"SEG_F\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index5 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index5\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index5" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_F " "Net is fed by \"decode:comb_7\|SEG_F\"" {  } { { "decode.v" "SEG_F" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_F" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_G SEG_G " "Net \"SEG_G\", which fans out to \"SEG_G\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEGs_port_expr0_index6 " "Net is fed by \"Mostrador7:Most1\|SEGs_port_expr0_index6\"" {  } { { "mostrador7.v" "SEGs_port_expr0_index6" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_G " "Net is fed by \"decode:comb_7\|SEG_G\"" {  } { { "decode.v" "SEG_G" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138133999 ""}  } { { "regaautomatica.v" "SEG_G" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138133999 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEG_P SEG_P " "Net \"SEG_P\", which fans out to \"SEG_P\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mostrador7:Most1\|SEG_P " "Net is fed by \"Mostrador7:Most1\|SEG_P\"" {  } { { "mostrador7.v" "SEG_P" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/mostrador7.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138134000 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "decode:comb_7\|SEG_P " "Net is fed by \"decode:comb_7\|SEG_P\"" {  } { { "decode.v" "SEG_P" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138134000 ""}  } { { "regaautomatica.v" "SEG_P" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1718138134000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718138134005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Rega-Automatica/V2/RegaAutomatica.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Rega-Automatica/V2/RegaAutomatica.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138134040 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718138134058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 11 17:35:34 2024 " "Processing ended: Tue Jun 11 17:35:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718138134058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718138134058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718138134058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138134058 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 35 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 35 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138134675 ""}
