INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
