// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv1DMac_new416_HH_
#define _Conv1DMac_new416_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeS3_mux_646yd2.h"
#include "computeS3_mux_646yd2_x_x_x_x_x.h"
#include "Conv1DMac_new416_VhK.h"
#include "Conv1DMac_new416_WhU.h"
#include "Conv1DMac_new416_Xh4.h"
#include "Conv1DMac_new416_Yie.h"

namespace ap_rtl {

struct Conv1DMac_new416 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<32> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_signal< sc_lv<8> > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;
    sc_signal< sc_lv<8> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const10;
    sc_signal< sc_lv<8> > ap_var_for_const11;
    sc_signal< sc_lv<8> > ap_var_for_const12;
    sc_signal< sc_lv<8> > ap_var_for_const13;
    sc_signal< sc_lv<8> > ap_var_for_const14;
    sc_signal< sc_lv<8> > ap_var_for_const15;
    sc_signal< sc_lv<8> > ap_var_for_const16;
    sc_signal< sc_lv<8> > ap_var_for_const17;
    sc_signal< sc_lv<8> > ap_var_for_const18;
    sc_signal< sc_lv<8> > ap_var_for_const19;


    // Module declarations
    Conv1DMac_new416(sc_module_name name);
    SC_HAS_PROCESS(Conv1DMac_new416);

    ~Conv1DMac_new416();

    sc_trace_file* mVcdFile;

    Conv1DMac_new416_VhK* weights16_m_weights_3_U;
    Conv1DMac_new416_WhU* weights16_m_weights_2_U;
    Conv1DMac_new416_Xh4* weights16_m_weights_1_U;
    Conv1DMac_new416_Yie* weights16_m_weights_s_U;
    computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_U144;
    computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_U145;
    computeS3_mux_646yd2_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_x_U146;
    computeS3_mux_646yd2_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_x_U147;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<14> > weights16_m_weights_3_address0;
    sc_signal< sc_logic > weights16_m_weights_3_ce0;
    sc_signal< sc_lv<5> > weights16_m_weights_3_q0;
    sc_signal< sc_lv<14> > weights16_m_weights_2_address0;
    sc_signal< sc_logic > weights16_m_weights_2_ce0;
    sc_signal< sc_lv<5> > weights16_m_weights_2_q0;
    sc_signal< sc_lv<14> > weights16_m_weights_1_address0;
    sc_signal< sc_logic > weights16_m_weights_1_ce0;
    sc_signal< sc_lv<5> > weights16_m_weights_1_q0;
    sc_signal< sc_lv<14> > weights16_m_weights_s_address0;
    sc_signal< sc_logic > weights16_m_weights_s_ce0;
    sc_signal< sc_lv<6> > weights16_m_weights_s_q0;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten7_reg_1486;
    sc_signal< sc_lv<1> > exitcond_flatten7_reg_1486_pp0_iter1_reg;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > tmp_135_reg_1513;
    sc_signal< sc_lv<1> > tmp_135_reg_1513_pp0_iter3_reg;
    sc_signal< sc_lv<21> > indvar_flatten7_reg_229;
    sc_signal< sc_lv<16> > indvar_flatten_reg_240;
    sc_signal< sc_lv<7> > nm_reg_251;
    sc_signal< sc_lv<9> > sf_reg_262;
    sc_signal< sc_lv<1> > exitcond_flatten7_fu_305_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten7_reg_1486_pp0_iter2_reg;
    sc_signal< sc_lv<21> > indvar_flatten_next7_fu_311_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > nm_t_mid2_fu_405_p3;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1495;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1495_pp0_iter1_reg;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1495_pp0_iter2_reg;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1495_pp0_iter3_reg;
    sc_signal< sc_lv<7> > nm_mid2_fu_413_p3;
    sc_signal< sc_lv<14> > tmp_115_fu_425_p2;
    sc_signal< sc_lv<14> > tmp_115_reg_1508;
    sc_signal< sc_lv<1> > tmp_135_fu_431_p2;
    sc_signal< sc_lv<1> > tmp_135_reg_1513_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_135_reg_1513_pp0_iter2_reg;
    sc_signal< sc_lv<9> > sf_1_fu_437_p2;
    sc_signal< sc_lv<16> > indvar_flatten_next_fu_449_p3;
    sc_signal< sc_lv<8> > tmp_V_reg_1547;
    sc_signal< sc_lv<5> > weights16_m_weights_5_reg_1552;
    sc_signal< sc_lv<5> > weights16_m_weights_7_reg_1557;
    sc_signal< sc_lv<5> > weights16_m_weights_9_reg_1562;
    sc_signal< sc_lv<7> > tmp_90_reg_1567;
    sc_signal< sc_lv<1> > tmp_950_reg_1572;
    sc_signal< sc_lv<1> > tmp_255_3_fu_532_p2;
    sc_signal< sc_lv<1> > tmp_255_3_reg_1577;
    sc_signal< sc_lv<7> > tmp1_fu_627_p2;
    sc_signal< sc_lv<7> > tmp1_reg_1582;
    sc_signal< sc_lv<7> > tmp2_fu_716_p2;
    sc_signal< sc_lv<7> > tmp2_reg_1587;
    sc_signal< sc_lv<7> > tmp3_fu_805_p2;
    sc_signal< sc_lv<7> > tmp3_reg_1592;
    sc_signal< sc_lv<8> > macRegisters_3_V_fu_828_p2;
    sc_signal< sc_lv<8> > macRegisters_3_V_reg_1597;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > tmp_116_fu_457_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > macRegisters_0_V_3_fu_148;
    sc_signal< sc_lv<8> > macRegisters_0_V_fu_851_p2;
    sc_signal< sc_lv<8> > macRegisters_1_V_3_fu_152;
    sc_signal< sc_lv<8> > macRegisters_1_V_fu_860_p2;
    sc_signal< sc_lv<8> > macRegisters_2_V_3_fu_156;
    sc_signal< sc_lv<8> > macRegisters_2_V_fu_869_p2;
    sc_signal< sc_lv<8> > macRegisters_3_V_3_fu_160;
    sc_signal< sc_lv<6> > tmp_fu_293_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_317_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_297_p3;
    sc_signal< sc_lv<1> > tmp_883_fu_353_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_347_p2;
    sc_signal< sc_lv<7> > nm_mid_fu_323_p3;
    sc_signal< sc_lv<1> > tmp_117_mid_fu_359_p2;
    sc_signal< sc_lv<1> > tmp_855_fu_371_p2;
    sc_signal< sc_lv<7> > nm_1_fu_365_p2;
    sc_signal< sc_lv<6> > tmp_936_fu_385_p1;
    sc_signal< sc_lv<14> > tmp_116_mid1_fu_389_p3;
    sc_signal< sc_lv<14> > tmp_116_mid_fu_331_p3;
    sc_signal< sc_lv<6> > nm_t_mid_fu_339_p3;
    sc_signal< sc_lv<9> > sf_mid2_fu_377_p3;
    sc_signal< sc_lv<14> > tmp_116_mid2_fu_397_p3;
    sc_signal< sc_lv<14> > sf_cast2_fu_421_p1;
    sc_signal< sc_lv<16> > indvar_flatten_op_fu_443_p2;
    sc_signal< sc_lv<8> > p_08_cast_cast_fu_464_p0;
    sc_signal< sc_lv<8> > p_Val2_3_fu_472_p0;
    sc_signal< sc_lv<6> > p_Val2_3_fu_472_p1;
    sc_signal< sc_lv<14> > p_Val2_3_fu_472_p2;
    sc_signal< sc_lv<1> > tmp_951_fu_504_p1;
    sc_signal< sc_lv<1> > tmp_949_fu_478_p3;
    sc_signal< sc_lv<5> > tmp_133_fu_514_p4;
    sc_signal< sc_lv<1> > tmp_132_fu_508_p2;
    sc_signal< sc_lv<6> > tmp_134_fu_524_p3;
    sc_signal< sc_lv<8> > p_Val2_s_fu_547_p0;
    sc_signal< sc_lv<13> > p_08_cast1_cast_fu_541_p1;
    sc_signal< sc_lv<5> > p_Val2_s_fu_547_p1;
    sc_signal< sc_lv<13> > p_Val2_s_fu_547_p2;
    sc_signal< sc_lv<6> > tmp_938_fu_561_p4;
    sc_signal< sc_lv<1> > tmp_940_fu_583_p1;
    sc_signal< sc_lv<1> > tmp_937_fu_553_p3;
    sc_signal< sc_lv<5> > tmp_119_fu_593_p4;
    sc_signal< sc_lv<1> > tmp_118_fu_587_p2;
    sc_signal< sc_lv<6> > tmp_120_fu_603_p3;
    sc_signal< sc_lv<1> > tmp_121_fu_611_p2;
    sc_signal< sc_lv<1> > tmp_939_fu_575_p3;
    sc_signal< sc_lv<1> > qb_assign_1_fu_617_p2;
    sc_signal< sc_lv<7> > p_Val2_cast_fu_571_p1;
    sc_signal< sc_lv<7> > tmp_122_cast_fu_623_p1;
    sc_signal< sc_lv<8> > p_Val2_1_fu_636_p0;
    sc_signal< sc_lv<5> > p_Val2_1_fu_636_p1;
    sc_signal< sc_lv<13> > p_Val2_1_fu_636_p2;
    sc_signal< sc_lv<6> > tmp_942_fu_650_p4;
    sc_signal< sc_lv<1> > tmp_944_fu_672_p1;
    sc_signal< sc_lv<1> > tmp_941_fu_642_p3;
    sc_signal< sc_lv<5> > tmp_125_fu_682_p4;
    sc_signal< sc_lv<1> > tmp_124_fu_676_p2;
    sc_signal< sc_lv<6> > tmp_126_fu_692_p3;
    sc_signal< sc_lv<1> > tmp_255_1_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_943_fu_664_p3;
    sc_signal< sc_lv<1> > qb_assign_1_1_fu_706_p2;
    sc_signal< sc_lv<7> > p_Val2_87_1_cast_fu_660_p1;
    sc_signal< sc_lv<7> > tmp_256_1_cast_fu_712_p1;
    sc_signal< sc_lv<8> > p_Val2_2_fu_725_p0;
    sc_signal< sc_lv<5> > p_Val2_2_fu_725_p1;
    sc_signal< sc_lv<13> > p_Val2_2_fu_725_p2;
    sc_signal< sc_lv<6> > tmp_946_fu_739_p4;
    sc_signal< sc_lv<1> > tmp_948_fu_761_p1;
    sc_signal< sc_lv<1> > tmp_945_fu_731_p3;
    sc_signal< sc_lv<5> > tmp_129_fu_771_p4;
    sc_signal< sc_lv<1> > tmp_128_fu_765_p2;
    sc_signal< sc_lv<6> > tmp_130_fu_781_p3;
    sc_signal< sc_lv<1> > tmp_255_2_fu_789_p2;
    sc_signal< sc_lv<1> > tmp_947_fu_753_p3;
    sc_signal< sc_lv<1> > qb_assign_1_2_fu_795_p2;
    sc_signal< sc_lv<7> > p_Val2_87_2_cast_fu_749_p1;
    sc_signal< sc_lv<7> > tmp_256_2_cast_fu_801_p1;
    sc_signal< sc_lv<1> > qb_assign_1_3_fu_814_p2;
    sc_signal< sc_lv<8> > tmp_256_3_fu_818_p1;
    sc_signal< sc_lv<8> > tmp4_fu_822_p2;
    sc_signal< sc_lv<8> > tmp_91_fu_811_p1;
    sc_signal< sc_lv<8> > tmp1_cast_fu_848_p1;
    sc_signal< sc_lv<8> > tmp2_cast_fu_857_p1;
    sc_signal< sc_lv<8> > tmp3_cast_fu_866_p1;
    sc_signal< sc_lv<8> > tmp_92_fu_890_p66;
    sc_signal< sc_lv<8> > tmp_93_fu_1029_p66;
    sc_signal< sc_lv<8> > tmp_94_fu_1168_p66;
    sc_signal< sc_lv<8> > tmp_95_fu_1307_p66;
    sc_signal< sc_lv<8> > p_Val2_21_3_fu_1440_p2;
    sc_signal< sc_lv<8> > p_Val2_21_2_fu_1301_p2;
    sc_signal< sc_lv<8> > p_Val2_21_1_fu_1162_p2;
    sc_signal< sc_lv<8> > p_Val2_9_fu_1023_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<21> ap_const_lv21_100000;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<16> ap_const_lv16_4000;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<9> ap_const_lv9_FF;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<8> ap_const_lv8_C;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<8> ap_const_lv8_9;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<8> ap_const_lv8_12;
    static const sc_lv<8> ap_const_lv8_E;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_1B;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_FC;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_13;
    static const sc_lv<8> ap_const_lv8_FE;
    static const sc_lv<8> ap_const_lv8_15;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten7_fu_305_p2();
    void thread_exitcond_flatten_fu_317_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_indvar_flatten_next7_fu_311_p2();
    void thread_indvar_flatten_next_fu_449_p3();
    void thread_indvar_flatten_op_fu_443_p2();
    void thread_internal_ap_ready();
    void thread_macRegisters_0_V_fu_851_p2();
    void thread_macRegisters_1_V_fu_860_p2();
    void thread_macRegisters_2_V_fu_869_p2();
    void thread_macRegisters_3_V_fu_828_p2();
    void thread_nm_1_fu_365_p2();
    void thread_nm_mid2_fu_413_p3();
    void thread_nm_mid_fu_323_p3();
    void thread_nm_t_mid2_fu_405_p3();
    void thread_nm_t_mid_fu_339_p3();
    void thread_not_exitcond_flatten_fu_347_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_08_cast1_cast_fu_541_p1();
    void thread_p_08_cast_cast_fu_464_p0();
    void thread_p_Val2_1_fu_636_p0();
    void thread_p_Val2_1_fu_636_p1();
    void thread_p_Val2_1_fu_636_p2();
    void thread_p_Val2_21_1_fu_1162_p2();
    void thread_p_Val2_21_2_fu_1301_p2();
    void thread_p_Val2_21_3_fu_1440_p2();
    void thread_p_Val2_2_fu_725_p0();
    void thread_p_Val2_2_fu_725_p1();
    void thread_p_Val2_2_fu_725_p2();
    void thread_p_Val2_3_fu_472_p0();
    void thread_p_Val2_3_fu_472_p1();
    void thread_p_Val2_3_fu_472_p2();
    void thread_p_Val2_87_1_cast_fu_660_p1();
    void thread_p_Val2_87_2_cast_fu_749_p1();
    void thread_p_Val2_9_fu_1023_p2();
    void thread_p_Val2_cast_fu_571_p1();
    void thread_p_Val2_s_fu_547_p0();
    void thread_p_Val2_s_fu_547_p1();
    void thread_p_Val2_s_fu_547_p2();
    void thread_qb_assign_1_1_fu_706_p2();
    void thread_qb_assign_1_2_fu_795_p2();
    void thread_qb_assign_1_3_fu_814_p2();
    void thread_qb_assign_1_fu_617_p2();
    void thread_real_start();
    void thread_sf_1_fu_437_p2();
    void thread_sf_cast2_fu_421_p1();
    void thread_sf_mid2_fu_377_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_cast_fu_848_p1();
    void thread_tmp1_fu_627_p2();
    void thread_tmp2_cast_fu_857_p1();
    void thread_tmp2_fu_716_p2();
    void thread_tmp3_cast_fu_866_p1();
    void thread_tmp3_fu_805_p2();
    void thread_tmp4_fu_822_p2();
    void thread_tmp_115_fu_425_p2();
    void thread_tmp_116_fu_457_p1();
    void thread_tmp_116_mid1_fu_389_p3();
    void thread_tmp_116_mid2_fu_397_p3();
    void thread_tmp_116_mid_fu_331_p3();
    void thread_tmp_117_mid_fu_359_p2();
    void thread_tmp_118_fu_587_p2();
    void thread_tmp_119_fu_593_p4();
    void thread_tmp_120_fu_603_p3();
    void thread_tmp_121_fu_611_p2();
    void thread_tmp_122_cast_fu_623_p1();
    void thread_tmp_124_fu_676_p2();
    void thread_tmp_125_fu_682_p4();
    void thread_tmp_126_fu_692_p3();
    void thread_tmp_128_fu_765_p2();
    void thread_tmp_129_fu_771_p4();
    void thread_tmp_130_fu_781_p3();
    void thread_tmp_132_fu_508_p2();
    void thread_tmp_133_fu_514_p4();
    void thread_tmp_134_fu_524_p3();
    void thread_tmp_135_fu_431_p2();
    void thread_tmp_255_1_fu_700_p2();
    void thread_tmp_255_2_fu_789_p2();
    void thread_tmp_255_3_fu_532_p2();
    void thread_tmp_256_1_cast_fu_712_p1();
    void thread_tmp_256_2_cast_fu_801_p1();
    void thread_tmp_256_3_fu_818_p1();
    void thread_tmp_855_fu_371_p2();
    void thread_tmp_883_fu_353_p2();
    void thread_tmp_91_fu_811_p1();
    void thread_tmp_936_fu_385_p1();
    void thread_tmp_937_fu_553_p3();
    void thread_tmp_938_fu_561_p4();
    void thread_tmp_939_fu_575_p3();
    void thread_tmp_940_fu_583_p1();
    void thread_tmp_941_fu_642_p3();
    void thread_tmp_942_fu_650_p4();
    void thread_tmp_943_fu_664_p3();
    void thread_tmp_944_fu_672_p1();
    void thread_tmp_945_fu_731_p3();
    void thread_tmp_946_fu_739_p4();
    void thread_tmp_947_fu_753_p3();
    void thread_tmp_948_fu_761_p1();
    void thread_tmp_949_fu_478_p3();
    void thread_tmp_951_fu_504_p1();
    void thread_tmp_fu_293_p1();
    void thread_tmp_s_fu_297_p3();
    void thread_weights16_m_weights_1_address0();
    void thread_weights16_m_weights_1_ce0();
    void thread_weights16_m_weights_2_address0();
    void thread_weights16_m_weights_2_ce0();
    void thread_weights16_m_weights_3_address0();
    void thread_weights16_m_weights_3_ce0();
    void thread_weights16_m_weights_s_address0();
    void thread_weights16_m_weights_s_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
