-- VHDL for IBM SMS ALD page 13.10.01.1
-- Title: OPERATION REGISTER C BIT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/19/2020 9:43:29 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_10_01_1_OPERATION_REGISTER_C_BIT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_SET_OP_REG:	 in STD_LOGIC;
		PS_B_CH_C_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_C_BIT:	 in STD_LOGIC;
		PS_PROCESS_ROUTINE:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_OP_REG_COM_C_BIT:	 out STD_LOGIC;
		PS_OP_REG_1401_C_BIT:	 out STD_LOGIC;
		PS_OP_REG_C_BIT:	 out STD_LOGIC;
		PS_OP_REG_1401_NOT_C_BIT:	 out STD_LOGIC;
		PS_OP_REG_ARS_C_BIT:	 out STD_LOGIC;
		PS_CONTROL_REG_DISABLE:	 out STD_LOGIC;
		PS_OP_REG_ARS_NOT_C_BIT:	 out STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 out STD_LOGIC;
		PS_OP_REG_COM_NOT_C_BIT:	 out STD_LOGIC;
		LAMP_11C8D09:	 out STD_LOGIC);
end ALD_13_10_01_1_OPERATION_REGISTER_C_BIT_ACC;

architecture behavioral of ALD_13_10_01_1_OPERATION_REGISTER_C_BIT_ACC is 

	signal OUT_2A_C: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_R: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4C_D_Latch: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_3C_F_Latch: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_1C_D: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_E: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_R: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_1F_R: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;

begin

	OUT_2A_C <= NOT(OUT_3F_D AND OUT_3B_C );

	SMS_AEK_1A: entity SMS_AEK
	    port map (
		IN1 => OUT_2A_C,	-- Pin D
		OUT1 => OUT_1A_C,
		IN2 => OPEN );

	OUT_3B_C <= NOT OUT_4C_D;
	OUT_2B_NoPin <= NOT(OUT_3B_C AND OUT_3F_D AND PS_1401_MODE );
	OUT_1B_R <= NOT OUT_2B_NoPin;
	OUT_5C_NoPin <= NOT(PS_B_CH_C_BIT AND PS_SET_OP_REG );
	OUT_4C_D_Latch <= NOT(OUT_5C_NoPin AND OUT_3C_F );
	OUT_3C_F_Latch <= NOT(OUT_4C_D AND OUT_5D_NoPin );
	OUT_2C_NoPin <= NOT(PS_1401_MODE AND OUT_3F_D AND OUT_3D_C );
	OUT_1C_D <= NOT OUT_2C_NoPin;
	OUT_5D_NoPin <= NOT(PS_SET_OP_REG AND PS_B_CH_NOT_C_BIT );
	OUT_3D_C <= NOT OUT_3C_F;
	OUT_2D_E <= NOT OUT_3D_C;
	LAMP_11C8D09 <= OUT_2D_E;
	OUT_5E_C <= NOT(MS_ADDRESS_SET_ROUTINE AND PS_PROCESS_ROUTINE );
	OUT_4E_D <= NOT OUT_5E_C;
	OUT_2E_NoPin <= NOT(OUT_3B_C AND OUT_3F_D AND MS_1401_MODE );
	OUT_1E_R <= NOT OUT_2E_NoPin;
	OUT_4F_NoPin <= NOT(OUT_4E_D AND MS_INTERRUPT_DOT_B_CYCLE );
	OUT_3F_D <= NOT OUT_4F_NoPin;
	OUT_2F_NoPin <= NOT(OUT_3D_C AND OUT_3F_D AND MS_1401_MODE );
	OUT_1F_R <= NOT OUT_2F_NoPin;
	OUT_1G_E <= OUT_4E_D;
	OUT_2I_NoPin <= NOT(OUT_3D_C AND OUT_3F_D );
	OUT_1I_D <= NOT OUT_2I_NoPin;

	PS_OP_REG_COM_C_BIT <= OUT_1A_C;
	PS_OP_REG_C_BIT <= OUT_3B_C;
	PS_OP_REG_1401_C_BIT <= OUT_1B_R;
	PS_OP_REG_1401_NOT_C_BIT <= OUT_1C_D;
	PS_CONTROL_REG_DISABLE <= OUT_5E_C;
	PS_OP_REG_ARS_C_BIT <= OUT_1E_R;
	PS_OP_REG_ARS_NOT_C_BIT <= OUT_1F_R;
	MS_CONTROL_REG_DISABLE <= OUT_1G_E;
	PS_OP_REG_COM_NOT_C_BIT <= OUT_1I_D;

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_D_Latch,
		Q => OUT_4C_D,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_F_Latch,
		Q => OUT_3C_F,
		QBar => OPEN );


end;
