<profile>

<section name = "Vivado HLS Report for 'hls_target'" level="0">
<item name = "Date">Sun Mar 15 19:01:28 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv2d_b2b</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 7.94, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">33, 33, 34, 34, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="linebuffer_1_U0">linebuffer_1, 33, 33, 34, 34, dataflow</column>
<column name="linebuffer_2_U0">linebuffer_2, 7, 7, 8, 8, dataflow</column>
<column name="Loop_1_proc_U0">Loop_1_proc, 9, 9, 9, 9, none</column>
<column name="Block_preheader39_p_U0">Block_preheader39_p, 2, 2, 2, 2, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, 0, 3</column>
<column name="Instance">0, -, 1563, 1493</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Block_preheader39_p_U0">Block_preheader39_p, 0, 0, 123, 112</column>
<column name="Loop_1_proc_U0">Loop_1_proc, 0, 0, 450, 284</column>
<column name="linebuffer_1_U0">linebuffer_1, 0, 0, 766, 677</column>
<column name="linebuffer_2_U0">linebuffer_2, 0, 0, 224, 420</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="p_hw_input_stencil_st_U">0, 0, 1, 1, 72, 72</column>
<column name="p_mul_stencil_stream_s_U">0, 0, 1, 1, 128, 128</column>
<column name="p_mul_stencil_update_1_U">0, 0, 1, 1, 32, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="Loop_1_proc_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
<column name="linebuffer_1_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
<column name="linebuffer_2_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="hw_input_V_value_V">in, 8, ap_hs, hw_input_V_value_V, pointer</column>
<column name="hw_input_V_value_V_ap_vld">in, 1, ap_hs, hw_input_V_value_V, pointer</column>
<column name="hw_input_V_value_V_ap_ack">out, 1, ap_hs, hw_input_V_value_V, pointer</column>
<column name="hw_input_V_last_V">in, 1, ap_hs, hw_input_V_last_V, pointer</column>
<column name="hw_input_V_last_V_ap_vld">in, 1, ap_hs, hw_input_V_last_V, pointer</column>
<column name="hw_input_V_last_V_ap_ack">out, 1, ap_hs, hw_input_V_last_V, pointer</column>
<column name="hw_output_V_value_V">out, 8, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_vld">out, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_ack">in, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_last_V">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_vld">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_ack">in, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_target, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_target, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_target, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_target, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_target, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_target, return value</column>
</table>
</item>
</section>
</profile>
