// Seed: 833978863
module module_0 (
    output reg id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input reg id_4,
    inout supply0 id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12
);
  type_21(
      1 !== (id_3 == 1), id_1
  );
  always @(1) id_1 = id_5[1] * 1'b0 - id_12;
  assign id_2 = id_11;
  logic id_13;
  initial begin
    id_13 = 1;
    id_0 <= id_4;
  end
  assign id_0 = 1;
  logic id_14;
  assign id_0 = id_3;
endmodule
