{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608536966017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608536966017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 14:49:25 2020 " "Processing started: Mon Dec 21 14:49:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608536966017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608536966017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608536966017 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608536966325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "E:/HDL/Lab5/TH5/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DMem.v(11) " "Verilog HDL information at DMem.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "DMem.v" "" { Text "E:/HDL/Lab5/TH5/DMem.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608536966371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.v" "" { Text "E:/HDL/Lab5/TH5/DMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(14) " "Verilog HDL information at ControlUnit.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608536966373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_5bit " "Found entity 1: Mux2_1_5bit" {  } { { "Mux2_1_5bit.v" "" { Text "E:/HDL/Lab5/TH5/Mux2_1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_32bit " "Found entity 1: Mux2_1_32bit" {  } { { "Mux2_1_32bit.v" "" { Text "E:/HDL/Lab5/TH5/Mux2_1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/HDL/Lab5/TH5/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "E:/HDL/Lab5/TH5/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex.v 1 1 " "Found 1 design units, including 1 entities, in source file signex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignEx " "Found entity 1: SignEx" {  } { { "SignEx.v" "" { Text "E:/HDL/Lab5/TH5/SignEx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/HDL/Lab5/TH5/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift2 " "Found entity 1: Shift2" {  } { { "Shift2.v" "" { Text "E:/HDL/Lab5/TH5/Shift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add32bit " "Found entity 1: Add32bit" {  } { { "Add32bit.v" "" { Text "E:/HDL/Lab5/TH5/Add32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addpc.v 1 1 " "Found 1 design units, including 1 entities, in source file addpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddPC " "Found entity 1: AddPC" {  } { { "AddPC.v" "" { Text "E:/HDL/Lab5/TH5/AddPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "E:/HDL/Lab5/TH5/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536966398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536966398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608536966430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:data " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:data\"" {  } { { "MIPS.v" "data" { Text "E:/HDL/Lab5/TH5/MIPS.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM DataPath:data\|IMEM:im " "Elaborating entity \"IMEM\" for hierarchy \"DataPath:data\|IMEM:im\"" {  } { { "DataPath.v" "im" { Text "E:/HDL/Lab5/TH5/DataPath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966510 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 31 IMEM.v(8) " "Verilog HDL warning at IMEM.v(8): number of words (8) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "IMEM.v" "" { Text "E:/HDL/Lab5/TH5/IMEM.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1608536966511 "|MIPS|DataPath:data|IMEM:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(5) " "Net \"rom.data_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/Lab5/TH5/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1608536966511 "|MIPS|DataPath:data|IMEM:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(5) " "Net \"rom.waddr_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/Lab5/TH5/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1608536966511 "|MIPS|DataPath:data|IMEM:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(5) " "Net \"rom.we_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/Lab5/TH5/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1608536966511 "|MIPS|DataPath:data|IMEM:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddPC DataPath:data\|AddPC:add1 " "Elaborating entity \"AddPC\" for hierarchy \"DataPath:data\|AddPC:add1\"" {  } { { "DataPath.v" "add1" { Text "E:/HDL/Lab5/TH5/DataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2 DataPath:data\|Shift2:shileft2 " "Elaborating entity \"Shift2\" for hierarchy \"DataPath:data\|Shift2:shileft2\"" {  } { { "DataPath.v" "shileft2" { Text "E:/HDL/Lab5/TH5/DataPath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32bit DataPath:data\|Add32bit:add2 " "Elaborating entity \"Add32bit\" for hierarchy \"DataPath:data\|Add32bit:add2\"" {  } { { "DataPath.v" "add2" { Text "E:/HDL/Lab5/TH5/DataPath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1_32bit DataPath:data\|Mux2_1_32bit:muxPC " "Elaborating entity \"Mux2_1_32bit\" for hierarchy \"DataPath:data\|Mux2_1_32bit:muxPC\"" {  } { { "DataPath.v" "muxPC" { Text "E:/HDL/Lab5/TH5/DataPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DataPath:data\|PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"DataPath:data\|PC:pc1\"" {  } { { "DataPath.v" "pc1" { Text "E:/HDL/Lab5/TH5/DataPath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1_5bit DataPath:data\|Mux2_1_5bit:mux1 " "Elaborating entity \"Mux2_1_5bit\" for hierarchy \"DataPath:data\|Mux2_1_5bit:mux1\"" {  } { { "DataPath.v" "mux1" { Text "E:/HDL/Lab5/TH5/DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile DataPath:data\|RegFile:REGF " "Elaborating entity \"RegFile\" for hierarchy \"DataPath:data\|RegFile:REGF\"" {  } { { "DataPath.v" "REGF" { Text "E:/HDL/Lab5/TH5/DataPath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignEx DataPath:data\|SignEx:sign " "Elaborating entity \"SignEx\" for hierarchy \"DataPath:data\|SignEx:sign\"" {  } { { "DataPath.v" "sign" { Text "E:/HDL/Lab5/TH5/DataPath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:data\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"DataPath:data\|ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "E:/HDL/Lab5/TH5/DataPath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DataPath:data\|DMem:mem " "Elaborating entity \"DMem\" for hierarchy \"DataPath:data\|DMem:mem\"" {  } { { "DataPath.v" "mem" { Text "E:/HDL/Lab5/TH5/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controller\"" {  } { { "MIPS.v" "controller" { Text "E:/HDL/Lab5/TH5/MIPS.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536966531 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(21) " "Verilog HDL Case Statement warning at ControlUnit.v(21): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control ControlUnit.v(52) " "Verilog HDL Always Construct warning at ControlUnit.v(52): variable \"control\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ControlUnit.v(14) " "Verilog HDL Always Construct warning at ControlUnit.v(14): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ControlUnit.v(14) " "Inferred latch for \"ALUControl\[0\]\" at ControlUnit.v(14)" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ControlUnit.v(14) " "Inferred latch for \"ALUControl\[1\]\" at ControlUnit.v(14)" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ControlUnit.v(14) " "Inferred latch for \"ALUControl\[2\]\" at ControlUnit.v(14)" {  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608536966532 "|MIPS|ControlUnit:controller"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataPath:data\|DMem:mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"DataPath:data\|DMem:mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1608536966817 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:data\|RegFile:REGF\|file " "RAM logic \"DataPath:data\|RegFile:REGF\|file\" is uninferred due to asynchronous read logic" {  } { { "RegFile.v" "file" { Text "E:/HDL/Lab5/TH5/RegFile.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1608536966817 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1608536966817 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/HDL/Lab5/TH5/db/MIPS.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/HDL/Lab5/TH5/db/MIPS.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1608536966817 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataPath:data\|DMem:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataPath:data\|DMem:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608536967113 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1608536967113 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608536967113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data\|DMem:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DataPath:data\|DMem:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data\|DMem:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DataPath:data\|DMem:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608536967145 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608536967145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ikd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ikd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ikd1 " "Found entity 1: altsyncram_ikd1" {  } { { "db/altsyncram_ikd1.tdf" "" { Text "E:/HDL/Lab5/TH5/db/altsyncram_ikd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608536967207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608536967207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:controller\|ALUControl\[0\] " "Latch ControlUnit:controller\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataPath:data\|PC:pc1\|PC\[3\] " "Ports D and ENA on the latch are fed by the same signal DataPath:data\|PC:pc1\|PC\[3\]" {  } { { "PC.v" "" { Text "E:/HDL/Lab5/TH5/PC.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608536967556 ""}  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608536967556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:controller\|ALUControl\[1\] " "Latch ControlUnit:controller\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataPath:data\|PC:pc1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal DataPath:data\|PC:pc1\|PC\[6\]" {  } { { "PC.v" "" { Text "E:/HDL/Lab5/TH5/PC.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608536967556 ""}  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608536967556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:controller\|ALUControl\[2\] " "Latch ControlUnit:controller\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataPath:data\|PC:pc1\|PC\[3\] " "Ports D and ENA on the latch are fed by the same signal DataPath:data\|PC:pc1\|PC\[3\]" {  } { { "PC.v" "" { Text "E:/HDL/Lab5/TH5/PC.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608536967556 ""}  } { { "ControlUnit.v" "" { Text "E:/HDL/Lab5/TH5/ControlUnit.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608536967556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[1\] GND " "Pin \"Input\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[18\] GND " "Pin \"Input\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[20\] GND " "Pin \"Input\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[23\] GND " "Pin \"Input\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[24\] GND " "Pin \"Input\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[25\] GND " "Pin \"Input\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Input\[30\] GND " "Pin \"Input\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|Input[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCin\[0\] GND " "Pin \"PCin\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|PCin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCin\[1\] GND " "Pin \"PCin\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "E:/HDL/Lab5/TH5/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608536967758 "|MIPS|PCin[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1608536967758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608536968376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HDL/Lab5/TH5/output_files/MIPS.map.smsg " "Generated suppressed messages file E:/HDL/Lab5/TH5/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608536968444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608536968617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608536968617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1082 " "Implemented 1082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608536968798 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608536968798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "813 " "Implemented 813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608536968798 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1608536968798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608536968798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608536968877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 14:49:28 2020 " "Processing ended: Mon Dec 21 14:49:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608536968877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608536968877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608536968877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608536968877 ""}
