// Seed: 464099807
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  wire  id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else id_1 <= 1 == id_2;
  module_0(
      id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_2 (
    output wor id_0
);
  id_2(
      .id_0(id_0), .id_1("")
  );
endmodule
program module_3 (
    input supply0 id_0,
    output wand id_1
);
  wire id_3;
  module_2(
      id_1
  );
  wire id_4;
endprogram
