#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000220a3766ee0 .scope module, "top_RISC" "top_RISC" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000220a37c92e0_0 .net "BEQ", 0 0, L_00000220a3866f90;  1 drivers
v00000220a37c8a20_0 .net "BGT", 0 0, L_00000220a3866e50;  1 drivers
v00000220a37c9a60_0 .net "BLT", 0 0, L_00000220a3867710;  1 drivers
v00000220a37c9ec0_0 .net "BNEQ", 0 0, L_00000220a3866630;  1 drivers
v00000220a37ca1e0_0 .net *"_ivl_13", 0 0, L_00000220a3867cb0;  1 drivers
v00000220a37ca280_0 .net *"_ivl_14", 19 0, L_00000220a38663b0;  1 drivers
v00000220a37ca320_0 .net *"_ivl_17", 10 0, L_00000220a3867530;  1 drivers
v00000220a37c9380_0 .net *"_ivl_18", 30 0, L_00000220a3866450;  1 drivers
L_00000220a380e8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000220a37c8d40_0 .net *"_ivl_23", 0 0, L_00000220a380e8a8;  1 drivers
v00000220a37c8de0_0 .net *"_ivl_25", 0 0, L_00000220a3867210;  1 drivers
v00000220a37c8f20_0 .net *"_ivl_26", 19 0, L_00000220a38675d0;  1 drivers
v00000220a37c8e80_0 .net *"_ivl_29", 5 0, L_00000220a3866590;  1 drivers
v00000220a37c8fc0_0 .net *"_ivl_31", 3 0, L_00000220a38668b0;  1 drivers
v00000220a37c9420_0 .net *"_ivl_33", 0 0, L_00000220a3867850;  1 drivers
v00000220a37cab70_0 .net *"_ivl_34", 30 0, L_00000220a3867170;  1 drivers
L_00000220a380e8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000220a37cbcf0_0 .net *"_ivl_39", 0 0, L_00000220a380e8f0;  1 drivers
L_00000220a380e938 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000220a37cb4d0_0 .net/2u *"_ivl_40", 9 0, L_00000220a380e938;  1 drivers
v00000220a37cb9d0_0 .net *"_ivl_43", 19 0, L_00000220a3867b70;  1 drivers
v00000220a37cba70_0 .net *"_ivl_44", 29 0, L_00000220a38672b0;  1 drivers
L_00000220a380e980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a37cb390_0 .net *"_ivl_49", 1 0, L_00000220a380e980;  1 drivers
v00000220a37cb070_0 .net "alu_cnt", 5 0, v00000220a379ae70_0;  1 drivers
v00000220a37cb6b0_0 .net "beq_cnt", 0 0, v00000220a379b230_0;  1 drivers
v00000220a37cb750_0 .net "bgeq_cnt", 0 0, v00000220a379aab0_0;  1 drivers
v00000220a37cac10_0 .net "blt_cnt", 0 0, v00000220a379b410_0;  1 drivers
v00000220a37cc010_0 .net "bneq_cnt", 0 0, v00000220a379a010_0;  1 drivers
o00000220a37d0628 .functor BUFZ 1, C4<z>; HiZ drive
v00000220a37cb570_0 .net "clk", 0 0, o00000220a37d0628;  0 drivers
v00000220a37cb610_0 .net "cur_PC", 31 0, v00000220a37c96a0_0;  1 drivers
v00000220a37cb7f0_0 .net "imm_val", 0 0, L_00000220a3866950;  1 drivers
v00000220a37cc1f0_0 .net "imm_val_bt", 31 0, L_00000220a3867a30;  1 drivers
v00000220a37cadf0_0 .net "imm_val_lui", 31 0, L_00000220a3867df0;  1 drivers
v00000220a37caad0_0 .net "imm_val_top", 31 0, L_00000220a3867e90;  1 drivers
v00000220a37cafd0_0 .net "instr", 31 0, L_00000220a37cb1b0;  1 drivers
v00000220a37cacb0_0 .net "lb", 0 0, v00000220a379b9b0_0;  1 drivers
v00000220a37cc0b0_0 .net "lui_cnt", 0 0, v00000220a379a970_0;  1 drivers
v00000220a37cb890_0 .net "mem_to_reg", 0 0, v00000220a379ba50_0;  1 drivers
v00000220a37cb930_0 .net "pc", 31 0, v00000220a37c9560_0;  1 drivers
v00000220a37cb430_0 .net "read_data_addr_dm", 4 0, L_00000220a3792390;  1 drivers
o00000220a37d0298 .functor BUFZ 1, C4<z>; HiZ drive
v00000220a37cbb10_0 .net "rst", 0 0, o00000220a37d0298;  0 drivers
v00000220a37cbbb0_0 .net "sw", 0 0, v00000220a378bea0_0;  1 drivers
L_00000220a37ca530 .part L_00000220a37cb1b0, 25, 7;
L_00000220a37cbed0 .part L_00000220a37cb1b0, 12, 3;
L_00000220a37cb2f0 .part L_00000220a37cb1b0, 0, 7;
L_00000220a3867350 .part L_00000220a37cb1b0, 15, 5;
L_00000220a38666d0 .part L_00000220a37cb1b0, 20, 5;
L_00000220a3866810 .part L_00000220a37cb1b0, 7, 5;
L_00000220a3867cb0 .part L_00000220a37cb1b0, 31, 1;
LS_00000220a38663b0_0_0 .concat [ 1 1 1 1], L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0;
LS_00000220a38663b0_0_4 .concat [ 1 1 1 1], L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0;
LS_00000220a38663b0_0_8 .concat [ 1 1 1 1], L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0;
LS_00000220a38663b0_0_12 .concat [ 1 1 1 1], L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0;
LS_00000220a38663b0_0_16 .concat [ 1 1 1 1], L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0, L_00000220a3867cb0;
LS_00000220a38663b0_1_0 .concat [ 4 4 4 4], LS_00000220a38663b0_0_0, LS_00000220a38663b0_0_4, LS_00000220a38663b0_0_8, LS_00000220a38663b0_0_12;
LS_00000220a38663b0_1_4 .concat [ 4 0 0 0], LS_00000220a38663b0_0_16;
L_00000220a38663b0 .concat [ 16 4 0 0], LS_00000220a38663b0_1_0, LS_00000220a38663b0_1_4;
L_00000220a3867530 .part L_00000220a37cb1b0, 21, 11;
L_00000220a3866450 .concat [ 11 20 0 0], L_00000220a3867530, L_00000220a38663b0;
L_00000220a3867e90 .concat [ 31 1 0 0], L_00000220a3866450, L_00000220a380e8a8;
L_00000220a3867210 .part L_00000220a37cb1b0, 31, 1;
LS_00000220a38675d0_0_0 .concat [ 1 1 1 1], L_00000220a3867210, L_00000220a3867210, L_00000220a3867210, L_00000220a3867210;
LS_00000220a38675d0_0_4 .concat [ 1 1 1 1], L_00000220a3867210, L_00000220a3867210, L_00000220a3867210, L_00000220a3867210;
LS_00000220a38675d0_0_8 .concat [ 1 1 1 1], L_00000220a3867210, L_00000220a3867210, L_00000220a3867210, L_00000220a3867210;
LS_00000220a38675d0_0_12 .concat [ 1 1 1 1], L_00000220a3867210, L_00000220a3867210, L_00000220a3867210, L_00000220a3867210;
LS_00000220a38675d0_0_16 .concat [ 1 1 1 1], L_00000220a3867210, L_00000220a3867210, L_00000220a3867210, L_00000220a3867210;
LS_00000220a38675d0_1_0 .concat [ 4 4 4 4], LS_00000220a38675d0_0_0, LS_00000220a38675d0_0_4, LS_00000220a38675d0_0_8, LS_00000220a38675d0_0_12;
LS_00000220a38675d0_1_4 .concat [ 4 0 0 0], LS_00000220a38675d0_0_16;
L_00000220a38675d0 .concat [ 16 4 0 0], LS_00000220a38675d0_1_0, LS_00000220a38675d0_1_4;
L_00000220a3866590 .part L_00000220a37cb1b0, 25, 6;
L_00000220a38668b0 .part L_00000220a37cb1b0, 8, 4;
L_00000220a3867850 .part L_00000220a37cb1b0, 7, 1;
L_00000220a3867170 .concat [ 1 4 6 20], L_00000220a3867850, L_00000220a38668b0, L_00000220a3866590, L_00000220a38675d0;
L_00000220a3867a30 .concat [ 31 1 0 0], L_00000220a3867170, L_00000220a380e8f0;
L_00000220a3867b70 .part L_00000220a37cb1b0, 12, 20;
L_00000220a38672b0 .concat [ 20 10 0 0], L_00000220a3867b70, L_00000220a380e938;
L_00000220a3867df0 .concat [ 30 2 0 0], L_00000220a38672b0, L_00000220a380e980;
L_00000220a3866950 .part L_00000220a3867e90, 0, 1;
S_00000220a3767070 .scope module, "CU" "control_unit" 2 50, 3 1 0, S_00000220a3766ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /OUTPUT 6 "alu_cnt";
    .port_info 5 /OUTPUT 1 "lb";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "bneq_cnt";
    .port_info 8 /OUTPUT 1 "beq_cnt";
    .port_info 9 /OUTPUT 1 "blt_cnt";
    .port_info 10 /OUTPUT 1 "bgeq_cnt";
    .port_info 11 /OUTPUT 1 "sw";
    .port_info 12 /OUTPUT 1 "lui_cnt";
v00000220a379ae70_0 .var "alu_cnt", 5 0;
v00000220a379b230_0 .var "beq_cnt", 0 0;
v00000220a379aab0_0 .var "bgeq_cnt", 0 0;
v00000220a379b410_0 .var "blt_cnt", 0 0;
v00000220a379a010_0 .var "bneq_cnt", 0 0;
v00000220a379b4b0_0 .net "funct3", 2 0, L_00000220a37cbed0;  1 drivers
v00000220a379a6f0_0 .net "funct7", 6 0, L_00000220a37ca530;  1 drivers
v00000220a379b9b0_0 .var "lb", 0 0;
v00000220a379a970_0 .var "lui_cnt", 0 0;
v00000220a379ba50_0 .var "mem_to_reg", 0 0;
v00000220a379a0b0_0 .net "opcode", 6 0, L_00000220a37cb2f0;  1 drivers
v00000220a379a150_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
v00000220a378bea0_0 .var "sw", 0 0;
E_00000220a37a0340 .event anyedge, v00000220a379a0b0_0, v00000220a379b4b0_0, v00000220a379a6f0_0;
E_00000220a37a0380 .event anyedge, v00000220a379a150_0;
S_00000220a374c480 .scope module, "DP" "datapath" 2 67, 4 1 0, S_00000220a3766ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 6 "alu_control";
    .port_info 6 /INPUT 1 "beq_control";
    .port_info 7 /INPUT 1 "bneq_control";
    .port_info 8 /INPUT 1 "blt_control";
    .port_info 9 /INPUT 1 "bgeq_control";
    .port_info 10 /INPUT 32 "imm_val";
    .port_info 11 /INPUT 4 "sh_amt";
    .port_info 12 /INPUT 1 "lb";
    .port_info 13 /INPUT 1 "sw";
    .port_info 14 /INPUT 1 "lui_control";
    .port_info 15 /INPUT 32 "imm_val_lui";
    .port_info 16 /OUTPUT 5 "read_data_add_dm";
    .port_info 17 /OUTPUT 1 "beq";
    .port_info 18 /OUTPUT 1 "bneq";
    .port_info 19 /OUTPUT 1 "bge";
    .port_info 20 /OUTPUT 1 "blt";
o00000220a37d0c58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_00000220a3792390 .functor BUFZ 5, o00000220a37d0c58, C4<00000>, C4<00000>, C4<00000>;
L_00000220a3792a90 .functor AND 1, L_00000220a37ca8f0, L_00000220a37caa30, C4<1>, C4<1>;
L_00000220a3792940 .functor AND 1, L_00000220a3866db0, L_00000220a3867f30, C4<1>, C4<1>;
L_00000220a37924e0 .functor AND 1, L_00000220a38670d0, L_00000220a3866770, C4<1>, C4<1>;
L_00000220a37925c0 .functor AND 1, L_00000220a3866270, L_00000220a3867d50, C4<1>, C4<1>;
v00000220a38082d0_0 .net *"_ivl_10", 31 0, L_00000220a37ca990;  1 drivers
L_00000220a380e350 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a38084b0_0 .net *"_ivl_13", 30 0, L_00000220a380e350;  1 drivers
L_00000220a380e398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a38087d0_0 .net/2u *"_ivl_14", 31 0, L_00000220a380e398;  1 drivers
v00000220a38089b0_0 .net *"_ivl_16", 0 0, L_00000220a37caa30;  1 drivers
v00000220a3808a50_0 .net *"_ivl_19", 0 0, L_00000220a3792a90;  1 drivers
L_00000220a380e3e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000220a3808e10_0 .net/2s *"_ivl_20", 1 0, L_00000220a380e3e0;  1 drivers
L_00000220a380e428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a37c83b0_0 .net/2s *"_ivl_22", 1 0, L_00000220a380e428;  1 drivers
v00000220a37c6790_0 .net *"_ivl_24", 1 0, L_00000220a3866130;  1 drivers
L_00000220a380e470 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c7410_0 .net/2u *"_ivl_28", 31 0, L_00000220a380e470;  1 drivers
v00000220a37c7690_0 .net *"_ivl_30", 0 0, L_00000220a3866db0;  1 drivers
v00000220a37c7730_0 .net *"_ivl_32", 31 0, L_00000220a3867fd0;  1 drivers
L_00000220a380e4b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a37c8310_0 .net *"_ivl_35", 30 0, L_00000220a380e4b8;  1 drivers
L_00000220a380e500 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c6830_0 .net/2u *"_ivl_36", 31 0, L_00000220a380e500;  1 drivers
v00000220a37c68d0_0 .net *"_ivl_38", 0 0, L_00000220a3867f30;  1 drivers
v00000220a37c77d0_0 .net *"_ivl_41", 0 0, L_00000220a3792940;  1 drivers
L_00000220a380e548 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000220a37c81d0_0 .net/2s *"_ivl_42", 1 0, L_00000220a380e548;  1 drivers
L_00000220a380e590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a37c6dd0_0 .net/2s *"_ivl_44", 1 0, L_00000220a380e590;  1 drivers
v00000220a37c6ab0_0 .net *"_ivl_46", 1 0, L_00000220a38664f0;  1 drivers
L_00000220a380e5d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c7cd0_0 .net/2u *"_ivl_50", 31 0, L_00000220a380e5d8;  1 drivers
v00000220a37c7ff0_0 .net *"_ivl_52", 0 0, L_00000220a38670d0;  1 drivers
v00000220a37c7870_0 .net *"_ivl_54", 31 0, L_00000220a38661d0;  1 drivers
L_00000220a380e620 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a37c7e10_0 .net *"_ivl_57", 30 0, L_00000220a380e620;  1 drivers
L_00000220a380e668 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c6e70_0 .net/2u *"_ivl_58", 31 0, L_00000220a380e668;  1 drivers
L_00000220a380e308 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c72d0_0 .net/2u *"_ivl_6", 31 0, L_00000220a380e308;  1 drivers
v00000220a37c8270_0 .net *"_ivl_60", 0 0, L_00000220a3866770;  1 drivers
v00000220a37c7910_0 .net *"_ivl_63", 0 0, L_00000220a37924e0;  1 drivers
L_00000220a380e6b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000220a37c6510_0 .net/2s *"_ivl_64", 1 0, L_00000220a380e6b0;  1 drivers
L_00000220a380e6f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a37c7370_0 .net/2s *"_ivl_66", 1 0, L_00000220a380e6f8;  1 drivers
v00000220a37c65b0_0 .net *"_ivl_68", 1 0, L_00000220a3867030;  1 drivers
L_00000220a380e740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c7eb0_0 .net/2u *"_ivl_72", 31 0, L_00000220a380e740;  1 drivers
v00000220a37c75f0_0 .net *"_ivl_74", 0 0, L_00000220a3866270;  1 drivers
v00000220a37c8090_0 .net *"_ivl_76", 31 0, L_00000220a3866310;  1 drivers
L_00000220a380e788 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a37c79b0_0 .net *"_ivl_79", 30 0, L_00000220a380e788;  1 drivers
v00000220a37c6bf0_0 .net *"_ivl_8", 0 0, L_00000220a37ca8f0;  1 drivers
L_00000220a380e7d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c6b50_0 .net/2u *"_ivl_80", 31 0, L_00000220a380e7d0;  1 drivers
v00000220a37c6650_0 .net *"_ivl_82", 0 0, L_00000220a3867d50;  1 drivers
v00000220a37c66f0_0 .net *"_ivl_85", 0 0, L_00000220a37925c0;  1 drivers
L_00000220a380e818 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000220a37c7a50_0 .net/2s *"_ivl_86", 1 0, L_00000220a380e818;  1 drivers
L_00000220a380e860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a37c7af0_0 .net/2s *"_ivl_88", 1 0, L_00000220a380e860;  1 drivers
v00000220a37c7b90_0 .net *"_ivl_90", 1 0, L_00000220a3867490;  1 drivers
v00000220a37c7f50_0 .net "alu_control", 5 0, v00000220a379ae70_0;  alias, 1 drivers
v00000220a37c7c30_0 .net "beq", 0 0, L_00000220a3866f90;  alias, 1 drivers
v00000220a37c6970_0 .net "beq_control", 0 0, v00000220a379b230_0;  alias, 1 drivers
v00000220a37c74b0_0 .net "bge", 0 0, L_00000220a3866e50;  alias, 1 drivers
v00000220a37c6f10_0 .net "bgeq_control", 0 0, v00000220a379aab0_0;  alias, 1 drivers
v00000220a37c6fb0_0 .net "blt", 0 0, L_00000220a3867710;  alias, 1 drivers
v00000220a37c8130_0 .net "blt_control", 0 0, v00000220a379b410_0;  alias, 1 drivers
v00000220a37c6a10_0 .net "bneq", 0 0, L_00000220a3866630;  alias, 1 drivers
v00000220a37c7550_0 .net "bneq_control", 0 0, v00000220a379a010_0;  alias, 1 drivers
v00000220a37c7d70_0 .net "clk", 0 0, o00000220a37d0628;  alias, 0 drivers
v00000220a37c6c90_0 .net "data_out", 31 0, L_00000220a37ca710;  1 drivers
v00000220a37c6d30_0 .net "data_out_2_dm", 31 0, v00000220a38080f0_0;  1 drivers
v00000220a37c7050_0 .net "imm_val", 31 0, L_00000220a3867a30;  alias, 1 drivers
v00000220a37c7190_0 .net "imm_val_lui", 31 0, L_00000220a3867df0;  alias, 1 drivers
v00000220a37c70f0_0 .net "lb", 0 0, v00000220a379b9b0_0;  alias, 1 drivers
v00000220a37c7230_0 .net "lui_control", 0 0, v00000220a379a970_0;  alias, 1 drivers
v00000220a37c94c0_0 .net "read_data1", 31 0, L_00000220a3792b00;  1 drivers
v00000220a37c9880_0 .net "read_data2", 31 0, L_00000220a3792400;  1 drivers
v00000220a37c9f60_0 .net "read_data_add_dm", 4 0, L_00000220a3792390;  alias, 1 drivers
v00000220a37c9100_0 .net "read_data_addr_dm_2", 4 0, o00000220a37d0c58;  0 drivers
v00000220a37c9d80_0 .net "read_reg1", 4 0, L_00000220a3867350;  1 drivers
v00000220a37c9e20_0 .net "read_reg2", 4 0, L_00000220a38666d0;  1 drivers
v00000220a37c8ac0_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
o00000220a37d0958 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000220a37c9920_0 .net "sh_amt", 3 0, o00000220a37d0958;  0 drivers
v00000220a37c8520_0 .net "sw", 0 0, v00000220a378bea0_0;  alias, 1 drivers
v00000220a37c8b60_0 .net "write_data_alu", 31 0, v00000220a3809090_0;  1 drivers
v00000220a37ca000_0 .net "write_reg", 4 0, L_00000220a3866810;  1 drivers
L_00000220a37ca7b0 .part L_00000220a3867a30, 0, 5;
L_00000220a37ca850 .part L_00000220a3867a30, 0, 5;
L_00000220a37ca8f0 .cmp/eq 32, v00000220a3809090_0, L_00000220a380e308;
L_00000220a37ca990 .concat [ 1 31 0 0], v00000220a379b230_0, L_00000220a380e350;
L_00000220a37caa30 .cmp/eq 32, L_00000220a37ca990, L_00000220a380e398;
L_00000220a3866130 .functor MUXZ 2, L_00000220a380e428, L_00000220a380e3e0, L_00000220a3792a90, C4<>;
L_00000220a3866f90 .part L_00000220a3866130, 0, 1;
L_00000220a3866db0 .cmp/eq 32, v00000220a3809090_0, L_00000220a380e470;
L_00000220a3867fd0 .concat [ 1 31 0 0], v00000220a379a010_0, L_00000220a380e4b8;
L_00000220a3867f30 .cmp/eq 32, L_00000220a3867fd0, L_00000220a380e500;
L_00000220a38664f0 .functor MUXZ 2, L_00000220a380e590, L_00000220a380e548, L_00000220a3792940, C4<>;
L_00000220a3866630 .part L_00000220a38664f0, 0, 1;
L_00000220a38670d0 .cmp/eq 32, v00000220a3809090_0, L_00000220a380e5d8;
L_00000220a38661d0 .concat [ 1 31 0 0], v00000220a379aab0_0, L_00000220a380e620;
L_00000220a3866770 .cmp/eq 32, L_00000220a38661d0, L_00000220a380e668;
L_00000220a3867030 .functor MUXZ 2, L_00000220a380e6f8, L_00000220a380e6b0, L_00000220a37924e0, C4<>;
L_00000220a3866e50 .part L_00000220a3867030, 0, 1;
L_00000220a3866270 .cmp/eq 32, v00000220a3809090_0, L_00000220a380e740;
L_00000220a3866310 .concat [ 1 31 0 0], v00000220a379b410_0, L_00000220a380e788;
L_00000220a3867d50 .cmp/eq 32, L_00000220a3866310, L_00000220a380e7d0;
L_00000220a3867490 .functor MUXZ 2, L_00000220a380e860, L_00000220a380e818, L_00000220a37925c0, C4<>;
L_00000220a3867710 .part L_00000220a3867490, 0, 1;
S_00000220a374c610 .scope module, "DMU" "data_memory" 4 58, 5 1 0, S_00000220a374c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "wr_add";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 5 "rd_add";
    .port_info 6 /OUTPUT 32 "data_out";
v00000220a3808c30_0 .net *"_ivl_0", 7 0, L_00000220a37cae90;  1 drivers
v00000220a3808870_0 .net *"_ivl_2", 6 0, L_00000220a37caf30;  1 drivers
L_00000220a380e278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a38099f0_0 .net *"_ivl_5", 1 0, L_00000220a380e278;  1 drivers
L_00000220a380e2c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a3809950_0 .net *"_ivl_9", 23 0, L_00000220a380e2c0;  1 drivers
v00000220a3808690_0 .net "clk", 0 0, o00000220a37d0628;  alias, 0 drivers
v00000220a3808370 .array "data_mem", 0 31, 7 0;
v00000220a3808730_0 .net "data_out", 31 0, L_00000220a37ca710;  alias, 1 drivers
v00000220a3809a90_0 .var/i "i", 31 0;
v00000220a3809b30_0 .net "rd_add", 4 0, L_00000220a37ca850;  1 drivers
v00000220a3808d70_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
v00000220a3808b90_0 .net "sw", 0 0, v00000220a378bea0_0;  alias, 1 drivers
v00000220a38098b0_0 .net "wr_add", 4 0, L_00000220a37ca7b0;  1 drivers
v00000220a3809450_0 .net "wr_data", 31 0, v00000220a38080f0_0;  alias, 1 drivers
E_00000220a37a0540 .event posedge, v00000220a3808690_0;
L_00000220a37cae90 .array/port v00000220a3808370, L_00000220a37caf30;
L_00000220a37caf30 .concat [ 5 2 0 0], L_00000220a37ca850, L_00000220a380e278;
L_00000220a37ca710 .concat [ 8 24 0 0], L_00000220a37cae90, L_00000220a380e2c0;
S_00000220a373a0c0 .scope module, "alu" "ALU" 4 49, 6 1 0, S_00000220a374c480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r1";
    .port_info 1 /INPUT 32 "r2";
    .port_info 2 /INPUT 6 "alu_cnt";
    .port_info 3 /INPUT 32 "imm_val";
    .port_info 4 /INPUT 4 "shamt";
    .port_info 5 /OUTPUT 32 "out";
v00000220a3809590_0 .net "alu_cnt", 5 0, v00000220a379ae70_0;  alias, 1 drivers
v00000220a3809d10_0 .net "imm_val", 31 0, L_00000220a3867a30;  alias, 1 drivers
v00000220a3809090_0 .var "out", 31 0;
v00000220a3809bd0_0 .net "r1", 31 0, L_00000220a3792b00;  alias, 1 drivers
v00000220a3808ff0_0 .net "r2", 31 0, L_00000220a3792400;  alias, 1 drivers
v00000220a3808cd0_0 .net "shamt", 3 0, o00000220a37d0958;  alias, 0 drivers
E_00000220a37a0d00/0 .event anyedge, v00000220a379ae70_0, v00000220a3809bd0_0, v00000220a3808ff0_0, v00000220a3809d10_0;
E_00000220a37a0d00/1 .event anyedge, v00000220a3808cd0_0;
E_00000220a37a0d00 .event/or E_00000220a37a0d00/0, E_00000220a37a0d00/1;
S_00000220a373a250 .scope module, "rfu" "RFU" 4 32, 7 1 0, S_00000220a374c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data_dm";
    .port_info 6 /INPUT 1 "lb";
    .port_info 7 /INPUT 1 "lui_control";
    .port_info 8 /INPUT 32 "lui_imm_val";
    .port_info 9 /OUTPUT 32 "read_data1";
    .port_info 10 /OUTPUT 32 "read_data2";
    .port_info 11 /OUTPUT 5 "read_data_add_dm";
    .port_info 12 /OUTPUT 32 "data_out_2_dm";
    .port_info 13 /INPUT 1 "sw";
L_00000220a3792b00 .functor BUFZ 32, L_00000220a37cc290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000220a3792400 .functor BUFZ 32, L_00000220a37ca5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000220a380e1e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a3808410_0 .net *"_ivl_11", 1 0, L_00000220a380e1e8;  1 drivers
v00000220a3808550_0 .net *"_ivl_14", 31 0, L_00000220a37ca5d0;  1 drivers
v00000220a3809630_0 .net *"_ivl_16", 6 0, L_00000220a37ca670;  1 drivers
L_00000220a380e230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220a38094f0_0 .net *"_ivl_19", 1 0, L_00000220a380e230;  1 drivers
L_00000220a380e1a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220a3809810_0 .net *"_ivl_5", 26 0, L_00000220a380e1a0;  1 drivers
v00000220a38096d0_0 .net *"_ivl_6", 31 0, L_00000220a37cc290;  1 drivers
v00000220a38085f0_0 .net *"_ivl_8", 6 0, L_00000220a37cc330;  1 drivers
v00000220a3809270_0 .net "clk", 0 0, o00000220a37d0628;  alias, 0 drivers
v00000220a38080f0_0 .var "data_out_2_dm", 31 0;
v00000220a3809770_0 .var/i "i", 31 0;
v00000220a3808eb0_0 .net "lb", 0 0, v00000220a379b9b0_0;  alias, 1 drivers
v00000220a3809db0_0 .net "lui_control", 0 0, v00000220a379a970_0;  alias, 1 drivers
v00000220a3809c70_0 .net "lui_imm_val", 31 0, L_00000220a3867df0;  alias, 1 drivers
v00000220a3809310_0 .net "read_data1", 31 0, L_00000220a3792b00;  alias, 1 drivers
v00000220a3809e50_0 .net "read_data2", 31 0, L_00000220a3792400;  alias, 1 drivers
v00000220a3809130_0 .net "read_data_add_dm", 4 0, o00000220a37d0c58;  alias, 0 drivers
v00000220a3808f50_0 .net "read_data_addr_dm", 0 0, L_00000220a37cbf70;  1 drivers
v00000220a3809ef0_0 .net "read_reg1", 4 0, L_00000220a3867350;  alias, 1 drivers
v00000220a3809f90_0 .net "read_reg2", 4 0, L_00000220a38666d0;  alias, 1 drivers
v00000220a3808910 .array "reg_mem", 0 31, 31 0;
v00000220a3808af0_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
v00000220a38091d0_0 .net "sw", 0 0, v00000220a378bea0_0;  alias, 1 drivers
v00000220a3808190_0 .net "write_data_dm", 31 0, L_00000220a37ca710;  alias, 1 drivers
v00000220a3808230_0 .net "write_reg", 4 0, L_00000220a3866810;  alias, 1 drivers
v00000220a38093b0_0 .net "write_reg_dm", 31 0, L_00000220a37cc150;  1 drivers
L_00000220a37cbf70 .part L_00000220a3866810, 0, 1;
L_00000220a37cc150 .concat [ 5 27 0 0], L_00000220a3866810, L_00000220a380e1a0;
L_00000220a37cc290 .array/port v00000220a3808910, L_00000220a37cc330;
L_00000220a37cc330 .concat [ 5 2 0 0], L_00000220a3867350, L_00000220a380e1e8;
L_00000220a37ca5d0 .array/port v00000220a3808910, L_00000220a37ca670;
L_00000220a37ca670 .concat [ 5 2 0 0], L_00000220a38666d0, L_00000220a380e230;
S_00000220a3737660 .scope module, "IMU" "inst_memo" 2 42, 8 1 0, S_00000220a3766ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inst";
v00000220a37c9b00_0 .net *"_ivl_0", 7 0, L_00000220a37cb250;  1 drivers
v00000220a37c88e0_0 .net *"_ivl_10", 31 0, L_00000220a37cc3d0;  1 drivers
v00000220a37c97e0_0 .net *"_ivl_12", 7 0, L_00000220a37cbd90;  1 drivers
L_00000220a380e158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220a37c8840_0 .net/2u *"_ivl_14", 31 0, L_00000220a380e158;  1 drivers
v00000220a37ca0a0_0 .net *"_ivl_16", 31 0, L_00000220a37cbe30;  1 drivers
v00000220a37c9740_0 .net *"_ivl_18", 7 0, L_00000220a37cb110;  1 drivers
L_00000220a380e0c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000220a37c9060_0 .net/2u *"_ivl_2", 31 0, L_00000220a380e0c8;  1 drivers
v00000220a37c91a0_0 .net *"_ivl_4", 31 0, L_00000220a37cbc50;  1 drivers
v00000220a37c8c00_0 .net *"_ivl_6", 7 0, L_00000220a37cad50;  1 drivers
L_00000220a380e110 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000220a37c8660_0 .net/2u *"_ivl_8", 31 0, L_00000220a380e110;  1 drivers
v00000220a37c85c0_0 .net "clk", 0 0, o00000220a37d0628;  alias, 0 drivers
v00000220a37c9ba0_0 .net "inst", 31 0, L_00000220a37cb1b0;  alias, 1 drivers
v00000220a37ca3c0 .array "memory", 0 108, 7 0;
v00000220a37c8ca0_0 .net "pc", 31 0, v00000220a37c9560_0;  alias, 1 drivers
v00000220a37c9240_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
L_00000220a37cb250 .array/port v00000220a37ca3c0, L_00000220a37cbc50;
L_00000220a37cbc50 .arith/sum 32, v00000220a37c9560_0, L_00000220a380e0c8;
L_00000220a37cad50 .array/port v00000220a37ca3c0, L_00000220a37cc3d0;
L_00000220a37cc3d0 .arith/sum 32, v00000220a37c9560_0, L_00000220a380e110;
L_00000220a37cbd90 .array/port v00000220a37ca3c0, L_00000220a37cbe30;
L_00000220a37cbe30 .arith/sum 32, v00000220a37c9560_0, L_00000220a380e158;
L_00000220a37cb110 .array/port v00000220a37ca3c0, v00000220a37c9560_0;
L_00000220a37cb1b0 .concat [ 8 8 8 8], L_00000220a37cb110, L_00000220a37cbd90, L_00000220a37cad50, L_00000220a37cb250;
S_00000220a37377f0 .scope module, "ifu" "IFU" 2 29, 9 1 0, S_00000220a3766ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "imm_add";
    .port_info 3 /INPUT 1 "BEQ";
    .port_info 4 /INPUT 1 "BNEQ";
    .port_info 5 /INPUT 1 "BGT";
    .port_info 6 /INPUT 1 "BLT";
    .port_info 7 /OUTPUT 32 "pc";
    .port_info 8 /OUTPUT 32 "cur_PC";
v00000220a37c99c0_0 .net "BEQ", 0 0, L_00000220a3866f90;  alias, 1 drivers
v00000220a37c8700_0 .net "BGT", 0 0, L_00000220a3866e50;  alias, 1 drivers
v00000220a37c87a0_0 .net "BLT", 0 0, L_00000220a3867710;  alias, 1 drivers
v00000220a37c9ce0_0 .net "BNEQ", 0 0, L_00000220a3866630;  alias, 1 drivers
v00000220a37ca140_0 .net "clk", 0 0, o00000220a37d0628;  alias, 0 drivers
v00000220a37c96a0_0 .var "cur_PC", 31 0;
v00000220a37c9600_0 .net "imm_add", 31 0, L_00000220a3867e90;  alias, 1 drivers
v00000220a37c9560_0 .var "pc", 31 0;
v00000220a37c8980_0 .net "rst", 0 0, o00000220a37d0298;  alias, 0 drivers
    .scope S_00000220a37377f0;
T_0 ;
    %wait E_00000220a37a0540;
    %load/vec4 v00000220a37c8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000220a37c9560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000220a37c99c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000220a37c8700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000220a37c9ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000220a37c87a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000220a37c9560_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000220a37c9560_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000220a37c99c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_0.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000220a37c9ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.11;
    %jmp/1 T_0.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000220a37c87a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.10;
    %jmp/1 T_0.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000220a37c8700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.9;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v00000220a37c9560_0;
    %load/vec4 v00000220a37c9600_0;
    %add;
    %assign/vec4 v00000220a37c9560_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000220a37377f0;
T_1 ;
    %wait E_00000220a37a0540;
    %load/vec4 v00000220a37c8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000220a37c96a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000220a37c8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000220a37c9560_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000220a37c96a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000220a37c96a0_0;
    %assign/vec4 v00000220a37c96a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000220a3737660;
T_2 ;
    %wait E_00000220a37a0540;
    %load/vec4 v00000220a37c9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 145, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 197, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 197, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 247, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 242, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 112, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 67, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 193, 0, 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
    %pushi/vec4 183, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220a37ca3c0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000220a3767070;
T_3 ;
    %wait E_00000220a37a0380;
    %load/vec4 v00000220a379a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000220a3767070;
T_4 ;
    %wait E_00000220a37a0340;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a970_0, 0, 1;
    %load/vec4 v00000220a379b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.13 ;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.15 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.17 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.19 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.21 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.25 ;
T_4.24 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.27 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v00000220a379a6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
T_4.29 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a378bea0_0, 0, 1;
    %load/vec4 v00000220a379b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %jmp T_4.41;
T_4.33 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.34 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.35 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.36 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.37 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.38 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.39 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v00000220a379b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %jmp T_4.49;
T_4.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379b9b0_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.49;
T_4.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.49;
T_4.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.49;
T_4.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.49;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.49;
T_4.49 ;
    %pop/vec4 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v00000220a379b4b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %jmp T_4.55;
T_4.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a378bea0_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.55;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a378bea0_0, 0, 1;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a378bea0_0, 0, 1;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.55;
T_4.55 ;
    %pop/vec4 1;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_4.56, 4;
    %load/vec4 v00000220a379b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %jmp T_4.62;
T_4.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.62;
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.62;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.62;
T_4.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %jmp T_4.62;
T_4.62 ;
    %pop/vec4 1;
    %jmp T_4.57;
T_4.56 ;
    %load/vec4 v00000220a379a0b0_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v00000220a379ae70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220a379a970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a378bea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220a379aab0_0, 0, 1;
T_4.63 ;
T_4.57 ;
T_4.51 ;
T_4.43 ;
T_4.32 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000220a373a250;
T_5 ;
    %wait E_00000220a37a0540;
    %load/vec4 v00000220a3808af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220a3809770_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000220a3809770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v00000220a3809770_0;
    %ix/getv/s 3, v00000220a3809770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808910, 0, 4;
    %load/vec4 v00000220a3809770_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220a3809770_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220a38080f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000220a3808eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000220a3808190_0;
    %load/vec4 v00000220a3808230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808910, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000220a38091d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v00000220a3809ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000220a3808910, 4;
    %assign/vec4 v00000220a38080f0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000220a3808eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v00000220a3809c70_0;
    %load/vec4 v00000220a3808230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808910, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000220a373a0c0;
T_6 ;
    %wait E_00000220a37a0d00;
    %load/vec4 v00000220a3809590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %jmp T_6.19;
T_6.0 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %add;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.1 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %sub;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.2 ;
    %load/vec4 v00000220a3809bd0_0;
    %ix/getv 4, v00000220a3808ff0_0;
    %shiftl 4;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.3 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.4 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %xor;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.5 ;
    %load/vec4 v00000220a3809bd0_0;
    %ix/getv 4, v00000220a3808ff0_0;
    %shiftr 4;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.6 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %or;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.7 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %and;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.8 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3809d10_0;
    %add;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.9 ;
    %load/vec4 v00000220a3809d10_0;
    %ix/getv 4, v00000220a3808cd0_0;
    %shiftl 4;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.10 ;
    %load/vec4 v00000220a3809d10_0;
    %load/vec4 v00000220a3809bd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.11 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3809d10_0;
    %and;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.12 ;
    %load/vec4 v00000220a3809d10_0;
    %load/vec4 v00000220a3809bd0_0;
    %xor;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.13 ;
    %load/vec4 v00000220a3809d10_0;
    %ix/getv 4, v00000220a3808cd0_0;
    %shiftr 4;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.14 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3809d10_0;
    %or;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.15 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_6.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.25, 8;
T_6.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.25, 8;
 ; End of false expr.
    %blend;
T_6.25;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.16 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.17 ;
    %load/vec4 v00000220a3809bd0_0;
    %load/vec4 v00000220a3808ff0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.29, 8;
T_6.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.29, 8;
 ; End of false expr.
    %blend;
T_6.29;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v00000220a3808ff0_0;
    %load/vec4 v00000220a3809bd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.31, 8;
T_6.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.31, 8;
 ; End of false expr.
    %blend;
T_6.31;
    %store/vec4 v00000220a3809090_0, 0, 32;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000220a374c610;
T_7 ;
    %wait E_00000220a37a0540;
    %load/vec4 v00000220a3808d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220a3809a90_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000220a3809a90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v00000220a3809a90_0;
    %pad/s 8;
    %ix/getv/s 3, v00000220a3809a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808370, 0, 4;
    %load/vec4 v00000220a3809a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220a3809a90_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000220a3808b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000220a3809a90_0;
    %pad/s 8;
    %ix/getv/s 3, v00000220a3809a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808370, 0, 4;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000220a3808b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v00000220a3809450_0;
    %pad/u 8;
    %load/vec4 v00000220a38098b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220a3808370, 0, 4;
T_7.6 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "TOP_RISC.v";
    "control_unit.v";
    "datapath.v";
    "data_memory.v";
    "ALU.v";
    "RFU.v";
    "instruction_memory.v";
    "IFU.v";
