<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Layered Model Concept">
<meta name="DC.subject" content="layers, Intel&reg; MKL structure, structure, model">
<meta name="keywords" content="layers, Intel&reg; MKL structure, structure, model">
<meta name="DC.Relation" scheme="URI" content="GUID-EC550C53-3AB2-4B14-A030-2EE9A4AED885.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-87821148-338B-4022-8C90-F24C866F2878.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-6DFD7D81-0C93-46DB-A77D-011BEAF02CDC.htm#GUID-6DFD7D81-0C93-46DB-A77D-011BEAF02CDC">
<meta name="DC.Relation" scheme="URI" content="GUID-DF5E72C6-E420-4B31-B6B1-3D4901E62F9C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-C0722BEE-12B8-4034-8152-35FEE9DB150D.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-45FE75D8-E55C-44A4-BE8F-9CC0F1805F46">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Layered Model Concept</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-45FE75D8-E55C-44A4-BE8F-9CC0F1805F46">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; Math Kernel Library 11.1 Update 3 User's Guide</em></p>


 
  <h1 class="topictitle1">Layered Model Concept</h1>
 
   
  <div id="GUID-8CA271A3-8C13-42F6-A4BE-1EA3AF9C72AA"> 
    <p id="GUID-624F01DF-AEB7-45AA-96EE-A443DF6D839F">Intel MKL is structured to support multiple compilers and interfaces, different OpenMP* implementations, both serial and multiple threads, and a wide range of processors. Conceptually Intel MKL can be divided into distinct parts to support different interfaces, threading models, and core computations: 
    </p>
 
    <ol id="GUID-4090E92D-04A8-4CB8-9A10-A9793593E1D8"> 
      <li id="GUID-D7674362-D68E-41E5-9961-54044AFA34E6">Interface Layer 
      </li>
 
      <li id="GUID-89D4E7F7-86F9-44FD-B0C7-2C8C68297119">Threading Layer 
      </li>
 
      <li id="GUID-FD8FAF35-9E89-4FD1-AE8D-63D0D6E9CD0A">Computational Layer 
      </li>
 
    </ol>
 
    <p id="GUID-AAE0AEEF-F151-484B-B107-37C5D6529954">You can combine Intel MKL libraries to meet your needs by linking with one library in each part layer-by-layer. 
    </p>
 
    <p id="GUID-F01D2B8A-B1C9-4B4D-A711-634AA1B883AC">To support threading with different compilers, you also need to use an appropriate OpenMP compiler run-time library (RTL), which is not included in Intel MKL. 
    </p>
 
    <p>The following table provides more details of each layer. 
    </p>
 
    
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-3A780D64-D5D8-4828-A385-7A806B61A5C6" width="100%" frame="hsides" border="1" rules="all"> 
         
         
        <thead align="left"> 
          <tr> 
            <th class="cellrowborder" valign="top" width="20%" id="d19946e74"> 
              <p id="GUID-1A4B3497-4BE7-4E4D-80BD-CF6AF3ECB064">Layer 
              </p>
 
            </th>
 
            <th class="row-nocellborder" valign="top" width="80%" id="d19946e80"> 
              <p id="GUID-51CCEE60-6605-4B65-97AB-6C955BDBDA8C">Description 
              </p>
 
            </th>
 
          </tr>
 
        </thead>
 
        <tbody> 
          <tr> 
            <td class="cellrowborder" valign="top" width="20%" headers="d19946e74 "> 
              <p id="GUID-6764A9F9-E289-440A-A80A-1896540E912A">Interface Layer 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="80%" headers="d19946e80 "> 
              <p id="GUID-95C041D5-DBFF-4D71-AF61-D351A139C945">This layer matches compiled code of your application with the threading and/or computational parts of the library. This layer provides: 
              </p>
 
              <ul id="GUID-1C5BEEDA-CABA-4BA4-8CD2-CC5191BBBF1E"> 
                <li id="GUID-9A60A98E-32ED-467E-900D-A0C645741C67">LP64 and ILP64 interfaces. 
                </li>
 
                <li id="GUID-BAA73DD9-6BEE-4DAD-BAC3-6266751CA562">Compatibility with compilers that return function values differently. 
                </li>
 
                <li id="GUID-8712458E-879C-4F15-BED5-9A23B55BB1DC">A mapping between single-precision names and double-precision names for applications using Cray*-style naming (SP2DP interface). 
                </li>
 
              </ul>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="20%" headers="d19946e74 "> 
              <p id="GUID-1D86CC8E-70DC-4EB2-B792-6977B93AD7B1">Threading Layer 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="80%" headers="d19946e80 "> 
              <p id="GUID-71055ECA-5037-4960-A77F-5241F2EE1332">This layer: 
              </p>
 
              <ul id="GUID-B2B1448B-8FF7-43AC-BBF0-8202447FCF3F"> 
                <li> 
                  <p id="GUID-D87B5559-5D3E-4956-86B7-858A63CDD5A7">Provides a way to link threaded Intel MKL with supported compilers. 
                  </p>
 
                </li>
 
                <li> 
                  <p id="GUID-A6C34D42-D71F-462F-8C95-5F889CA8A44C">Enables you to link with a threaded or sequential mode of the library. 
                  </p>
 
                </li>
 
              </ul>
 
              <p id="GUID-ADBA3BEE-4445-4902-B47D-16EAB491DE6B">This layer is compiled for different environments (threaded or sequential) and compilers (from Intel, GNU*, and PGI*). 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="20%" headers="d19946e74 "> 
              <p id="GUID-73AE4D49-DFA6-410C-911F-3631F577803F">Computational Layer 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="80%" headers="d19946e80 "> 
              <p id="GUID-8D2D7D66-FCF4-47DF-BD1C-BFA807631CFD">This layer accommodates multiple architectures through identification of architecture features and chooses the appropriate binary code at run time. 
              </p>
 
            </td>
 
          </tr>
 
        </tbody>
 
      </table>
</div>
 
    <p id="P_CF_128576454352350"><a name="P_CF_128576454352350"><!-- --></a> 
	 
<div class="tablenoborder"><a name="d20e18"><!-- --></a><table cellpadding="4" summary="" id="d20e18" frame="border" border="1" cellspacing="0" rules="all"> 
		  <thead align="left"> 
			 <tr> 
				<th class="cellrowborder" align="left" valign="top" width="100%" id="d19946e182"> 
				  <p id="d20e29"><a name="d20e29"><!-- --></a>Optimization Notice 
				  </p>
 
				</th>
 
			 </tr>
</thead>
 
		  <tbody> 
			 <tr> 
				<td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d19946e182 "> 
				  <p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
				  </p>
 
				  <p> Notice revision #20110804 
				  </p>
  

				  </td>
 
			 </tr>
 
		  </tbody>
 
		</table>
</div>
 
	 </p>
 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-EC550C53-3AB2-4B14-A030-2EE9A4AED885.htm">Structure of the Intel&reg; Math Kernel Library</a></div>
</div>
<div class="See Also"><h2>See Also</h2>
<div class="linklist">
<div><a href="GUID-87821148-338B-4022-8C90-F24C866F2878.htm">Using the ILP64 Interface vs. LP64 Interface 
        </a>  
        </div>
<div><a href="GUID-6DFD7D81-0C93-46DB-A77D-011BEAF02CDC.htm#GUID-6DFD7D81-0C93-46DB-A77D-011BEAF02CDC">Using the SP2DP Interface</a></div>
<div><a href="GUID-DF5E72C6-E420-4B31-B6B1-3D4901E62F9C.htm">Linking Your Application with the Intel&reg; Math Kernel Library 
        </a>  
        </div>
<div><a href="GUID-C0722BEE-12B8-4034-8152-35FEE9DB150D.htm">Linking with Threading Libraries 
        </a>  
        </div></div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
