<profile>

<section name = "Vivado HLS Report for 'flightmain'" level="0">
<item name = "Date">Sun Jun  2 19:45:07 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Flight_Main</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, 24, 11, 11, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 219</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">6, -, 733, 857</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 340</column>
<column name="Register">-, -, 223, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="flightmain_CTRL_s_axi_U">flightmain_CTRL_s_axi, 4, 0, 196, 180</column>
<column name="flightmain_OUT_r_m_axi_U">flightmain_OUT_r_m_axi, 2, 0, 537, 677</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_657_p2">+, 0, 0, 12, 1, 3</column>
<column name="ap_block_state15_pp0_stage3_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op100_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op103_write_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_writereq_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op110_writereq_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op115_writeresp_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op118_writereq_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op200_writeresp_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op250_writeresp_state21">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op277_writeresp_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op280_writeresp_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op283_writeresp_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_writereq_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op73_writereq_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op75_writereq_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op79_writereq_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_writereq_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op96_writereq_state11">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_663_p2">icmp, 0, 0, 13, 16, 9</column>
<column name="grp_fu_668_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="grp_fu_673_p2">icmp, 0, 0, 13, 16, 9</column>
<column name="grp_fu_678_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="tmp_5_fu_840_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_6_fu_800_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_8_fu_822_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state10_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage4_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage5_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage6_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage7_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage8_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage9_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage10_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp0_stage1_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage2_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">or, 0, 0, 2, 1, 1</column>
<column name="brmerge1_fu_874_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_899_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_893_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_862_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_868_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_887_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_1_fu_846_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_2_fu_814_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_3_fu_854_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_s_fu_806_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_r_AWADDR">44, 9, 32, 288</column>
<column name="OUT_r_AWLEN">21, 4, 32, 128</column>
<column name="OUT_r_WDATA">56, 13, 16, 208</column>
<column name="OUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_iter0_fsm">53, 12, 11, 132</column>
<column name="ap_NS_iter1_fsm">56, 13, 12, 156</column>
<column name="ap_NS_iter2_fsm">27, 5, 4, 20</column>
<column name="ap_sig_ioackin_OUT_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUT_r_WREADY">9, 2, 1, 2</column>
<column name="rcCmdIn_V_address0">38, 7, 3, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">11, 0, 11, 0</column>
<column name="ap_CS_iter1_fsm">12, 0, 12, 0</column>
<column name="ap_CS_iter2_fsm">4, 0, 4, 0</column>
<column name="ap_reg_ioackin_OUT_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUT_r_WREADY">1, 0, 1, 0</column>
<column name="brmerge1_reg_997">1, 0, 1, 0</column>
<column name="brmerge1_reg_997_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="brmerge1_reg_997_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge_reg_1017">1, 0, 1, 0</column>
<column name="brmerge_reg_1017_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="brmerge_reg_1017_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p_3_reg_946">3, 0, 3, 0</column>
<column name="p_3_reg_946_pp0_iter0_reg">3, 0, 3, 0</column>
<column name="p_3_reg_946_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="p_Val2_1_reg_935">16, 0, 16, 0</column>
<column name="p_Val2_1_reg_935_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_910">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_910_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_1_reg_960">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_1_reg_960_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_2_reg_974">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_2_reg_974_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_3_reg_988">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_3_reg_988_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="rcCmdIn_V_load_reg_950">16, 0, 16, 0</column>
<column name="tmp_8_reg_926">1, 0, 1, 0</column>
<column name="tmp_8_reg_926_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_8_reg_926_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="m_axi_OUT_r_AWVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WDATA">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WSTRB">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WLAST">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RDATA">in, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RLAST">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RUSER">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BUSER">in, 1, m_axi, OUT_r, pointer</column>
</table>
</item>
</section>
</profile>
