$date
	Sun Oct 23 00:57:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#780288
b101 !
1"
#780290
b101 &
b101 %
1$
#780291
0"
#780294
b10000 &
b10000 %
#780298
b1000 &
b1000 %
#780302
b100 &
b100 %
#780306
b10 &
b10 %
#780310
b1 &
1#
b1 %
#780314
b0 &
b0 %
0#
0$
#1737112
b1001 !
1"
#1737114
b1001 &
b1001 %
1$
#1737115
0"
#1737118
b11100 &
b11100 %
#1737122
b1110 &
b1110 %
#1737126
b111 &
b111 %
#1737130
b10110 &
b10110 %
#1737134
b1011 &
b1011 %
#1737138
b100010 &
b100010 %
#1737142
b10001 &
b10001 %
#1737146
b110100 &
b110100 %
#1737150
b11010 &
b11010 %
#1737154
b1101 &
b1101 %
#1737158
b101000 &
b101000 %
#1737162
b10100 &
b10100 %
#1737166
b1010 &
b1010 %
#1737170
b101 &
b101 %
#1737174
b10000 &
b10000 %
#1737178
b1000 &
b1000 %
#1737182
b100 &
b100 %
#1737186
b10 &
b10 %
#1737190
b1 &
1#
b1 %
#1737194
b0 &
b0 %
0#
0$
#2710130
b11000 &
b11000 %
1$
b11000 !
1"
#2710131
0"
#2710134
b1100 &
b1100 %
#2710138
b110 &
b110 %
#2710142
b11 &
b11 %
#2710146
b1010 &
b1010 %
#2710150
b101 &
b101 %
#2710154
b10000 &
b10000 %
#2710158
b1000 &
b1000 %
#2710162
b100 &
b100 %
#2710166
b10 &
b10 %
#2710170
b1 &
b1 %
1#
#2710174
b0 &
0#
b0 %
0$
#4500012
