// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_H__
#define __dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 30;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_ram) {
        ram[0] = "0b000000000010011111111011111010";
        ram[1] = "0b000101111110011111101111110101";
        ram[2] = "0b111011111110111111100000001010";
        ram[3] = "0b110101000010000000001100001100";
        ram[4] = "0b000110000001010000000011110110";
        ram[5] = "0b000001000001001111101000001001";
        ram[6] = "0b110101111101110000100111111010";
        ram[7] = "0b111100000001001111110111111111";
        ram[8] = "0b111001111111011111110111111011";
        ram[9] = "0b000101111111011111100100000000";
        ram[10] = "0b111000000001010000100111111000";
        ram[11] = "0b111110000001100000011000000011";
        ram[12] = "0b001110111111000000100100000111";
        ram[13] = "0b000101111101011111110111110110";
        ram[14] = "0b110101111110101111010100001001";
        ram[15] = "0b001001111110101111101100000001";
        ram[16] = "0b001000111110010000101100000010";
        ram[17] = "0b001100000000001111110011111000";
        ram[18] = "0b000011000000011111100000000110";
        ram[19] = "0b110111111110010000001000001000";
        ram[20] = "0b001011111110011111100100001111";
        ram[21] = "0b001001000000010000000111111110";
        ram[22] = "0b000001111110110000111111110111";
        ram[23] = "0b110111111111001111101100001010";
        ram[24] = "0b000101000010111111110011110101";
        ram[25] = "0b000110111111011111011011111011";
        ram[26] = "0b001010000000100000011000001110";
        ram[27] = "0b001001000001100000101100000110";
        ram[28] = "0b110111000011001111101000000101";
        ram[29] = "0b111000111111000000010011111111";
        ram[30] = "0b111100111111111111111000001110";
        ram[31] = "0b111001111101110000100000000000";
        ram[32] = "0b111011111101111111110100000000";
        ram[33] = "0b111110000000101111010100001001";
        ram[34] = "0b110110000001100000101011111001";
        ram[35] = "0b001001111101110000001100000100";
        ram[36] = "0b111011111101011111011011111100";
        ram[37] = "0b111001000001111111100111111011";
        ram[38] = "0b010000111111110000110111111111";
        ram[39] = "0b111101000001100000010011111000";
        ram[40] = "0b111001111110111111011111110111";
        ram[41] = "0b111100111101010000010111111001";
        ram[42] = "0b111010111101111111101100000111";
        ram[43] = "0b110101111110011111111100000111";
        ram[44] = "0b000100111100100000101000000101";
        ram[45] = "0b111001000010101111110100001001";
        ram[46] = "0b001100000011011111010000001100";
        ram[47] = "0b001000000011010000100000001010";
        ram[48] = "0b110110000001100000111100001101";
        ram[49] = "0b000101000011101111101000001000";
        ram[50] = "0b001101000010101111011000001111";
        ram[51] = "0b111011000000111111111100000010";
        ram[52] = "0b111001000000001111100011110111";
        ram[53] = "0b000010000010110000011111110101";
        ram[54] = "0b110011000001011111101111111010";
        ram[55] = "0b001001000010001111101111111000";
        ram[56] = "0b000001000001111111101000001010";
        ram[57] = "0b000011111111011111100111111011";
        ram[58] = "0b001011111110110000100000001101";
        ram[59] = "0b000011111101100000000000000111";
        ram[60] = "0b001000000011100000110100000000";
        ram[61] = "0b000100111111000000000011111001";
        ram[62] = "0b111011000010001111101000001011";
        ram[63] = "0b000000000001001111111100000000";
        ram[64] = "0b000110000010100000110111111110";
        ram[65] = "0b000001000000100000101011111011";
        ram[66] = "0b001010111111100000110111111101";
        ram[67] = "0b001100000001010000010011111011";
        ram[68] = "0b111001000010001111111111110111";
        ram[69] = "0b000001000000101111110111110111";
        ram[70] = "0b001100111101011111100011111100";
        ram[71] = "0b000101000010000000010000000111";
        ram[72] = "0b001101000000100000001100000100";
        ram[73] = "0b000011000001010000010011110110";
        ram[74] = "0b000000000010110000111100000110";
        ram[75] = "0b111010000011100000010100000100";
        ram[76] = "0b000001000011101111011000001011";
        ram[77] = "0b000011111111000000011100001011";
        ram[78] = "0b000110111111000000000111111001";
        ram[79] = "0b001001111110000000011111110111";
        ram[80] = "0b000000111101111111011100000111";
        ram[81] = "0b001010000001001111100100000010";
        ram[82] = "0b001000111111111111100111110101";
        ram[83] = "0b001111111101011111110100001010";
        ram[84] = "0b111011111110010000001111110101";
        ram[85] = "0b111100111111111111100011111101";
        ram[86] = "0b000111000010001111010100000000";
        ram[87] = "0b110111000010100000011100001000";
        ram[88] = "0b001110000010110000010000001110";
        ram[89] = "0b001010000010101111100100000100";
        ram[90] = "0b110101000001111111011011111010";
        ram[91] = "0b111011000000000000011011111010";
        ram[92] = "0b001101111110001111110000001010";
        ram[93] = "0b000011000000001111100111111110";
        ram[94] = "0b001110000000100000100000000010";
        ram[95] = "0b111110111110100000110100000110";
        ram[96] = "0b110101111101110000001100001000";
        ram[97] = "0b000111111111010000010011111010";
        ram[98] = "0b111010000011011111100100001101";
        ram[99] = "0b000100000000010000001011111110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V) {


static const unsigned DataWidth = 30;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_ram* meminst;


SC_CTOR(dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V) {
meminst = new dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_ram("dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V() {
    delete meminst;
}


};//endmodule
#endif
