{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 00:47:53 2010 " "Info: Processing started: Wed Jul 14 00:47:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BEAT -c BEAT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BEAT -c BEAT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BEAT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BEAT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BEAT " "Info: Found entity 1: BEAT" {  } { { "BEAT.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/BEAT/BEAT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "BEAT " "Info: Elaborating entity \"BEAT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Info: Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst5 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst5\"" {  } { { "BEAT.bdf" "inst5" { Schematic "D:/±à³Ì/verilog HDL/cpu/BEAT/BEAT.bdf" { { 176 256 376 256 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "21mux " "Warning: Processing legacy GDF or BDF entity \"21mux\" with Max+Plus II bus and instance naming rules" {  } { { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst5 " "Info: Elaborated megafunction instantiation \"21mux:inst5\"" {  } { { "BEAT.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/BEAT/BEAT.bdf" { { 176 256 376 256 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Allocated 172 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 00:47:54 2010 " "Info: Processing ended: Wed Jul 14 00:47:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
