assign out_and = &in; // Reduction AND for all inputs

assign out_or = |in;   // Reduction OR for all inputs

assign out_xor = ^in;  // Reduction XOR for all inputs

endmodule