/* SPDX-License-Identifier: BSD-3-Clause */

//#include "svdpi.h"
//#include "vc_hdrs.h"
#include "dramc_common.h"
#include "dramc_int_global.h"
#include "x_hal_io.h"
//#include "./dramc_actiming.h"
#include "dramc_dv_init.h"


#if 0
	#include "./drivers/DRAMC_SUBSYS_config.c"
	#include "./drivers/ANA_init_config.c"
	#include "./drivers/DIG_NONSHUF_config.c"
	#include "./drivers/DRAM_config_collctioin.c"
	#include "./drivers/LP4_dram_init.c"
	#include "./drivers/LP5_dram_init.c"
	#include "./drivers/DIG_SHUF_config.c"
#endif

#if 0
void CInit_ConfigFromTBA(void)
{
	TbaConfig.dramc_dram_ratio	= 4;
	TbaConfig.channel			= 0;
	TbaConfig.dram_type 		= 4;
	TbaConfig.shu_type			= 0;
	TbaConfig.dram_cbt_mode_RK0 = 1;
	TbaConfig.dram_cbt_mode_RK1 = 1;
	TbaConfig.DBI_R_onoff_FSP0	= 0;
	TbaConfig.DBI_R_onoff_FSP1	= 0;
	TbaConfig.frequency 		= 1600;
	TbaConfig.voltage_state 	= 3;
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: dramc_dram_ratio  = %1d\n", TbaConfig.dramc_dram_ratio));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: channel		   = %1d\n", TbaConfig.channel));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: dram_type		   = %1d\n", TbaConfig.dram_type));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: shu_type		   = %1d\n", TbaConfig.shu_type));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: dram_cbt_mode_RK0 = %1d\n", TbaConfig.dram_cbt_mode_RK0));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: dram_cbt_mode_RK1 = %1d\n", TbaConfig.dram_cbt_mode_RK1));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: DBI_R_onoff_FSP0  = %1d\n", TbaConfig.DBI_R_onoff_FSP0));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: DBI_R_onoff_FSP1  = %1d\n", TbaConfig.DBI_R_onoff_FSP1));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: frequency		   = %1d\n", TbaConfig.frequency));
	mcSHOW_DBG_MSG(("[TBA_CTX_T] Global: voltage_state	   = %1d\n", TbaConfig.voltage_state));


	TbaEnvConfig.TMRRI_way			   = 1;
	TbaEnvConfig.RUNTIMEMRR_way 	   = 1;
	TbaEnvConfig.PICG_MODE			   = 1;
	TbaEnvConfig.LP_NEW8X_SEQ_MODE	   = 0;
	TbaEnvConfig.DDR400_OPEN_LOOP_MODE = 0;
	TbaEnvConfig.RXTRACK_PBYTE_OPT	   = 0;
	TbaEnvConfig.RG_SPM_MODE		   = 0;
	TbaEnvConfig.TX_OE_EXT_OPT		   = 0;
	TbaEnvConfig.PLL_MODE_OPTION	   = 1;
	TbaEnvConfig.TREFBWIG_IGNORE	   = 1;
	TbaEnvConfig.SHUFFLE_LVL_MODE	   = 1;
	TbaEnvConfig.SELPH_MODE 		   = 1;
	TbaEnvConfig.TRACK_UP_MODE		   = 1;
	TbaEnvConfig.VALID_LAT_VALUE	   = 0;
	TbaEnvConfig.NEW_RANK_MODE		   = 1;
	TbaEnvConfig.WPST1P5T_OPT		   = 1;
	TbaEnvConfig.TXP_WORKAROUND_OPT    = 0;
	TbaEnvConfig.DLL_IDLE_MODE		   = 1;
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: TMRRI_way 			= %1d\n", TbaEnvConfig.TMRRI_way));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: RUNTIMEMRR_way		= %1d\n", TbaEnvConfig.RUNTIMEMRR_way));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: PICG_MODE 			= %1d\n", TbaEnvConfig.PICG_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: LP_NEW8X_SEQ_MODE 	= %1d\n", TbaEnvConfig.LP_NEW8X_SEQ_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: DDR400_OPEN_LOOP_MODE = %1d\n", TbaEnvConfig.DDR400_OPEN_LOOP_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: RXTRACK_PBYTE_OPT 	= %1d\n", TbaEnvConfig.RXTRACK_PBYTE_OPT));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: RG_SPM_MODE			= %1d\n", TbaEnvConfig.RG_SPM_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: TX_OE_EXT_OPT 		= %1d\n", TbaEnvConfig.TX_OE_EXT_OPT));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: PLL_MODE_OPTION		= %1d\n", TbaEnvConfig.PLL_MODE_OPTION));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: TREFBWIG_IGNORE		= %1d\n", TbaEnvConfig.TREFBWIG_IGNORE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: SHUFFLE_LVL_MODE		= %1d\n", TbaEnvConfig.SHUFFLE_LVL_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: SELPH_MODE			= %1d\n", TbaEnvConfig.SELPH_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: TRACK_UP_MODE 		= %1d\n", TbaEnvConfig.TRACK_UP_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: VALID_LAT_VALUE		= %1d\n", TbaEnvConfig.VALID_LAT_VALUE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: NEW_RANK_MODE 		= %1d\n", TbaEnvConfig.NEW_RANK_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: WPST1P5T_OPT			= %1d\n", TbaEnvConfig.WPST1P5T_OPT));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: TXP_WORKAROUND_OPT	= %1d\n", TbaEnvConfig.TXP_WORKAROUND_OPT));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_config_T] Global: DLL_IDLE_MODE 		= %1d\n", TbaEnvConfig.DLL_IDLE_MODE));

	TBA_Build_Def.DQSG_TRACK_on = 1;
	mcSHOW_DBG_MSG(("[TBA_build_def_T] Global: DQSG_TRACK_on = %1d\n", TBA_Build_Def.DQSG_TRACK_on));


	TbaEnvDVFSCfg.group_num 			= 2;
	TbaEnvDVFSCfg.LP5BGOTF				= 0;
	TbaEnvDVFSCfg.LP5BGEN				= 0;
	TbaEnvDVFSCfg.CAS_MODE				= 3;
	TbaEnvDVFSCfg.LP5_RDQS_SE_EN		= 0;
	TbaEnvDVFSCfg.DQSIEN_MODE			= 1;
	TbaEnvDVFSCfg.freq_group_map_0		= 2;
	TbaEnvDVFSCfg.freq_group_map_1		= 6;
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: group_num		= %1d\n", TbaEnvDVFSCfg.group_num));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: LP5BGOTF 		= %1d\n", TbaEnvDVFSCfg.LP5BGOTF));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: LP5BGEN			= %1d\n", TbaEnvDVFSCfg.LP5BGEN));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: CAS_MODE 		= %1d\n", TbaEnvDVFSCfg.CAS_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: LP5_RDQS_SE_EN	= %1d\n", TbaEnvDVFSCfg.LP5_RDQS_SE_EN));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: DQSIEN_MODE		= %1d\n", TbaEnvDVFSCfg.DQSIEN_MODE));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: freq_group_map_0 = %1d\n", TbaEnvDVFSCfg.freq_group_map_0));
	mcSHOW_DBG_MSG(("[TBA_dramc_env_dvfs_config_T] Global: freq_group_map_1 = %1d\n", TbaEnvDVFSCfg.freq_group_map_1));


	TbaEnvHwFuncCfg.HW_MR4_OPTION_RANDOM			 = 1;
	TbaEnvHwFuncCfg.HW_DMYRD_OPTION_RANDOM			 = 1;
	TbaEnvHwFuncCfg.HW_DQSOSC_OPTION_RANDOM 		 = 1;
	TbaEnvHwFuncCfg.HW_ZQ_OPTION_RANDOM 			 = 1;
	TbaEnvHwFuncCfg.RX_INPUT_TRACK_OPTION_RANDOM	 = 1;
	TbaEnvHwFuncCfg.DQSG_RUNTIME_DEBUG_OPTION_RANDOM = 1;
	TbaEnvHwFuncCfg.HW_MR4_EN						 = 1;
	TbaEnvHwFuncCfg.HW_DMYRD_EN 					 = 1;
	TbaEnvHwFuncCfg.HW_DQSOSC_EN					 = 1;
	TbaEnvHwFuncCfg.HW_ZQ_EN						 = 1;
	TbaEnvHwFuncCfg.DQSG_RETRY_EN					 = 0;
	TbaEnvHwFuncCfg.RX_INPUT_TRACK_EN				 = 1;
	TbaEnvHwFuncCfg.DQSG_RUNTIME_DEBUG_EN			 = 1;
	TbaEnvHwFuncCfg.RDSEL_TRACK_EN					 = 0;
	TbaEnvHwFuncCfg.DQSG_TRACK_EN					 = 0;
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_MR4_OPTION_RANDOM			   = %1d\n", TbaEnvHwFuncCfg.HW_MR4_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_DMYRD_OPTION_RANDOM		   = %1d\n", TbaEnvHwFuncCfg.HW_DMYRD_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_DQSOSC_OPTION_RANDOM		   = %1d\n", TbaEnvHwFuncCfg.HW_DQSOSC_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_ZQ_OPTION_RANDOM			   = %1d\n", TbaEnvHwFuncCfg.HW_ZQ_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: RX_INPUT_TRACK_OPTION_RANDOM	   = %1d\n", TbaEnvHwFuncCfg.RX_INPUT_TRACK_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: DQSG_RUNTIME_DEBUG_OPTION_RANDOM = %1d\n", TbaEnvHwFuncCfg.DQSG_RUNTIME_DEBUG_OPTION_RANDOM));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_MR4_EN 					   = %1d\n", TbaEnvHwFuncCfg.HW_MR4_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_DMYRD_EN					   = %1d\n", TbaEnvHwFuncCfg.HW_DMYRD_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_DQSOSC_EN					   = %1d\n", TbaEnvHwFuncCfg.HW_DQSOSC_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: HW_ZQ_EN						   = %1d\n", TbaEnvHwFuncCfg.HW_ZQ_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: DQSG_RETRY_EN 				   = %1d\n", TbaEnvHwFuncCfg.DQSG_RETRY_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: RX_INPUT_TRACK_EN 			   = %1d\n", TbaEnvHwFuncCfg.RX_INPUT_TRACK_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: DQSG_RUNTIME_DEBUG_EN 		   = %1d\n", TbaEnvHwFuncCfg.DQSG_RUNTIME_DEBUG_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: RDSEL_TRACK_EN				   = %1d\n", TbaEnvHwFuncCfg.RDSEL_TRACK_EN));
	mcSHOW_DBG_MSG(("[dramc_env_hw_func_config_T] Global: DQSG_TRACK_EN 				   = %1d\n", TbaEnvHwFuncCfg.DQSG_TRACK_EN));


	TbaTestListDef.RandDefaultData_on	   = 1;
	TbaTestListDef.DQS2DQ_TRACK_on		   = 1;
	TbaTestListDef.LPDDR4_EN			   = 1;
	TbaTestListDef.ESL_LOG_GEN			   = 1;
	TbaTestListDef.LP4_X8_on			   = 0;
	TbaTestListDef.LP4_X8_mix_on		   = 0; //Jeremy
	TbaTestListDef.INCLUDE_LP45_COMBO_APHY = 1;
	TbaTestListDef.LP45_COMBO_APHY_EN	   = 1;
	TbaTestListDef.LPDDR5_EN			   = 0;
	TbaTestListDef.LP3_4_PINMUX_EN		   = 0;
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: RandDefaultData_on	  = %1d\n", TbaTestListDef.RandDefaultData_on));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: DQS2DQ_TRACK_on		  = %1d\n", TbaTestListDef.DQS2DQ_TRACK_on));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: LPDDR4_EN 			  = %1d\n", TbaTestListDef.LPDDR4_EN));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: ESL_LOG_GEN			  = %1d\n", TbaTestListDef.ESL_LOG_GEN));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: LP4_X8_on 			  = %1d\n", TbaTestListDef.LP4_X8_on));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: INCLUDE_LP45_COMBO_APHY = %1d\n", TbaTestListDef.INCLUDE_LP45_COMBO_APHY));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: LP45_COMBO_APHY_EN	  = %1d\n", TbaTestListDef.LP45_COMBO_APHY_EN));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: LPDDR5_EN 			  = %1d\n", TbaTestListDef.LPDDR5_EN));
	mcSHOW_DBG_MSG(("[TBA_TestList_Def_T] Global: LP3_4_PINMUX_EN		  = %1d\n", TbaTestListDef.LP3_4_PINMUX_EN));



	TbaDramcBenchConfig.rank_swap				 = 0;
	TbaDramcBenchConfig.new_uP_spm_mode 		 = 0;
	TbaDramcBenchConfig.LP_MTCMOS_CONTROL_SEL	 = 0;
	// CHA, BYTE 0
	TbaDramcBenchConfig.cha_pinmux_anti_order_0  = 0;
	TbaDramcBenchConfig.cha_pinmux_anti_order_1  = 1;
	TbaDramcBenchConfig.cha_pinmux_anti_order_2  = 2;
	TbaDramcBenchConfig.cha_pinmux_anti_order_3  = 3;
	TbaDramcBenchConfig.cha_pinmux_anti_order_4  = 4;
	TbaDramcBenchConfig.cha_pinmux_anti_order_5  = 5;
	TbaDramcBenchConfig.cha_pinmux_anti_order_6  = 6;
	TbaDramcBenchConfig.cha_pinmux_anti_order_7  = 7;
	// CHA, BYTE 1
	TbaDramcBenchConfig.cha_pinmux_anti_order_8  = 8;
	TbaDramcBenchConfig.cha_pinmux_anti_order_9  = 9;
	TbaDramcBenchConfig.cha_pinmux_anti_order_10 = 10;
	TbaDramcBenchConfig.cha_pinmux_anti_order_11 = 11;
	TbaDramcBenchConfig.cha_pinmux_anti_order_12 = 12;
	TbaDramcBenchConfig.cha_pinmux_anti_order_13 = 13;
	TbaDramcBenchConfig.cha_pinmux_anti_order_14 = 14;
	TbaDramcBenchConfig.cha_pinmux_anti_order_15 = 15;
	// CHB, BYTE 0
	TbaDramcBenchConfig.chb_pinmux_anti_order_0  = 0;
	TbaDramcBenchConfig.chb_pinmux_anti_order_1  = 1;
	TbaDramcBenchConfig.chb_pinmux_anti_order_2  = 2;
	TbaDramcBenchConfig.chb_pinmux_anti_order_3  = 3;
	TbaDramcBenchConfig.chb_pinmux_anti_order_4  = 4;
	TbaDramcBenchConfig.chb_pinmux_anti_order_5  = 5;
	TbaDramcBenchConfig.chb_pinmux_anti_order_6  = 6;
	TbaDramcBenchConfig.chb_pinmux_anti_order_7  = 7;
	// CHB, BYTE 1
	TbaDramcBenchConfig.chb_pinmux_anti_order_8  = 8;
	TbaDramcBenchConfig.chb_pinmux_anti_order_9  = 9;
	TbaDramcBenchConfig.chb_pinmux_anti_order_10 = 10;
	TbaDramcBenchConfig.chb_pinmux_anti_order_11 = 11;
	TbaDramcBenchConfig.chb_pinmux_anti_order_12 = 12;
	TbaDramcBenchConfig.chb_pinmux_anti_order_13 = 13;
	TbaDramcBenchConfig.chb_pinmux_anti_order_14 = 14;
	TbaDramcBenchConfig.chb_pinmux_anti_order_15 = 15;

	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: rank_swap				  = %1d\n", TbaDramcBenchConfig.rank_swap));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: new_uP_spm_mode		  = %1d\n", TbaDramcBenchConfig.new_uP_spm_mode));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: LP_MTCMOS_CONTROL_SEL	  = %1d\n", TbaDramcBenchConfig.LP_MTCMOS_CONTROL_SEL));
	// CHA, BYTE 0
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_0  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_0));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_1  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_1));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_2  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_2));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_3  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_3));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_4  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_4));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_5  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_5));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_6  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_6));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_7  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_7));
	// CHA BYTE 1
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_8  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_8));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_9  = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_9));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_10 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_10));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_11 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_11));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_12 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_12));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_13 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_13));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_14 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_14));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: cha_pinmux_anti_order_15 = %1d\n", TbaDramcBenchConfig.cha_pinmux_anti_order_15));
	// CHB, BYTE 0
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_0  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_0));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_1  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_1));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_2  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_2));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_3  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_3));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_4  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_4));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_5  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_5));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_6  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_6));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_7  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_7));
	// CHB, BYTE 1
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_8  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_8));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_9  = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_9));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_10 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_10));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_11 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_11));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_12 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_12));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_13 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_13));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_14 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_14));
	mcSHOW_DBG_MSG(("[TBA_dramc_bench_T] Global: chb_pinmux_anti_order_15 = %1d\n", TbaDramcBenchConfig.chb_pinmux_anti_order_15));

}
#endif

#if BYPASS_CALIBRATION
#if (FOR_DV_SIMULATION_USED==0)
void Apply_LP4_1600_Calibraton_Result(DRAMC_CTX_T *p)
{
	U8 u1RankIdx=0;
	U8 backup_rank=0;

	backup_rank = p->rank;

	ShiftDQUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQ_OENUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQSWCK_UI(p, -1, ALL_BYTES);

	for(u1RankIdx=0; u1RankIdx<p->support_rank_num; u1RankIdx++)
	{
		vSetRank(p, u1RankIdx);
		//CBT
		DramcCmdUIDelaySetting(p, 0);

		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0),
			P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) |
			P_Fld(0, SHU_R0_CA_CMD0_RG_ARPI_CLK));
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0), 0, SHU_R0_CA_CMD0_RG_ARPI_CS);

		//WL
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_DQ0), 0x20, SHU_R0_B0_DQ0_ARPI_PBYTE_B0);  //rank0, byte0, DQS delay
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_DQ0), 0x20, SHU_R0_B1_DQ0_ARPI_PBYTE_B1);  //rank0, byte1, DQS delay

		//Gating
		if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
		{
			// normal mode
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(11,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(15,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(11,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(15,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

			#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
			#endif
		}
		else
		{
			//mix mode
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(15,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(1,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(3,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(15,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(1,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(3,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

			#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
				P_Fld(4,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
				P_Fld(4,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
				P_Fld(4,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
				P_Fld(4,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
			#endif
		}

		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY),
			8,
			SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY),
			8,
			SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);

		DramPhyReset(p);

		// set dqs delay, (dqm delay)
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY5),
				P_Fld((U32)0, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY4),
				P_Fld((U32)0x46, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY5),
				P_Fld((U32)0, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY4),
				P_Fld((U32)0x46, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1));

		// set dq delay
		U8 u1BitIdx;
		for (u1BitIdx = 0; u1BitIdx < DQS_BIT_NUMBER; u1BitIdx += 2)
		{
			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY0 + u1BitIdx * 2),
											P_Fld(((U32)0x46), SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
											P_Fld(((U32)0x46), SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0));

			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY0 + u1BitIdx * 2),
											P_Fld((U32)0x46, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
											P_Fld((U32)0x46, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1));

			//mcSHOW_DBG_MSG(("u1BitId %d  Addr 0x%2x = %2d %2d %2d %2d \n", u1BitIdx, DDRPHY_RXDQ1+u1BitIdx*2,
			//				  FinalWinPerBit[u1BitIdx].best_dqdly, FinalWinPerBit[u1BitIdx+1].best_dqdly,  FinalWinPerBit[u1BitIdx+8].best_dqdly, FinalWinPerBit[u1BitIdx+9].best_dqdly));
		}

		{
			U8 u1TXMCK[4] = {2,2,2,2};
			U8 u1TXOENMCK[4] = {1,1,1,1};
			U8 u1TXUI[4] = {1,1,1,1};
			U8 u1TXOENUI[4] = {5,5,5,5};
			U8 u1TXPI[4] = {30,30,30,30};

			if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
			{
				u1TXPI[0] = u1TXPI[1]= u1TXPI[2] = u1TXPI[3] =41;
			}
			else
			{
				u1TXPI[0] = u1TXPI[1]= u1TXPI[2] = u1TXPI[3] =30;
			}

			TXSetDelayReg_DQ(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, u1TXPI);
			TXSetDelayReg_DQM(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, u1TXPI);

			//Tx Perbits delay
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY1), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY1), 0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY3), 0x0, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY3), 0x0, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1);


			#if ENABLE_TX_TRACKING
			TXUpdateTXTracking(p, TX_DQ_DQS_MOVE_DQ_ONLY, u1TXPI, u1TXPI);
			#endif
		}

		dle_factor_handler(p, 9);
	}

	vSetRank(p, backup_rank);
}

void Apply_LP4_4266_Calibraton_Result(DRAMC_CTX_T *p)
{
	U8 u1RankIdx=0;
	// WL
	U8 u1WLB0_Dly=0, u1WLB1_Dly=0;
	// Gating
	U8 u1GatingMCKB0_Dly=0, u1GatingMCKB1_Dly=0;
	U8 u1GatingUIB0_Dly=0, u1GatingUIB1_Dly=0;
	U8 u1GatingPIB0_Dly=0, u1GatingPIB1_Dly=0;
	U8 u1B0RodtMCK=0, u1B1RodtMCK=0;
	U8 u1B0RodtUI=0, u1B1RodtUI=0;
	// Rx
	U8 u1RxDQS0=0, u1RxDQS1=0;
	U8 u1RxDQM0=0, u1RxDQM1=0;
	U8 u1RxRK0B0DQ[8] = {153,147,155,133,149,147,147,143};
	U8 u1RxRK0B1DQ[8] = {163,157,149,143,147,159,151,155};
	U8 u1RxRK1B0DQ[8] = {151,147,149,131,151,147,143,139};
	U8 u1RxRK1B1DQ[8] = {167,159,149,143,151,157,149,157};
	U8 *pRxB0DQ, *pRxB1DQ;
	U8 *pTxDQPi;
	U8 backup_rank=0;

	backup_rank = p->rank;

	ShiftDQUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQ_OENUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQSWCK_UI(p, -1, ALL_BYTES);

	for(u1RankIdx=0; u1RankIdx<p->support_rank_num; u1RankIdx++)
	{
		vSetRank(p, u1RankIdx);

#if 0
		//CBT
		DramcCmdUIDelaySetting(p, 0);
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0),
								P_Fld(32, SHU_R0_CA_CMD0_RG_ARPI_CMD) |
								P_Fld(0, SHU_R0_CA_CMD0_RG_ARPI_CLK));
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0), 0, SHU_R0_CA_CMD0_RG_ARPI_CS);
#endif

	#if 1
		//WL
		if (p->rank == RANK_0)
		{
			u1WLB0_Dly = 29;
			u1WLB1_Dly = 28;
		}
		else
		{
			u1WLB0_Dly = 31;
			u1WLB1_Dly = 24;
		}
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_DQ0), u1WLB0_Dly, SHU_R0_B0_DQ0_ARPI_PBYTE_B0);	//rank0, byte0, DQS delay
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_DQ0), u1WLB1_Dly, SHU_R0_B1_DQ0_ARPI_PBYTE_B1);	//rank0, byte1, DQS delay

		//Gating MCK/UI
		if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
		{
			//if (p->rank == RANK_0)
			{
				u1GatingMCKB0_Dly=0; u1GatingMCKB1_Dly=0;
				u1GatingUIB0_Dly=14; u1GatingUIB1_Dly=14;
				u1GatingPIB0_Dly=8; u1GatingPIB1_Dly=10;
				u1B0RodtMCK=0; u1B1RodtMCK=0;
				u1B0RodtUI=3; u1B1RodtUI=3;
			}
			//else
			{
			//	  u1GatingMCKB0_Dly=0; u1GatingMCKB1_Dly=0;
			//	  u1GatingUIB0_Dly=14; u1GatingUIB1_Dly=14;
			//	  u1GatingPIB0_Dly=4; u1GatingPIB1_Dly=10;
			//	  u1B0RodtMCK=0; u1B1RodtMCK=0;
			//	  u1B0RodtUI=3; u1B1RodtUI=3;
			}

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(u1GatingMCKB0_Dly,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(u1GatingUIB0_Dly,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(u1GatingMCKB0_Dly+1,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(u1GatingUIB0_Dly+4-16,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(u1GatingMCKB1_Dly,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(u1GatingUIB1_Dly,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(u1GatingMCKB1_Dly+1,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(u1GatingUIB1_Dly+4-16,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));
		}
		else
		{
			if (p->rank == RANK_0)
			{
				u1GatingMCKB0_Dly=1; u1GatingMCKB1_Dly=1;
				u1GatingUIB0_Dly=6; u1GatingUIB1_Dly=6;
				u1GatingPIB0_Dly=0; u1GatingPIB1_Dly=4;
				u1B0RodtMCK=1; u1B1RodtMCK=1;
				u1B0RodtUI=3; u1B1RodtUI=3;
			}
			else
			{
				u1GatingMCKB0_Dly=1; u1GatingMCKB1_Dly=1;
				u1GatingUIB0_Dly=5; u1GatingUIB1_Dly=6;
				u1GatingPIB0_Dly=28; u1GatingPIB1_Dly=0;
				u1B0RodtMCK=1; u1B1RodtMCK=1;
				u1B0RodtUI=2; u1B1RodtUI=3;
			}

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(u1GatingMCKB0_Dly,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(u1GatingUIB0_Dly,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(u1GatingMCKB0_Dly,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(u1GatingUIB0_Dly+4,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(u1GatingMCKB1_Dly,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(u1GatingUIB1_Dly,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(u1GatingMCKB1_Dly,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(u1GatingUIB1_Dly+4,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));
		}

#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
							P_Fld(u1B0RodtMCK,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
							P_Fld(u1B0RodtUI,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
							P_Fld(u1B0RodtMCK,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
							P_Fld(u1B0RodtUI,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
							P_Fld(u1B1RodtMCK,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
							P_Fld(u1B1RodtUI,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
							P_Fld(u1B1RodtMCK,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
							P_Fld(u1B1RodtUI,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
#endif

		//Gating PI
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY),
				u1GatingPIB0_Dly,
				SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY),
				u1GatingPIB1_Dly,
				SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);

		DramPhyReset(p);

	#if RDSEL_TRACKING_EN
		//Byte 0
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_INI_UIPI),
		(u1GatingMCKB0_Dly << 3) | (u1GatingUIB0_Dly),
		SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0);//UI
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_INI_UIPI), u1GatingPIB0_Dly,
		SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0); //PI
		//Byte 1
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_INI_UIPI),
		(u1GatingMCKB1_Dly << 3) | (u1GatingUIB1_Dly),
		DDRPHY_REG_SHU_R0_B1_INI_UIPI);//UI
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_INI_UIPI),
		u1GatingPIB1_Dly, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1); //PI
	#endif

		if (p->rank == RANK_0)
		{
			u1RxDQS0=0; u1RxDQS1=0;
			u1RxDQM0=146; u1RxDQM1=153;
			pRxB0DQ = u1RxRK0B0DQ;
			pRxB1DQ = u1RxRK0B1DQ;
		}
		else
		{
			u1RxDQS0=0; u1RxDQS1=0;
			u1RxDQM0=144; u1RxDQM1=154;
			pRxB0DQ = u1RxRK1B0DQ;
			pRxB1DQ = u1RxRK1B1DQ;
		}

				// set Rx dqs delay, (dqm delay)
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY5),
				P_Fld((U32)u1RxDQS0, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY4),
				P_Fld((U32)u1RxDQM0, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
				P_Fld((U32)0, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY5),
				P_Fld((U32)u1RxDQS1, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY4),
				P_Fld((U32)u1RxDQM1, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
				P_Fld((U32)0, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));

		// set Rx dq delay
		U8 u1BitIdx;
		for (u1BitIdx = 0; u1BitIdx < DQS_BIT_NUMBER; u1BitIdx += 2)
		{
			  vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY0 + u1BitIdx * 2),
											P_Fld(((U32)pRxB0DQ[u1BitIdx]), SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
											P_Fld(((U32)pRxB0DQ[u1BitIdx+1]), SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0));

			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY0 + u1BitIdx * 2),
											P_Fld((U32)pRxB1DQ[u1BitIdx], SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
											P_Fld((U32)pRxB1DQ[u1BitIdx+1], SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1));

			//mcSHOW_DBG_MSG(("u1BitId %d  Addr 0x%2x = %2d %2d %2d %2d \n", u1BitIdx, DDRPHY_RXDQ1+u1BitIdx*2,
			//				  FinalWinPerBit[u1BitIdx].best_dqdly, FinalWinPerBit[u1BitIdx+1].best_dqdly,  FinalWinPerBit[u1BitIdx+8].best_dqdly, FinalWinPerBit[u1BitIdx+9].best_dqdly));
		}

		{
			U8 u1TXMCK[4] = {4,4,4,4};
			U8 u1TXOENMCK[4] = {4,4,4,4};
			U8 u1TXUI[4] = {6,6,6,6};
			U8 u1TXOENUI[4] = {2,2,2,2};
			U8 u1TXRK0PI[4] = {31,34,31,34};
			U8 u1TXRK1PI[4] = {33,28,33,28};

			if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
			{
				u1TXRK0PI[0] = u1TXRK0PI[1]= u1TXRK0PI[2] = u1TXRK0PI[3] =53;
				u1TXRK1PI[0] = 45;
				u1TXRK1PI[1]= u1TXRK1PI[2] = u1TXRK1PI[3] =53;
			}

			if (p->rank == RANK_0)
				pTxDQPi = u1TXRK0PI;
			else
				pTxDQPi = u1TXRK1PI;

			TXSetDelayReg_DQ(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, pTxDQPi);
			TXSetDelayReg_DQM(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, pTxDQPi);

			//Tx Perbits delay
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY1), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY1), 0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY3), 0x0, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY3), 0x0, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1);

			#if ENABLE_TX_TRACKING
			TXUpdateTXTracking(p, TX_DQ_DQS_MOVE_DQ_ONLY, pTxDQPi, pTxDQPi);
			#endif
		}

	if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
		dle_factor_handler(p, 16);
	else
		dle_factor_handler(p, 17);
	#endif
	}

	vSetRank(p, backup_rank);
}
#else
void Apply_LP4_1600_Calibraton_Result(DRAMC_CTX_T *p)//simulation
{
	U8 u1RankIdx=0;
	U8 backup_rank=0;

	backup_rank = p->rank;

	ShiftDQUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQ_OENUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQSWCK_UI(p, -1, ALL_BYTES);

	for(u1RankIdx=0; u1RankIdx<p->support_rank_num; u1RankIdx++)
	{
		vSetRank(p, u1RankIdx);
		//CBT
		DramcCmdUIDelaySetting(p, 0);

		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0),
			P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) |
			P_Fld(0, SHU_R0_CA_CMD0_RG_ARPI_CLK));
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0), 0, SHU_R0_CA_CMD0_RG_ARPI_CS);

		//WL
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_DQ0), 0x20, SHU_R0_B0_DQ0_ARPI_PBYTE_B0);  //rank0, byte0, DQS delay
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_DQ0), 0x20, SHU_R0_B1_DQ0_ARPI_PBYTE_B1);  //rank0, byte1, DQS delay

		//Gating
		if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
		{
		if(p->rank==RANK_0)
		{
			// normal mode
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(9,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(13,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(9,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(13,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

			#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
			#endif
		}
		else
		{
			// normal mode
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(12,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(1,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(12,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(1,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

			#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
				P_Fld(1,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
				P_Fld(1,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
				P_Fld(1,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
				P_Fld(1,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
			#endif
		}
		}
		else
		{
			//mix mode
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
				P_Fld(15,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
				P_Fld(1,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
				P_Fld(3,
				SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
				P_Fld(15,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
				P_Fld(1,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
				P_Fld(3,
				SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

			#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
				P_Fld(4,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
				P_Fld(0,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
				P_Fld(4,
				SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
				P_Fld(4,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
				P_Fld(0,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
				P_Fld(4,
				SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
			#endif
		}

		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY),
			16,
			SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY),
			16,
			SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);

		DramPhyReset(p);

		// set dqs delay, (dqm delay)
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY5),
				P_Fld((U32)0x45, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY4),
				P_Fld((U32)0x0, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY5),
				P_Fld((U32)0x45, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY4),
				P_Fld((U32)0x0, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1));

		// set dq delay
		U8 u1BitIdx;
		for (u1BitIdx = 0; u1BitIdx < DQS_BIT_NUMBER; u1BitIdx += 2)
		{
			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY0 + u1BitIdx * 2),
											P_Fld(((U32)0x0), SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
											P_Fld(((U32)0x0), SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0));

			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY0 + u1BitIdx * 2),
											P_Fld((U32)0x0, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
											P_Fld((U32)0x0, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1));

			//mcSHOW_DBG_MSG(("u1BitId %d  Addr 0x%2x = %2d %2d %2d %2d \n", u1BitIdx, DDRPHY_RXDQ1+u1BitIdx*2,
			//				  FinalWinPerBit[u1BitIdx].best_dqdly, FinalWinPerBit[u1BitIdx+1].best_dqdly,  FinalWinPerBit[u1BitIdx+8].best_dqdly, FinalWinPerBit[u1BitIdx+9].best_dqdly));
		}

		{
			U8 u1TXMCK[4] = {2,2,2,2};
			U8 u1TXOENMCK[4] = {1,1,1,1};
			U8 u1TXUI[4] = {1,1,1,1};
			U8 u1TXOENUI[4] = {5,5,5,5};
			U8 u1TXPI[4] = {30,30,30,30};

			if((p->dram_cbt_mode[RANK_0] == CBT_NORMAL_MODE) && (p->dram_cbt_mode[RANK_1] == CBT_NORMAL_MODE))
			{
				u1TXPI[0] = u1TXPI[1]= u1TXPI[2] = u1TXPI[3] =30;
			}
			else
			{
				u1TXPI[0] = u1TXPI[1]= u1TXPI[2] = u1TXPI[3] =30;
			}

			if(p->rank==RANK_1)
			{
				u1TXPI[0] = u1TXPI[1]= u1TXPI[2] = u1TXPI[3] =50;
			}

			TXSetDelayReg_DQ(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, u1TXPI);
			TXSetDelayReg_DQM(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, u1TXPI);

			//Tx Perbits delay
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY1), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY1), 0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY3), 0x0, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY3), 0x0, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1);


			#if ENABLE_TX_TRACKING
			TXUpdateTXTracking(p, TX_DQ_DQS_MOVE_DQ_ONLY, u1TXPI, u1TXPI);
			#endif
		}

		dle_factor_handler(p, 8);
	}

	vSetRank(p, backup_rank);
}

void Apply_LP4_4266_Calibraton_Result(DRAMC_CTX_T *p)//simulation
{
	U8 u1RankIdx=0;
	// WL
	U8 u1WLB0_Dly=0, u1WLB1_Dly=0;
	// Gating
	U8 u1GatingMCKB0_Dly=0, u1GatingMCKB1_Dly=0;
	U8 u1GatingUIB0_Dly=0, u1GatingUIB1_Dly=0;
	U8 u1GatingPIB0_Dly=0, u1GatingPIB1_Dly=0;
	U8 u1B0RodtMCK=0, u1B1RodtMCK=0;
	U8 u1B0RodtUI=0, u1B1RodtUI=0;
	// Rx
	U8 u1RxDQS0=0, u1RxDQS1=0;
	U8 u1RxDQM0=0, u1RxDQM1=0;
	U8 u1RxRK0B0DQ[8] = {70,70,70,70,70,70,70,70};
	U8 u1RxRK0B1DQ[8] = {70,70,70,70,70,70,70,70};
	U8 u1RxRK1B0DQ[8] = {70,70,70,70,70,70,70,70};
	U8 u1RxRK1B1DQ[8] = {70,70,70,70,70,70,70,70};
	U8 *pRxB0DQ, *pRxB1DQ;
	U8 *pTxDQPi;
	U8 backup_rank=0;

	backup_rank = p->rank;

	ShiftDQUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQ_OENUI_AllRK(p, -1, ALL_BYTES);
	ShiftDQSWCK_UI(p, -1, ALL_BYTES);

	for(u1RankIdx=0; u1RankIdx<p->support_rank_num; u1RankIdx++)
	{
		vSetRank(p, u1RankIdx);

#if 1
		//CBT
		//DramcCmdUIDelaySetting(p, 0);
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0),
								P_Fld(40, SHU_R0_CA_CMD0_RG_ARPI_CMD) |
								P_Fld(0, SHU_R0_CA_CMD0_RG_ARPI_CLK));
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_CA_CMD0), 0, SHU_R0_CA_CMD0_RG_ARPI_CS);
#endif

	#if 1
		//WL
		if (p->rank == RANK_0)
		{
			u1WLB0_Dly = 34;
			u1WLB1_Dly = 38;
		}
		else
		{
			u1WLB0_Dly = 37;
			u1WLB1_Dly = 32;
		}
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_DQ0), u1WLB0_Dly, SHU_R0_B0_DQ0_ARPI_PBYTE_B0);	//rank0, byte0, DQS delay
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_DQ0), u1WLB1_Dly, SHU_R0_B1_DQ0_ARPI_PBYTE_B1);	//rank0, byte1, DQS delay

		//Gating MCK/UI
		if (p->rank == RANK_0)
		{
			u1GatingMCKB0_Dly=0; u1GatingMCKB1_Dly=0;
			u1GatingUIB0_Dly=9; u1GatingUIB1_Dly=9;
			u1GatingPIB0_Dly=16; u1GatingPIB1_Dly=16;
			u1B0RodtMCK=0; u1B1RodtMCK=0;
			u1B0RodtUI=0; u1B1RodtUI=0;
		}
		else
		{
			u1GatingMCKB0_Dly=1; u1GatingMCKB1_Dly=1;
			u1GatingUIB0_Dly=2; u1GatingUIB1_Dly=2;
			u1GatingPIB0_Dly=0; u1GatingPIB1_Dly=0;
			u1B0RodtMCK=1; u1B1RodtMCK=1;
			u1B0RodtUI=3; u1B1RodtUI=3;
		}
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY),
			P_Fld(u1GatingMCKB0_Dly,
			SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(u1GatingUIB0_Dly,
			SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(((u1GatingMCKB0_Dly<<4)+u1GatingUIB0_Dly+4)>>4,
			SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0) |
			P_Fld(((u1GatingMCKB0_Dly<<4)+u1GatingUIB0_Dly+4)%16,
			SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0));

		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY),
			P_Fld(u1GatingMCKB1_Dly,
			SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(u1GatingUIB1_Dly,
			SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(((u1GatingMCKB1_Dly<<4)+u1GatingUIB1_Dly+4)>>4,
			SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1) |
			P_Fld(((u1GatingMCKB1_Dly<<4)+u1GatingUIB1_Dly+4)%16,
			SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1));

#if GATING_RODT_LATANCY_EN
			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY),
							P_Fld(u1B0RodtMCK,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
							P_Fld(u1B0RodtUI,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
							P_Fld(u1B0RodtMCK,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0) |
							P_Fld(u1B0RodtUI,
							SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0));

			vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY),
							P_Fld(u1B1RodtMCK,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
							P_Fld(u1B1RodtUI,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
							P_Fld(u1B1RodtMCK,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1) |
							P_Fld(u1B1RodtUI,
							SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1));
#endif

		//Gating PI
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY),
				u1GatingPIB0_Dly,
				SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
		vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY),
				u1GatingPIB1_Dly,
				SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);

		DramPhyReset(p);


		if (p->rank == RANK_0)
		{
			u1RxDQS0=0; u1RxDQS1=0;
			u1RxDQM0=70; u1RxDQM1=70;
			pRxB0DQ = u1RxRK0B0DQ;
			pRxB1DQ = u1RxRK0B1DQ;
		}
		else
		{
			u1RxDQS0=0; u1RxDQS1=0;
			u1RxDQM0=70; u1RxDQM1=70;
			pRxB0DQ = u1RxRK1B0DQ;
			pRxB1DQ = u1RxRK1B1DQ;
		}

				// set Rx dqs delay, (dqm delay)
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY5),
				P_Fld((U32)u1RxDQS0, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY4),
				P_Fld((U32)u1RxDQM0, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
				P_Fld((U32)0, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY5),
				P_Fld((U32)u1RxDQS1, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1));
		vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY4),
				P_Fld((U32)u1RxDQM1, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
				P_Fld((U32)0, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));

		// set Rx dq delay
		U8 u1BitIdx;
		for (u1BitIdx = 0; u1BitIdx < DQS_BIT_NUMBER; u1BitIdx += 2)
		{
			  vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_RXDLY0 + u1BitIdx * 2),
											P_Fld(((U32)pRxB0DQ[u1BitIdx]), SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
											P_Fld(((U32)pRxB0DQ[u1BitIdx+1]), SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0));

			 vIO32WriteFldMulti(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_RXDLY0 + u1BitIdx * 2),
											P_Fld((U32)pRxB1DQ[u1BitIdx], SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
											P_Fld((U32)pRxB1DQ[u1BitIdx+1], SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1));

			//mcSHOW_DBG_MSG(("u1BitId %d  Addr 0x%2x = %2d %2d %2d %2d \n", u1BitIdx, DDRPHY_RXDQ1+u1BitIdx*2,
			//				  FinalWinPerBit[u1BitIdx].best_dqdly, FinalWinPerBit[u1BitIdx+1].best_dqdly,  FinalWinPerBit[u1BitIdx+8].best_dqdly, FinalWinPerBit[u1BitIdx+9].best_dqdly));
		}

		{
			U8 u1TXMCK[4] = {4,4,4,4};
			U8 u1TXOENMCK[4] = {4,4,4,4};
			U8 u1TXUI[4] = {6,6,6,6 };
			U8 u1TXOENUI[4] = {2,2,2,2};
			U8 u1TXRK0PI[4] = {28,28,28,28};


			U8 u1TXMCK_RK1[4] = {4,4,4,4};
			U8 u1TXOENMCK_RK1[4] = {4,4,4,4};
			U8 u1TXUI_RK1[4] = {7,7,7,7};
			U8 u1TXOENUI_RK1[4] = {3,3,3,3};
			U8 u1TXRK1PI[4] = {46,46,46,46};

			if (p->rank == RANK_0)
			{
				pTxDQPi = u1TXRK0PI;

				TXSetDelayReg_DQ(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, pTxDQPi);
				TXSetDelayReg_DQM(p, 1, u1TXMCK, u1TXOENMCK, u1TXUI, u1TXOENUI, pTxDQPi);
			}
			else
			{
				pTxDQPi = u1TXRK1PI;
				TXSetDelayReg_DQ(p, 1, u1TXMCK_RK1, u1TXOENMCK_RK1, u1TXUI_RK1, u1TXOENUI_RK1, pTxDQPi);
				TXSetDelayReg_DQM(p, 1, u1TXMCK_RK1, u1TXOENMCK_RK1, u1TXUI_RK1, u1TXOENUI_RK1, pTxDQPi);
			}

			//Tx Perbits delay
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY1), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY0), 0);
			vIO32Write4B(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY1), 0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY3), 0x0, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0);
			vIO32WriteFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B1_TXDLY3), 0x0, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1);
		}

		dle_factor_handler(p, 14);
	#endif
	}

	vSetRank(p, backup_rank);
}

#endif
#endif

void sv_algorithm_assistance_LP4_1600(DRAMC_CTX_T *p)
{
//	  Enter body
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@13206
  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h09 (Mirror: 5'h00)
  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfeb (Mirror: 12'h000)
  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h015 (Mirror: 12'h000)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x09, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
		P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
		P_Fld(0xfeb, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x015, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@13076
  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h09 (Mirror: 5'h00)
  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h09 (Mirror: 5'h00)
  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h09 (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x09, MISC_SHU_RDAT_DATLAT) |
		P_Fld(0x09, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x09, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@13012
  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h0
  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h0
  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
		P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
		P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
		P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@13002
  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h0
  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h1 (Mirror: 1'h0)
  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h1 (Mirror: 4'h0)
  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h0
  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h0
  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h3 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
		P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x1, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
		P_Fld(0x1, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL) |
		P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@13229
  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
		P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12823
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h2 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12827
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h2 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@8022
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h9 (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hd (Mirror: 4'h0)
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x9, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@8036
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0b, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@8029
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xc, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@8040
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x11, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9429
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h9 (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hd (Mirror: 4'h0)
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x9, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9443
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0b, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9436
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xc, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9447
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x11, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@13022
  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h1 (Mirror: 4'h0)
  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODT_LAT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
		P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@8206
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9613
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RX_PIPE_CTRL_0				  - 	@13176
  RX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_RX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_MISC_RX_PIPE_CTRL, 0x1, SHU_MISC_RX_PIPE_CTRL_RX_PIPE_BYPASS_EN);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@8044
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@8051
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9451
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9458
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5628
  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h0
  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h0
  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
		P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
		P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@13192
  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h0
  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h1 (Mirror: 4'h0)
  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h0
  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12841
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12848
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@8000
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x09, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9407
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x09, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@8005
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x0c, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9412
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x0c, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@8010
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h0d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x09, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9417
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h0d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x09, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@8016
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x0c, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x10, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9423
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x0c, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x10, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_CA_CMD0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_0					  - 	@10832
  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[2:0]=3'h0
  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[6:4]=3'h0
  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[13:8]=6'h00
  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[21:16]=6'h20 (Mirror: 6'h00)
  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0, P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
		P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
		P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7980
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h19 (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h19 (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x19, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x19, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@9387
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h1f (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h1f (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_CA_CMD0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_1					  - 	@10842
  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[2:0]=3'h0
  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[6:4]=3'h0
  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[13:8]=6'h00
  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[21:16]=6'h20 (Mirror: 6'h00)
  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
		P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
		P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7990
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h13 (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h13 (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x13, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x13, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@9397
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h12 (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h12 (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x12, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x12, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5331
  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
  DPHY_CMD_CLKEN_EXTCNT 					   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[10:8]=3'h3
  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
  APHYPI_CKCGL_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h2
  APHYPI_CKCGH_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[23:20]=4'h4
  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x3, SHU_DCM_CTRL0_DPHY_CMD_CLKEN_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x2, SHU_DCM_CTRL0_APHYPI_CKCGL_CNT) | P_Fld(0x4, SHU_DCM_CTRL0_APHYPI_CKCGH_CNT) |
		P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5683
  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h3 (Mirror: 4'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h1 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h0
  DPHY_TX_DCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[15:12]=4'h2
  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
		P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x0, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
		P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DPHY_TX_DCM_EXTCNT) | P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@5221
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h1 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x1, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@5226
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h1 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h1 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x1, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5677
  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h0
  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h0
  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
		P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5576
  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h2 (Mirror: 3'h1)
  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h2 (Mirror: 3'h1)
  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h1
  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h1
  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS0) |
		P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5587
  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h1
  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h1
  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h6 (Mirror: 4'h1)
  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h6 (Mirror: 4'h1)
  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS0) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
		P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@5041
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h2 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h2 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h1
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h1
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@5063
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h2 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h2 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h1
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h1
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@5085
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h1
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h1
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h6 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h6 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@5107
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h1
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h1
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h6 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h6 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@5052
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h2 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h2 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h1
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h1
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@5074
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h2 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h2 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h1
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h1
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@5096
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h2 (Mirror: 4'h1)
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h2 (Mirror: 4'h1)
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h7 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h7 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@5118
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h2 (Mirror: 4'h1)
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h2 (Mirror: 4'h1)
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h7 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h7 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@5129
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h019 (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x019, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@5139
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h019 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x019, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@5177
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h019 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x019, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@5134
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h013 (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h012 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x013, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x012, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@5144
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h013 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h012 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x013, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x012, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@5182
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h013 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h012 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x013, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x012, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@5187
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h1f (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h19 (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h1f (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h19 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x19, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x19, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@5194
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h12 (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h13 (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h12 (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h13 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x12, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x13, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x12, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x13, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7826
  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h3c (Mirror: 8'h00)
  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h3c (Mirror: 8'h00)
  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h3c (Mirror: 8'h00)
  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h3c (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7840
  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h3c (Mirror: 8'h00)
  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h3c (Mirror: 8'h00)
  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h3c (Mirror: 8'h00)
  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h3c (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7868
  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h3c (Mirror: 8'h00)
  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x3c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@9240
  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@9254
  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@9281
  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_DERATING0_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING0_0 					  - 	@5538
  ACDERATEEN								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[0:0]=1'h0
  TRRD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[18:16]=3'h1 (Mirror: 3'h0)
  TRCD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[27:24]=4'h4 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING0, P_Fld(0x0, SHU_AC_DERATING0_ACDERATEEN) |
		P_Fld(0x1, SHU_AC_DERATING0_TRRD_DERATE) | P_Fld(0x4, SHU_AC_DERATING0_TRCD_DERATE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_DERATING1_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING1_0 					  - 	@5544
  TRPAB_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[3:0]=4'h3 (Mirror: 4'h0)
  TRP_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[11:8]=4'h2 (Mirror: 4'h0)
  TRAS_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[21:16]=6'h00
  TRC_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[28:24]=5'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING1, P_Fld(0x3, SHU_AC_DERATING1_TRPAB_DERATE) |
		P_Fld(0x2, SHU_AC_DERATING1_TRP_DERATE) | P_Fld(0x00, SHU_AC_DERATING1_TRAS_DERATE) |
		P_Fld(0x00, SHU_AC_DERATING1_TRC_DERATE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_DERATING_05T_0						   ral_reg_DRAMC_blk_SHU_AC_DERATING_05T_0					  - 	@5551
  TRC_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[0:0]=1'h0
  TRCD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[6:6]=1'h0
  TRP_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[7:7]=1'h1 (Mirror: 1'h0)
  TRPAB_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[8:8]=1'h1 (Mirror: 1'h0)
  TRAS_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[9:9]=1'h1 (Mirror: 1'h0)
  TRRD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[12:12]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING_05T, P_Fld(0x0, SHU_AC_DERATING_05T_TRC_05T_DERATE) |
		P_Fld(0x0, SHU_AC_DERATING_05T_TRCD_05T_DERATE) | P_Fld(0x1, SHU_AC_DERATING_05T_TRP_05T_DERATE) |
		P_Fld(0x1, SHU_AC_DERATING_05T_TRPAB_05T_DERATE) | P_Fld(0x1, SHU_AC_DERATING_05T_TRAS_05T_DERATE) |
		P_Fld(0x0, SHU_AC_DERATING_05T_TRRD_05T_DERATE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5322
  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
		P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5341
  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h32 (Mirror: 8'h00)
  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x32, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5504
  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h0
  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h0
  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h1 (Mirror: 1'h0)
  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h0
  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h1 (Mirror: 1'h0)
  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h1 (Mirror: 1'h0)
  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h1 (Mirror: 1'h0)
  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h0
  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h0
  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h1 (Mirror: 1'h0)
  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h1 (Mirror: 1'h0)
  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h1 (Mirror: 1'h0)
  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h1 (Mirror: 1'h0)
  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h1 (Mirror: 1'h0)
  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h1 (Mirror: 1'h0)
  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TXP_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRRI_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTWTR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRR2MRW_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5497
  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h03 (Mirror: 5'h01)
  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h03 (Mirror: 6'h01)
  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h3 (Mirror: 4'h1)
  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h04 (Mirror: 5'h01)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x03, SHU_ACTIM_XRT_XRTR2R) |
		P_Fld(0x03, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x3, SHU_ACTIM_XRT_XRTW2R) |
		P_Fld(0x04, SHU_ACTIM_XRT_XRTW2W));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5443
  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[5:0]=6'h04 (Mirror: 6'h01)
  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h07 (Mirror: 8'h06)
  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h1 (Mirror: 3'h0)
  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'h4 (Mirror: 4'h2)
  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h2 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x04, SHU_ACTIM0_TWTR) |
		P_Fld(0x07, SHU_ACTIM0_TWR) | P_Fld(0x1, SHU_ACTIM0_TRRD) |
		P_Fld(0x4, SHU_ACTIM0_TRCD) | P_Fld(0x2, SHU_ACTIM0_CKELCKCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5451
  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'h3 (Mirror: 4'ha)
  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h4 (Mirror: 4'h8)
  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h2
  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h00 (Mirror: 6'h04)
  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h00 (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0x3, SHU_ACTIM1_TRPAB) |
		P_Fld(0x4, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x2, SHU_ACTIM1_TRP) |
		P_Fld(0x00, SHU_ACTIM1_TRAS) | P_Fld(0x00, SHU_ACTIM1_TRC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5459
  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h0
  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h05 (Mirror: 5'h0e)
  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h0
  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h03 (Mirror: 6'h00)
  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h00 (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x0, SHU_ACTIM2_TXP) |
		P_Fld(0x05, SHU_ACTIM2_TMRRI) | P_Fld(0x0, SHU_ACTIM2_TRTP) |
		P_Fld(0x03, SHU_ACTIM2_TR2W) | P_Fld(0x00, SHU_ACTIM2_TFAW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5467
  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h1a (Mirror: 8'h00)
  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h40 (Mirror: 8'h00)
  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[29:24]=6'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x1a, SHU_ACTIM3_TRFCPB) |
		P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
		P_Fld(0x40, SHU_ACTIM3_TRFC) | P_Fld(0x00, SHU_ACTIM3_TWTR_L));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5475
  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h04e (Mirror: 10'h028)
  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h07 (Mirror: 6'h00)
  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h05 (Mirror: 6'h00)
  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h10 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x04e, SHU_ACTIM4_TXREFCNT) |
		P_Fld(0x07, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x05, SHU_ACTIM4_TMRR2W) |
		P_Fld(0x10, SHU_ACTIM4_TZQCS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5482
  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h08 (Mirror: 7'h00)
  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h09 (Mirror: 7'h00)
  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h0b (Mirror: 8'h00)
  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x08, SHU_ACTIM5_TR2PD) |
		P_Fld(0x09, SHU_ACTIM5_TWTPD) | P_Fld(0x0b, SHU_ACTIM5_TPBR2PBR) |
		P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5489
  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h06 (Mirror: 5'h1f)
  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h3 (Mirror: 4'h0)
  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h2 (Mirror: 4'h0)
  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h06 (Mirror: 6'h00)
  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h09 (Mirror: 6'h13)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x06, SHU_ACTIM6_TZQLAT2) |
		P_Fld(0x3, SHU_ACTIM6_TMRD) | P_Fld(0x2, SHU_ACTIM6_TMRW) |
		P_Fld(0x06, SHU_ACTIM6_TW2MRW) | P_Fld(0x09, SHU_ACTIM6_TR2MRW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5567
  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h1 (Mirror: 3'h2)
  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
		P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
		P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x1, SHU_CKECTRL_TCKEPRD) |
		P_Fld(0x3, SHU_CKECTRL_TCKESRX));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5671
  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
		P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@8226
  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0063 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0063, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9633
  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0063 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0063, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@8126
  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h5 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
		P_Fld(0x5, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9533
  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h5 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
		P_Fld(0x5, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7888
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x64, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x64, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7902
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x64, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x64, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7916
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x64, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x64, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7930
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x64, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x64, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7944
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x64, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x64, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7954
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h0da (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h0da (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x0da, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x0da, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7895
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x63, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7909
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x63, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7923
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x63, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7937
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x63, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7949
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x63, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7959
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h0d9 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h0d9 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0d9, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x0d9, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@9295
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x64, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x64, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@9309
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x64, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x64, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@9323
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x64, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x64, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@9337
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h64 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h64 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x64, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x64, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@9351
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h64 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h64 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x64, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x64, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@9361
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h0da (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h0da (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x0da, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x0da, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@9302
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x63, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@9316
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x63, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@9330
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x63, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@9344
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h63 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h63 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x63, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@9356
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h63 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h63 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x63, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x63, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@9366
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h0d9 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h0d9 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0d9, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x0d9, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7782
  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h0
  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
		P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
		P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
		P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@9189
  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h0
  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
		P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
		P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
		P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7711
  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h6e (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h6e (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h24 (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h24 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x6e, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
		P_Fld(0x6e, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x24, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
		P_Fld(0x24, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@9118
  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h6e (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h6e (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h24 (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h24 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x6e, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
		P_Fld(0x6e, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x24, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
		P_Fld(0x24, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7718
  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h0e
  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h0
  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h0
  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h0
  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x0e, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
		P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
		P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
		P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@9125
  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h0e
  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h0
  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h0
  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h0
  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x0e, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
		P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
		P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
		P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
//	  Exit body
}


void sv_algorithm_assistance_LP4_800(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@13206
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h0e (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hff5 (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h00b (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x0e, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xff5, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x00b, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@13076
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h0e (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h0e (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h0e (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x0e, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@13012
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h1 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h0
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h0
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@13002
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h3 (Mirror: 4'h0)
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h1 (Mirror: 1'h0)
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h4 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h4 (Mirror: 4'h0)
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h4 (Mirror: 4'h0)
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h6 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x1, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@13229
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h4 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h4 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h4 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12823
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h6 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x6, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12827
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h6 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x6, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@8022
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h6 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h8 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x6, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x8, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@8036
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0b, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@8029
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h7 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h9 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x9, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@8040
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h1f (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1f, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9429
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h6 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h8 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x6, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x8, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9443
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0b, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9436
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h7 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h9 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x9, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9447
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h1f (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1f, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@13022
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h4 (Mirror: 4'h0)
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x4, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@8206
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9613
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RX_PIPE_CTRL_0				  - 	@13176
	  RX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_RX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_MISC_RX_PIPE_CTRL, 0x1, SHU_MISC_RX_PIPE_CTRL_RX_PIPE_BYPASS_EN);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@8044
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h1 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@8051
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9451
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h1 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9458
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5628
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@13192
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h0
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h5 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h0
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h1 (Mirror: 4'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x5, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12841
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12848
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@8000
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h06 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x06, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9407
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h06 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x06, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@8005
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h1f (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h07 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1f, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x07, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9412
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h1f (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h07 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1f, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x07, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@8010
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h06 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h08 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x06, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x08, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9417
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h06 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h08 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x06, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x08, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@8016
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h1f (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h07 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h09 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x07, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x09, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9423
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h1f (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h07 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h09 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x07, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x09, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7980
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h18 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h18 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x18, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@9387
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h18 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h18 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7990
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h18 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h18 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x18, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@9397
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h18 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h18 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5331
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMD_CLKEN_EXTCNT 					   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[10:8]=3'h3
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h6 (Mirror: 4'h0)
	  APHYPI_CKCGL_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h2
	  APHYPI_CKCGH_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[23:20]=4'h4
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x3, SHU_DCM_CTRL0_DPHY_CMD_CLKEN_EXTCNT) | P_Fld(0x6, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x2, SHU_DCM_CTRL0_APHYPI_CKCGL_CNT) | P_Fld(0x5, SHU_DCM_CTRL0_APHYPI_CKCGH_CNT) |
			P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5683
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h3 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h0
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h3 (Mirror: 3'h0)
	  DPHY_TX_DCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[15:12]=4'h2
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x0, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DPHY_TX_DCM_EXTCNT) | P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@5221
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h0
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h3 (Mirror: 3'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@5226
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h0
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h3 (Mirror: 3'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5677
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h2 (Mirror: 3'h0)
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5576
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@5041
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@5063
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@5085
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h1
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h1
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@5107
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h1
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h1
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@5052
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@5074
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@5096
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h1
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h1
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@5118
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h1
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h1
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@5129
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@5139
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@5177
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@5134
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@5144
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@5182
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h018 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h018 (Mirror: 11'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@5187
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h18 (Mirror: 6'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@5194
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h18 (Mirror: 6'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7826
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h30 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x30, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x30, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x30, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x30, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7840
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h30 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h30 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x30, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x30, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x30, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x30, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7868
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h30 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x30, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@9233
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h0c (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x0c, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x0c, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x0c, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x0c, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@9247
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h0c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h0c (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x0c, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x0c, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x0c, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x0c, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@9275
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h0c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x0c, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7833
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h10 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7847
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h10 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7874
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x10, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@9240
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h20 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x20, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x20, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x20, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@9254
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h20 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h20 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x20, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x20, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x20, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@9281
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h20 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5651
	  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING0_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING0_0 					  - 	@5538
	  ACDERATEEN								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[0:0]=1'h1 (Mirror: 1'h0)
	  TRRD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[18:16]=3'h2 (Mirror: 3'h0)
	  TRCD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[27:24]=4'h4 (Mirror: 4'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING0, P_Fld(0x1, SHU_AC_DERATING0_ACDERATEEN) |
			P_Fld(0x2, SHU_AC_DERATING0_TRRD_DERATE) | P_Fld(0x4, SHU_AC_DERATING0_TRCD_DERATE));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING1_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING1_0 					  - 	@5544
	  TRPAB_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[3:0]=4'h3 (Mirror: 4'h0)
	  TRP_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[11:8]=4'h2 (Mirror: 4'h0)
	  TRAS_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[21:16]=6'h01 (Mirror: 6'h00)
	  TRC_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[28:24]=5'h00
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING1, P_Fld(0x3, SHU_AC_DERATING1_TRPAB_DERATE) |
			P_Fld(0x2, SHU_AC_DERATING1_TRP_DERATE) | P_Fld(0x01, SHU_AC_DERATING1_TRAS_DERATE) |
			P_Fld(0x00, SHU_AC_DERATING1_TRC_DERATE));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5322
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5341
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h32 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x32, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5497
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h05 (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h0a (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h6 (Mirror: 4'h1)
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h09 (Mirror: 5'h01)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x05, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x0a, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x6, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x09, SHU_ACTIM_XRT_XRTW2W));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5443
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[5:0]=6'h0a (Mirror: 6'h01)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h0c (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h1 (Mirror: 3'h0)
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'h4 (Mirror: 4'h2)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h3 (Mirror: 4'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x0a, SHU_ACTIM0_TWTR) |
			P_Fld(0x0c, SHU_ACTIM0_TWR) | P_Fld(0x1, SHU_ACTIM0_TRRD) |
			P_Fld(0x4, SHU_ACTIM0_TRCD) | P_Fld(0x3, SHU_ACTIM0_CKELCKCNT));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5451
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'h3 (Mirror: 4'ha)
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h7 (Mirror: 4'h8)
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h2
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h01 (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h00 (Mirror: 5'h05)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0x3, SHU_ACTIM1_TRPAB) |
			P_Fld(0x7, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x2, SHU_ACTIM1_TRP) |
			P_Fld(0x01, SHU_ACTIM1_TRAS) | P_Fld(0x00, SHU_ACTIM1_TRC));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5459
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h0
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h07 (Mirror: 5'h0e)
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h3 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h0a (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h00 (Mirror: 5'h05)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x0, SHU_ACTIM2_TXP) |
			P_Fld(0x07, SHU_ACTIM2_TMRRI) | P_Fld(0x3, SHU_ACTIM2_TRTP) |
			P_Fld(0x0a, SHU_ACTIM2_TR2W) | P_Fld(0x00, SHU_ACTIM2_TFAW));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5467
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h1a (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h8 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h8 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h40 (Mirror: 8'h00)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[29:24]=6'h25 (Mirror: 6'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x1a, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x8, SHU_ACTIM3_MANTMRR) | P_Fld(0x8, SHU_ACTIM3_TR2MRR) |
			P_Fld(0x40, SHU_ACTIM3_TRFC) | P_Fld(0x25, SHU_ACTIM3_TWTR_L));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5475
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h04e (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0f (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h0c (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h10 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x04e, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x0f, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0c, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x10, SHU_ACTIM4_TZQCS));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5482
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h10 (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h0f (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h15 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x10, SHU_ACTIM5_TR2PD) |
			P_Fld(0x0f, SHU_ACTIM5_TWTPD) | P_Fld(0x15, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5489
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h06 (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h6 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h5 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h0d (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h11 (Mirror: 6'h13)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x06, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x6, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
			P_Fld(0x0d, SHU_ACTIM6_TW2MRW) | P_Fld(0x11, SHU_ACTIM6_TR2MRW));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5567
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h0
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h3 (Mirror: 3'h1)
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h3 (Mirror: 3'h1)
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h2
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x0, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x3, SHU_CKECTRL_TPDE) |
			P_Fld(0x3, SHU_CKECTRL_TPDX) | P_Fld(0x2, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5671
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@8226
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0031 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0031, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9633
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0031 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0031, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@8126
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h7 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x7, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9533
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h7 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x7, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7888
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7902
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7916
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7930
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7944
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x75, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7954
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h17e (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h17e (Mirror: 9'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x17e, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x17e, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7895
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x74, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7909
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x74, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7923
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x74, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7937
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x74, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7949
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x74, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7959
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h17d (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h17d (Mirror: 9'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17d, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x17d, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@9295
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@9309
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@9323
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@9337
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@9351
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h75 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x75, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@9361
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h17e (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h17e (Mirror: 9'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x17e, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x17e, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@9302
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x74, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@9316
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x74, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@9330
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x74, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@9344
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h74 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x74, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@9356
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h74 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h74 (Mirror: 8'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x74, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x74, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@9366
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h17d (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h17d (Mirror: 9'h000)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17d, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x17d, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7782
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@9189
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7711
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h03 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h03 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h35 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h35 (Mirror: 6'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x03, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x03, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x35, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x35, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@9118
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h03 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h03 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h35 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h35 (Mirror: 6'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x03, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x03, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x35, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x35, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7718
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x0e, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@9125
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x0e, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  Exit body
}


void sv_algorithm_assistance_LP4_3733(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@13206
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h0f (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfd0 (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h030 (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x0f, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xfd0, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x030, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@13076
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h0f (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h0f (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h0f (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x0f, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@13012
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h1 (Mirror: 3'h0)
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@13002
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h4 (Mirror: 4'h0)
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h1 (Mirror: 1'h0)
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h6 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h8 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x1, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x8, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@13229
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12823
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12827
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@8022
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h0
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h4 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x4, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@8036
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0f (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0f, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@8029
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h7 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hb (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0xb, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@8040
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h1c (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1c, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9429
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h0
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h4 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x4, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9443
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0f (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0f, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9436
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h7 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hb (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0xb, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9447
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h1c (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1c, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@13022
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h7 (Mirror: 4'h0)
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x7, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@8206
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9613
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RX_PIPE_CTRL_0				  - 	@13176
	  RX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_RX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_MISC_RX_PIPE_CTRL, 0x1, SHU_MISC_RX_PIPE_CTRL_RX_PIPE_BYPASS_EN);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@8044
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h3 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@8051
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9451
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h3 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9458
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5628
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@13192
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h0
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h6 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x6, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x2, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12841
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12848
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@8000
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0f, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x10, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9407
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0f, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x10, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@8005
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h1c (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h17 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x17, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9412
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h1c (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h17 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x17, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@8010
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h14 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x10, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x14, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9417
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h14 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x10, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x14, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@8016
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h1c (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h17 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h1b (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x17, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x1b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9423
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h1c (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h17 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h1b (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x17, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x1b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_0					  - 	@10832
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[21:16]=6'h20 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0, P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7980
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h11 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h11 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x11, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x11, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@9387
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h12 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h12 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x12, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x12, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_1					  - 	@10842
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[21:16]=6'h20 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7990
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h16 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h16 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x16, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x16, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@9397
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h21 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h21 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x21, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x21, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5331
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMD_CLKEN_EXTCNT 					   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[10:8]=3'h3
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
	  APHYPI_CKCGL_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h2
	  APHYPI_CKCGH_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[23:20]=4'h4
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x3, SHU_DCM_CTRL0_DPHY_CMD_CLKEN_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x2, SHU_DCM_CTRL0_APHYPI_CKCGL_CNT) | P_Fld(0x4, SHU_DCM_CTRL0_APHYPI_CKCGH_CNT) |
			P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5683
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h3 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h2 (Mirror: 3'h0)
	  DPHY_TX_DCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[15:12]=4'h2
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DPHY_TX_DCM_EXTCNT) | P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@5221
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@5226
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5677
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h3 (Mirror: 3'h0)
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h3 (Mirror: 3'h0)
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5576
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5587
	  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h1
	  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h1
	  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
	  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
	  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
	  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS0) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
			P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@5041
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@5063
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@5085
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h2 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h2 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@5107
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h2 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h2 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@5052
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@5074
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h3 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@5096
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h3 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h0 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h0 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x0, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x0, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@5118
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h3 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h0 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h0 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x0, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x0, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@5129
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h011 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h012 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x011, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x012, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@5139
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h011 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h012 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x011, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x012, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@5177
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h011 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h012 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x011, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x012, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@5134
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h016 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x016, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@5144
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h016 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x016, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@5182
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h016 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x016, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@5187
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h12 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h11 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h12 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h11 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x12, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x11, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x12, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x11, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@5194
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h21 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h16 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h21 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h16 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x21, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x16, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x21, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x16, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7826
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7840
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7868
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x08, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@9233
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h04 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@9247
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h04 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@9275
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x04, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7833
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h34 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x34, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x34, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x34, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7847
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h34 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h34 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x34, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x34, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x34, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7874
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h34 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@9240
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@9254
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@9281
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5651
	  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h2 (Mirror: 4'h0)
	  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h2 (Mirror: 4'h0)
	  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING0_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING0_0 					  - 	@5538
	  ACDERATEEN								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[0:0]=1'h0
	  TRRD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[18:16]=3'h5 (Mirror: 3'h0)
	  TRCD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[27:24]=4'h9 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING0, P_Fld(0x0, SHU_AC_DERATING0_ACDERATEEN) |
			P_Fld(0x5, SHU_AC_DERATING0_TRRD_DERATE) | P_Fld(0x9, SHU_AC_DERATING0_TRCD_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING1_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING1_0 					  - 	@5544
	  TRPAB_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[3:0]=4'h9 (Mirror: 4'h0)
	  TRP_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[11:8]=4'h8 (Mirror: 4'h0)
	  TRAS_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[21:16]=6'h0c (Mirror: 6'h00)
	  TRC_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[28:24]=5'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING1, P_Fld(0x9, SHU_AC_DERATING1_TRPAB_DERATE) |
			P_Fld(0x8, SHU_AC_DERATING1_TRP_DERATE) | P_Fld(0x0c, SHU_AC_DERATING1_TRAS_DERATE) |
			P_Fld(0x00, SHU_AC_DERATING1_TRC_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING_05T_0						   ral_reg_DRAMC_blk_SHU_AC_DERATING_05T_0					  - 	@5551
	  TRC_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[0:0]=1'h0
	  TRCD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[6:6]=1'h1 (Mirror: 1'h0)
	  TRP_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[7:7]=1'h0
	  TRPAB_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[8:8]=1'h1 (Mirror: 1'h0)
	  TRAS_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[9:9]=1'h0
	  TRRD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[12:12]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING_05T, P_Fld(0x0, SHU_AC_DERATING_05T_TRC_05T_DERATE) |
			P_Fld(0x1, SHU_AC_DERATING_05T_TRCD_05T_DERATE) | P_Fld(0x0, SHU_AC_DERATING_05T_TRP_05T_DERATE) |
			P_Fld(0x1, SHU_AC_DERATING_05T_TRPAB_05T_DERATE) | P_Fld(0x0, SHU_AC_DERATING_05T_TRAS_05T_DERATE) |
			P_Fld(0x0, SHU_AC_DERATING_05T_TRRD_05T_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5322
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5341
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h75 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x75, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5504
	  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
	  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
	  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h1 (Mirror: 1'h0)
	  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
	  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h1 (Mirror: 1'h0)
	  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h0
	  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h1 (Mirror: 1'h0)
	  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h0
	  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h1 (Mirror: 1'h0)
	  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h1 (Mirror: 1'h0)
	  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
	  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
	  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
	  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
	  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
	  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h1 (Mirror: 1'h0)
	  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h0
	  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h0
	  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
	  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
	  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h0
	  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
	  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h0
	  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
	  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h1 (Mirror: 1'h0)
	  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h0
	  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h1 (Mirror: 1'h0)
	  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h0
	  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h1 (Mirror: 1'h0)
	  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h1 (Mirror: 1'h0)
	  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5497
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h03 (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h08 (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h1
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h05 (Mirror: 5'h01)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x03, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x08, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x1, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x05, SHU_ACTIM_XRT_XRTW2W));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5443
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[5:0]=6'h08 (Mirror: 6'h01)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h0d (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h4 (Mirror: 3'h0)
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'h8 (Mirror: 4'h2)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h3 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x08, SHU_ACTIM0_TWTR) |
			P_Fld(0x0d, SHU_ACTIM0_TWR) | P_Fld(0x4, SHU_ACTIM0_TRRD) |
			P_Fld(0x8, SHU_ACTIM0_TRCD) | P_Fld(0x3, SHU_ACTIM0_CKELCKCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5451
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'h8 (Mirror: 4'ha)
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h8
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h7 (Mirror: 4'h2)
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h0b (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h00 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0x8, SHU_ACTIM1_TRPAB) |
			P_Fld(0x8, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x7, SHU_ACTIM1_TRP) |
			P_Fld(0x0b, SHU_ACTIM1_TRAS) | P_Fld(0x00, SHU_ACTIM1_TRC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5459
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h0
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h0c (Mirror: 5'h0e)
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h2 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h09 (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h0b (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x0, SHU_ACTIM2_TXP) |
			P_Fld(0x0c, SHU_ACTIM2_TMRRI) | P_Fld(0x2, SHU_ACTIM2_TRTP) |
			P_Fld(0x09, SHU_ACTIM2_TR2W) | P_Fld(0x0b, SHU_ACTIM2_TFAW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5467
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h4d (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'ha5 (Mirror: 8'h00)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[29:24]=6'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x4d, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0xa5, SHU_ACTIM3_TRFC) | P_Fld(0x00, SHU_ACTIM3_TWTR_L));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5475
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h0b5 (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0d (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h0c (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h28 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x0b5, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x0d, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0c, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x28, SHU_ACTIM4_TZQCS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5482
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h0e (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h10 (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h23 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x0e, SHU_ACTIM5_TR2PD) |
			P_Fld(0x10, SHU_ACTIM5_TWTPD) | P_Fld(0x23, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5489
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h0e (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h7 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h5 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h0a (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h10 (Mirror: 6'h13)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x0e, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x7, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
			P_Fld(0x0a, SHU_ACTIM6_TW2MRW) | P_Fld(0x10, SHU_ACTIM6_TR2MRW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5567
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h3 (Mirror: 3'h2)
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
			P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x3, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5671
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@8226
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h00e7 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x00e7, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9633
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h00e7 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x00e7, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@8126
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h4 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x4, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9533
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h4 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x4, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7888
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x6d, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x6d, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7902
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x6d, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x6d, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7916
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x6d, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x6d, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7930
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x6d, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x6d, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7944
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x6d, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x6d, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7954
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h061 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h061 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x061, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x061, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7895
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x6c, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7909
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x6c, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7923
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x6c, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7937
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x6c, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7949
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x6c, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7959
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h060 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h060 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x060, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x060, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@9295
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x6d, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x6d, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@9309
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x6d, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x6d, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@9323
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x6d, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x6d, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@9337
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h6d (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x6d, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x6d, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@9351
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h6d (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h6d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x6d, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x6d, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@9361
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h061 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h061 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x061, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x061, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@9302
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x6c, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@9316
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x6c, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@9330
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x6c, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@9344
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h6c (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x6c, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@9356
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h6c (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h6c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6c, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x6c, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@9366
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h060 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h060 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x060, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x060, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7782
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@9189
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7711
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h75 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h75 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h2d (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h2d (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x75, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x75, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x2d, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x2d, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@9118
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h75 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h75 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h2d (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h2d (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x75, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x75, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x2d, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x2d, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7718
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x0e, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@9125
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x0e, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  Exit body
}

void sv_algorithm_assistance_LP4_4266(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@13241
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h10 (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfcb (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h035 (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x10, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xfcb, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x035, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@13111
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h10 (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h0f (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h0f (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x10, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@13047
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h1 (Mirror: 3'h0)
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@13037
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h4 (Mirror: 4'h0)
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h1 (Mirror: 1'h0)
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h6 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h8 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x1, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x8, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@13264
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12858
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12862
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@8012
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h1 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h5 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x5, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@8026
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h01 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x01, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@8019
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h9 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hd (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x9, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@8030
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h08 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x08, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9435
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h1 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h5 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x5, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9449
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h01 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x01, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9442
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h9 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hd (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x9, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9453
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h08 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x08, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@13057
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h7 (Mirror: 4'h0)
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x7, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@8204
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9627
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@8034
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@8041
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9457
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9464
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5361
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@13227
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h0
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h6 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x6, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x2, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12876
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12883
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7990
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x01, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x11, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9413
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x01, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x11, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7995
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x19, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9418
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x19, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@8000
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h15 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x01, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x15, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9423
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h15 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x01, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x15, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@8006
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h1d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x19, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x1d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9429
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h1d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x19, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x1d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7970
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h13 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h13 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x13, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x13, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@9393
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h16 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h16 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x16, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x16, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7980
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h2b (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h2b (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h01 (Mirror: 6'h00)
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x2b, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x2b, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x01, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@9403
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h2b (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h2b (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h01 (Mirror: 6'h00)
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x2b, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x2b, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x01, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5064
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMD_CLKEN_EXTCNT 					   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[10:8]=3'h3
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
	  APHYPI_CKCGL_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h2
	  APHYPI_CKCGH_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[23:20]=4'h4
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x3, SHU_DCM_CTRL0_DPHY_CMD_CLKEN_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x2, SHU_DCM_CTRL0_APHYPI_CKCGL_CNT) | P_Fld(0x4, SHU_DCM_CTRL0_APHYPI_CKCGH_CNT) |
			P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5416
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h3 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h3 (Mirror: 3'h0)
	  DPHY_TX_DCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[15:12]=4'h2
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DPHY_TX_DCM_EXTCNT) | P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4954
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h4 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x4, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4959
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h4 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5410
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h2 (Mirror: 3'h0)
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5309
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5320
	  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h5 (Mirror: 4'h1)
	  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h5 (Mirror: 4'h1)
	  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
	  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
	  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
	  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x5, SHU_SELPH_DQS1_DLY_DQS0) |
			P_Fld(0x5, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x2, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
			P_Fld(0x2, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4774
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4796
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4818
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h6 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h6 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h3 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h3 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4840
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h6 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h6 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h3 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h3 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4785
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4807
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4829
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h7 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h7 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h4 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h4 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x7, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x7, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4851
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h7 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h7 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h4 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h4 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x7, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x7, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4862
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h013 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h016 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x013, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x016, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4872
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h013 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h016 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x013, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x016, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4910
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h013 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h016 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x013, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x016, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4867
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h02b (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h02b (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02b, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x02b, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4877
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h02b (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h02b (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02b, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x02b, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4915
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h02b (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h02b (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02b, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x02b, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4920
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h16 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h13 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h16 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h13 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x16, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x13, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x16, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x13, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4927
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h2b (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h2b (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h2b (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h2b (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2b, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x2b, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x2b, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x2b, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7816
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7830
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7858
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x10, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@9239
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h04 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@9253
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h04 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h04 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x04, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@9281
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h04 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x04, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7823
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7837
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7864
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@9246
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@9260
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@9287
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5384
	  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING0_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING0_0 					  - 	@5271
	  ACDERATEEN								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[0:0]=1'h0
	  TRRD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[18:16]=3'h5 (Mirror: 3'h0)
	  TRCD_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING0_0[27:24]=4'hb (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING0, P_Fld(0x0, SHU_AC_DERATING0_ACDERATEEN) |
			P_Fld(0x5, SHU_AC_DERATING0_TRRD_DERATE) | P_Fld(0xb, SHU_AC_DERATING0_TRCD_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING1_0							   ral_reg_DRAMC_blk_SHU_AC_DERATING1_0 					  - 	@5277
	  TRPAB_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[3:0]=4'hb (Mirror: 4'h0)
	  TRP_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[11:8]=4'h9 (Mirror: 4'h0)
	  TRAS_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[21:16]=6'h0f (Mirror: 6'h00)
	  TRC_DERATE								   uvm_reg_field											  ...	 RW SHU_AC_DERATING1_0[28:24]=5'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING1, P_Fld(0xb, SHU_AC_DERATING1_TRPAB_DERATE) |
			P_Fld(0x9, SHU_AC_DERATING1_TRP_DERATE) | P_Fld(0x0f, SHU_AC_DERATING1_TRAS_DERATE) |
			P_Fld(0x00, SHU_AC_DERATING1_TRC_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_DERATING_05T_0						   ral_reg_DRAMC_blk_SHU_AC_DERATING_05T_0					  - 	@5284
	  TRC_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[0:0]=1'h0
	  TRCD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[6:6]=1'h0
	  TRP_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[7:7]=1'h1 (Mirror: 1'h0)
	  TRPAB_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[8:8]=1'h0
	  TRAS_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[9:9]=1'h0
	  TRRD_05T_DERATE							   uvm_reg_field											  ...	 RW SHU_AC_DERATING_05T_0[12:12]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_DERATING_05T, P_Fld(0x0, SHU_AC_DERATING_05T_TRC_05T_DERATE) |
			P_Fld(0x0, SHU_AC_DERATING_05T_TRCD_05T_DERATE) | P_Fld(0x1, SHU_AC_DERATING_05T_TRP_05T_DERATE) |
			P_Fld(0x0, SHU_AC_DERATING_05T_TRPAB_05T_DERATE) | P_Fld(0x0, SHU_AC_DERATING_05T_TRAS_05T_DERATE) |
			P_Fld(0x1, SHU_AC_DERATING_05T_TRRD_05T_DERATE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5055
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5074
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h86 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x86, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5237
	  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
	  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h1 (Mirror: 1'h0)
	  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h0
	  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
	  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h0
	  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h1 (Mirror: 1'h0)
	  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h0
	  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h1 (Mirror: 1'h0)
	  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
	  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
	  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h0
	  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
	  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
	  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
	  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h1 (Mirror: 1'h0)
	  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h0
	  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h0
	  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h1 (Mirror: 1'h0)
	  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
	  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
	  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h0
	  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
	  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h1 (Mirror: 1'h0)
	  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
	  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h0
	  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h1 (Mirror: 1'h0)
	  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h0
	  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h0
	  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
	  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h0
	  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5230
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h03 (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h08 (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h1
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h05 (Mirror: 5'h01)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x03, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x08, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x1, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x05, SHU_ACTIM_XRT_XRTW2W));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5176
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[5:0]=6'h0a (Mirror: 6'h01)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h0f (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h3 (Mirror: 3'h0)
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'ha (Mirror: 4'h2)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h3 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x0a, SHU_ACTIM0_TWTR) |
			P_Fld(0x0f, SHU_ACTIM0_TWR) | P_Fld(0x3, SHU_ACTIM0_TRRD) |
			P_Fld(0xa, SHU_ACTIM0_TRCD) | P_Fld(0x3, SHU_ACTIM0_CKELCKCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5184
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'ha
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h8
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h8 (Mirror: 4'h2)
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h0e (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h00 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0xa, SHU_ACTIM1_TRPAB) |
			P_Fld(0x8, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x8, SHU_ACTIM1_TRP) |
			P_Fld(0x0e, SHU_ACTIM1_TRAS) | P_Fld(0x00, SHU_ACTIM1_TRC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5192
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h1 (Mirror: 4'h0)
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h0e
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h2 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h09 (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h08 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x1, SHU_ACTIM2_TXP) |
			P_Fld(0x0e, SHU_ACTIM2_TMRRI) | P_Fld(0x2, SHU_ACTIM2_TRTP) |
			P_Fld(0x09, SHU_ACTIM2_TR2W) | P_Fld(0x08, SHU_ACTIM2_TFAW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5200
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h59 (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'hbf (Mirror: 8'h00)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[29:24]=6'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x59, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0xbf, SHU_ACTIM3_TRFC) | P_Fld(0x00, SHU_ACTIM3_TWTR_L));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5208
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h0cf (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0f (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h0b (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h2e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x0cf, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x0f, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0b, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x2e, SHU_ACTIM4_TZQCS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5215
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h0f (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h12 (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h29 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x0f, SHU_ACTIM5_TR2PD) |
			P_Fld(0x12, SHU_ACTIM5_TWTPD) | P_Fld(0x29, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5222
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h10 (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h8 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h5 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h0b (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h12 (Mirror: 6'h13)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x10, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x8, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
			P_Fld(0x0b, SHU_ACTIM6_TW2MRW) | P_Fld(0x12, SHU_ACTIM6_TR2MRW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5300
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h3 (Mirror: 3'h2)
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
			P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x3, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5404
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@8224
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0100, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9647
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0100, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@8124
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x3, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9547
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x3, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7878
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h54 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x54, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x54, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7892
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h54 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x54, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x54, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7906
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h54 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x54, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x54, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7920
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h54 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h54 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x54, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x54, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7934
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h54 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h54 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x54, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x54, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7944
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h04a (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h04a (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x04a, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x04a, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7885
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h46 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x46, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x46, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7899
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h46 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x46, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x46, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7913
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h46 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x46, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x46, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7927
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h46 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h46 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x46, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x46, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7939
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h46 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h46 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x46, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x46, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7949
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h038 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h038 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x038, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x038, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@9301
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'hcd (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0xcd, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0xcd, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@9315
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'hcd (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0xcd, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0xcd, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@9329
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'hcd (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0xcd, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0xcd, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@9343
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'hcd (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'hcd (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0xcd, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0xcd, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@9357
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'hcd (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'hcd (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0xcd, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0xcd, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@9367
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h0bd (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h0bd (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x0bd, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0bd, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@9308
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'hfe (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xfe, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0xfe, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@9322
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'hfe (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xfe, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0xfe, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@9336
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'hfe (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xfe, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0xfe, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@9350
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'hfe (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'hfe (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xfe, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0xfe, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@9362
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'hfe (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'hfe (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xfe, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0xfe, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@9372
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h0f4 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h0f4 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0f4, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0f4, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7772
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@9195
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h0
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7701
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h5a (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h5a (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h14 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h14 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x5a, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x5a, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x14, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x14, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@9124
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h53 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h53 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h0d (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h0d (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x53, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x53, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x0d, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x0d, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7708
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x0e, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@9131
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h0e
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h0
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h0
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h0
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x0e, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  Exit body
}

void TX_Path_Algorithm(DRAMC_CTX_T *p)
{
	U8 u1RandIdx = 0;
	U8 WL = 0;
	U8 u1DQS_TotalUI = 0;
	U8 u1DQS_OE_TotalUI = 0;
	U8 u1DQS_MCK, u1DQS_UI;
	U8 u1DQS_OE_MCK, u1DQS_OE_UI;
	U8 u1Small_ui_to_large;
	U8 u1TxDQOEShift = 0;

	u1Small_ui_to_large = u1MCK2UI_DivShift(p);
	WL = Get_WL_by_MR_LP4(0, (u1MR02Value[p->dram_fsp]&0x3F)>>3);
	u1DQS_TotalUI = WL*DFS_TOP[0].CKR*2 + 1;
	#if ENABLE_WDQS_MODE_2
	u1TxDQOEShift = WDQSMode2AcTxOEShift(p);
	#else
	u1TxDQOEShift = TX_DQ_OE_SHIFT_LP4;
	#endif
	u1DQS_OE_TotalUI = u1DQS_TotalUI - u1TxDQOEShift;

	u1DQS_UI = u1DQS_TotalUI - ((u1DQS_TotalUI >> u1Small_ui_to_large) << u1Small_ui_to_large);
	u1DQS_MCK = (u1DQS_TotalUI >> u1Small_ui_to_large);

	u1DQS_OE_UI = u1DQS_OE_TotalUI - ((u1DQS_OE_TotalUI >> u1Small_ui_to_large) << u1Small_ui_to_large);
	u1DQS_OE_MCK = (u1DQS_OE_TotalUI >> u1Small_ui_to_large);

	//u1DQ_UI  = WL*DFS_TOP[0].CKR*2 - u1WDBI_EN*(DFS_TOP[0].DQ_P2S_RATIO) + (tDQSS+tDQS2DQ)*1000000/DFS_TOP[0].data_rate;

	mcSHOW_DBG_MSG(("[TX_path_calculate] data rate=%d, WL=%d, DQS_TotalUI=%d\n", DFS_TOP[0].data_rate, WL, u1DQS_TotalUI));
	mcSHOW_DBG_MSG(("[TX_path_calculate] DQS = (%d,%d) DQS_OE = (%d,%d)\n", u1DQS_MCK, u1DQS_UI, u1DQS_OE_MCK, u1DQS_OE_UI));

	for(u1RandIdx = 0; u1RandIdx < p->support_rank_num; u1RandIdx ++)
	{
		vIO32WriteFldMulti_All(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(u1DQS_MCK, SHU_SELPH_DQS0_TXDLY_DQS0)
												| P_Fld(u1DQS_MCK, SHU_SELPH_DQS0_TXDLY_DQS1)
												| P_Fld(u1DQS_OE_MCK, SHU_SELPH_DQS0_TXDLY_OEN_DQS0)
												| P_Fld(u1DQS_OE_MCK, SHU_SELPH_DQS0_TXDLY_OEN_DQS1));

		vIO32WriteFldMulti_All(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(u1DQS_UI, SHU_SELPH_DQS1_DLY_DQS0)
												| P_Fld(u1DQS_UI, SHU_SELPH_DQS1_DLY_DQS1)
												| P_Fld(u1DQS_OE_UI, SHU_SELPH_DQS1_DLY_OEN_DQS0)
												| P_Fld(u1DQS_OE_UI, SHU_SELPH_DQS1_DLY_OEN_DQS1));
	}
}


void CInit_golden_mini_freq_related_vseq_LP4_1600(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING1_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING1_0					  - 	@12634
	  DQDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[4:0]=5'h09 (Mirror: 5'h00)
	  DQDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[9:5]=5'h07 (Mirror: 5'h00)
	  DQSDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[14:10]=5'h09 (Mirror: 5'h00)
	  DQSDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[19:15]=5'h07 (Mirror: 5'h00)
	  DQSDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[24:20]=5'h09 (Mirror: 5'h00)
	  DQSDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[29:25]=5'h07 (Mirror: 5'h00)
	  DIS_IMP_ODTN_track						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[30:30]=1'h0
	  DIS_IMPCAL_HW 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[31:31]=1'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1, P_Fld(0x09, SHU_MISC_DRVING1_DQDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x1, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
			P_Fld(0x1, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING2_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING2_0					  - 	@12645
	  CMDDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[4:0]=5'h09 (Mirror: 5'h00)
	  CMDDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[9:5]=5'h07 (Mirror: 5'h00)
	  CMDDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[14:10]=5'h09 (Mirror: 5'h00)
	  CMDDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[19:15]=5'h07 (Mirror: 5'h00)
	  DQDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[24:20]=5'h09 (Mirror: 5'h00)
	  DQDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[29:25]=5'h07 (Mirror: 5'h00)
	  DIS_IMPCAL_ODT_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[31:31]=1'h1 (Mirror: 1'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2, P_Fld(0xF, SHU_MISC_DRVING2_CMDDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0xF, SHU_MISC_DRVING2_CMDDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x09, SHU_MISC_DRVING2_DQDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x1, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING3_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING3_0					  - 	@12655
	  DQODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[4:0]=5'h0a (Mirror: 5'h00)
	  DQODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[9:5]=5'h0a (Mirror: 5'h00)
	  DQSODTN									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[14:10]=5'h0a (Mirror: 5'h00)
	  DQSODTP									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQSODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQSODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3, P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING4_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING4_0					  - 	@12664
	  CMDODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[4:0]=5'h0a (Mirror: 5'h00)
	  CMDODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[9:5]=5'h0a (Mirror: 5'h00)
	  CMDODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[14:10]=5'h0a (Mirror: 5'h00)
	  CMDODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4, P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING6_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING6_0					  - 	@12682
	  IMP_TXDLY_CMD 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[5:0]=6'h07 (Mirror: 6'h01)
	  DQCODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[24:20]=5'h00
	  DQCODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[29:25]=5'h00
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6, P_Fld(0x07, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
			P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_IMPCAL1_0							   ral_reg_DDRPHY_blk_SHU_MISC_IMPCAL1_0					  - 	@12625
	  IMPCAL_CHKCYCLE							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[2:0]=3'h3 (Mirror: 3'h4)
	  IMPDRVP									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[8:4]=5'h00
	  IMPDRVN									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[16:12]=5'h00
	  IMPCAL_CALEN_CYCLE						   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[19:17]=3'h4
	  IMPCALCNT 								   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[27:20]=8'h03 (Mirror: 8'h00)
	  IMPCAL_CALICNT							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[31:28]=4'h8
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1, P_Fld(0x3, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
			P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
			P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
			P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@12734
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h0a (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfeb (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h015 (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x0a, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xfeb, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x015, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@12604
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h0a (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h09 (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h09 (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x0a, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x09, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x09, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@12540
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h0
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h0
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@12530
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h0
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h0
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h2 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h0
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h0
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h3 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x2, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@12757
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12352
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12356
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*0x80), 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@7624
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h9 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hd (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x9, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@7638
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0b, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@7631
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*0x80), P_Fld(0xc, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@7642
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*0x80), 0x11, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9027
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h9 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hd (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x9, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9041
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0b, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9034
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*0x80), P_Fld(0xc, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9045
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*0x80), 0x11, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@12550
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h1 (Mirror: 4'h0)
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@7646
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@7653
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*0x80), P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9049
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9056
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*0x80), P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5323
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h0
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h0
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@12720
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h3 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h1 (Mirror: 4'h0)
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x3, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12370
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12377
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*0x80), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7602
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x09, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9005
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x09, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7607
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*0x80), P_Fld(0x11, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x0c, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9010
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*0x80), P_Fld(0x11, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x0c, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@7612
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h0d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x09, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9015
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h09 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h0d (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x09, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@7618
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*0x80), P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x0c, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x10, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9021
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*0x80), P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x0c, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x10, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7582
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h1d (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h1d (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x1d, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x1d, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@8985
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h1d (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h1d (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x1d, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x1d, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7592
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h0d (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h0d (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*0x80), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x0d, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x0d, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@8995
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h13 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h13 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*0x80), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x13, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x13, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if (fcFOR_CHIP_ID == fcA60868)
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	#elif(fcFOR_CHIP_ID == fcPetrus)
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5377
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h7 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h1 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h0
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x7, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x0, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4926
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h1 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x1, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4931
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h1 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*0x200), P_Fld(0x1, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5371
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h0
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h0
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5271
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h1
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h1
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5282
	  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h1
	  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h1
	  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
	  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
	  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
	  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS0) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
			P_Fld(0x6, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4746
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h1
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h1
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4768
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h1
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h1
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4790
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h1
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h1
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4812
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h1
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h1
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h6 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4757
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h1
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h1
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*0x200), P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4779
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h1
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h1
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*0x200), P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4801
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h2 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h2 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*0x200), P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4823
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h2 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h2 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*0x200), P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4834
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h01d (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h01d (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x01d, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x01d, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4844
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h01d (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h01d (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x01d, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x01d, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4882
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h01d (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h01d (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x01d, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x01d, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4839
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h00d (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h013 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*0x200), P_Fld(0x00d, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x013, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4849
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h00d (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h013 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*0x200), P_Fld(0x00d, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x013, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4887
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h00d (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h013 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*0x200), P_Fld(0x00d, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x013, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4892
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h1d (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h1d (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h1d (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h1d (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4899
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h13 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h0d (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h13 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h0d (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*0x200), P_Fld(0x13, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x0d, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x13, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x0d, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7428
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7442
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h10 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x10, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7470
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h10 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x10, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@8831
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h14 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@8845
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h14 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h14 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@8873
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h14 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x14, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7435
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h3c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*0x80), P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x3c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7449
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h3c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*0x80), P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x3c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7476
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*0x80), P_Fld(0x3c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ9_0							  - 	@7845
	  RG_ARPI_RESERVE_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ9_0[31:0]=32'hbf31f45b (Mirror: 32'hbf33f45b)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9, 0xbf31f45b, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA1_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA1_0						  - 	@5041
	  TXDLY_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_CKE 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_ODT 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RESET								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_CAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_CS1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1, P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA2_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA2_0						  - 	@5052
	  TXDLY_BA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_CMD 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[20:16]=5'h01
	  TXDLY_CKE1								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[26:24]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2, P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
			P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
			P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA3_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA3_0						  - 	@5060
	  TXDLY_RA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA3 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA4 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA5 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA6 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA7 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3, P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA4_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA4_0						  - 	@5071
	  TXDLY_RA8 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA9 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA10								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA11								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA12								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA13								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA14								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA15								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4, P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA5_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA5_0						  - 	@5082
	  dly_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[2:0]=3'h1
	  dly_CKE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[6:4]=3'h1
	  dly_ODT									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[10:8]=3'h0 (Mirror: 3'h1)
	  dly_RESET 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[14:12]=3'h1
	  dly_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[18:16]=3'h1
	  dly_CAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[22:20]=3'h1
	  dly_RAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[26:24]=3'h1
	  dly_CS1									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5, P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5018
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h32 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x32, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5199
	  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
	  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
	  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h0
	  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
	  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h0
	  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h1 (Mirror: 1'h0)
	  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h0
	  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h1 (Mirror: 1'h0)
	  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
	  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
	  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
	  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
	  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
	  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
	  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
	  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h1 (Mirror: 1'h0)
	  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h1 (Mirror: 1'h0)
	  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h0
	  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
	  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
	  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h1 (Mirror: 1'h0)
	  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
	  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h1 (Mirror: 1'h0)
	  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
	  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h0
	  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h1 (Mirror: 1'h0)
	  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h1 (Mirror: 1'h0)
	  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h1 (Mirror: 1'h0)
	  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
	  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h0
	  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5192
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h03 (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h03 (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h3 (Mirror: 4'h1)
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h03 (Mirror: 5'h01)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x03, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x03, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x3, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x4, SHU_ACTIM_XRT_XRTW2W));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5138
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[3:0]=4'h4 (Mirror: 4'h1)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[6:4]=3'h2 (Mirror: 3'h0)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h08 (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h1 (Mirror: 3'h0)
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'h4 (Mirror: 4'h2)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h7 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if (fcFOR_CHIP_ID == fcA60868)
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x4, SHU_ACTIM0_TWTR) |
			P_Fld(0x2, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x08, SHU_ACTIM0_TWR) |
			P_Fld(0x1, SHU_ACTIM0_TRRD) | P_Fld(0x4, SHU_ACTIM0_TRCD) |
			P_Fld(0x7, SHU_ACTIM0_TWTR_L));
	#elif (fcFOR_CHIP_ID == fcPetrus)
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x4, SHU_ACTIM0_TWTR) |
			P_Fld(0x2, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x08, SHU_ACTIM0_TWR) |
			P_Fld(0x1, SHU_ACTIM0_TRRD) | P_Fld(0x4, SHU_ACTIM0_TRCD));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5147
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'h3 (Mirror: 4'ha)
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h4 (Mirror: 4'h8)
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h2
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h00 (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h04 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0x3, SHU_ACTIM1_TRPAB) |
			P_Fld(0x4, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x2, SHU_ACTIM1_TRP) |
			P_Fld(0x00, SHU_ACTIM1_TRAS) | P_Fld(0x04, SHU_ACTIM1_TRC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5155
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h0
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h05 (Mirror: 5'h0e)
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h1 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h03 (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h00 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x0, SHU_ACTIM2_TXP) |
			P_Fld(0x05, SHU_ACTIM2_TMRRI) | P_Fld(0x1, SHU_ACTIM2_TRTP) |
			P_Fld(0x03, SHU_ACTIM2_TR2W) | P_Fld(0x00, SHU_ACTIM2_TFAW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5163
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h10 (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x10, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0x2c, SHU_ACTIM3_TRFC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5170
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h03a (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h07 (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h05 (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x03a, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x07, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x05, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x10, SHU_ACTIM4_TZQCS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5177
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h08 (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h09 (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h12 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x08, SHU_ACTIM5_TR2PD) |
			P_Fld(0x09, SHU_ACTIM5_TWTPD) | P_Fld(0x12, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5184
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h06 (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h3 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h2 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h06 (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h07 (Mirror: 6'h13)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x06, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x3, SHU_ACTIM6_TMRD) | P_Fld(0x2, SHU_ACTIM6_TMRW) |
			P_Fld(0x06, SHU_ACTIM6_TW2MRW) | P_Fld(0x07, SHU_ACTIM6_TR2MRW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5262
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h1 (Mirror: 3'h2)
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
			P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x1, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5365
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0063 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0063, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0063 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0063, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@7728
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h5 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x20, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x5, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));  //RX_ARDQ_VREF_SEL_B0 is useless

	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9131
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h5 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x20, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x5, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1)); //RX_ARDQ_VREF_SEL_B0 is useless

	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7490
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x9f, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x9f, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7504
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x9f, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x9f, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7518
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x9f, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x9f, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7532
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x9f, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x9f, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7546
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x9f, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x9f, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7556
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h0e5 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h0e5 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x0e5, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x0e5, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7497
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*0x80), P_Fld(0x9e, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x9e, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7511
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*0x80), P_Fld(0x9e, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x9e, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7525
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*0x80), P_Fld(0x9e, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x9e, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7539
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*0x80), P_Fld(0x9e, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x9e, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7551
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*0x80), P_Fld(0x9e, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x9e, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7561
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h0e4 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h0e4 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*0x80), P_Fld(0x0e4, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x0e4, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@8893
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x9f, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x9f, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@8907
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x9f, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x9f, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@8921
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x9f, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x9f, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@8935
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h9f (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x9f, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x9f, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@8949
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h9f (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h9f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x9f, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x9f, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@8959
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h0e5 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h0e5 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x0e5, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0e5, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@8900
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*0x80), P_Fld(0x9e, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x9e, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@8914
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*0x80), P_Fld(0x9e, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x9e, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@8928
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*0x80), P_Fld(0x9e, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x9e, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@8942
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h9e (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*0x80), P_Fld(0x9e, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x9e, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@8954
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h9e (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h9e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*0x80), P_Fld(0x9e, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x9e, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@8964
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h0e4 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h0e4 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*0x80), P_Fld(0x0e4, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0e4, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x0, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x0, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7313
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h29 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h29 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h1f (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h1f (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x29, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x29, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x1f, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x1f, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@8716
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h29 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h29 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h1f (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h1f (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x29, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x29, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x1f, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x1f, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7320
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x10, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@8723
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x10, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_COMMON0_0								   ral_reg_DRAMC_blk_SHU_COMMON0_0							  - 	@5001
	  FREQDIV4									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[0:0]=1'h1 (Mirror: 1'h0)
	  FDIV2 									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[1:1]=1'h0
	  FREQDIV8									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[2:2]=1'h0
	  DM64BITEN 								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[4:4]=1'h1 (Mirror: 1'h0)
	  DLE256EN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[5:5]=1'h0
	  LP5BGEN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[6:6]=1'h0
	  LP5WCKON									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[7:7]=1'h0
	  CL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[8:8]=1'h0
	  BL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[9:9]=1'h0
	  BL4										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[10:10]=1'h1 (Mirror: 1'h0)
	  LP5BGOTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[11:11]=1'h0
	  BC4OTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[12:12]=1'h1
	  LP5HEFF_MODE								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[13:13]=1'h0
	  SHU_COMMON0_RSV							   uvm_reg_field											  ...	 RW SHU_COMMON0_0[31:15]=17'h00000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0, P_Fld(0x1, SHU_COMMON0_FREQDIV4) |
			P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x0, SHU_COMMON0_FREQDIV8) |
			P_Fld(0x1, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
			P_Fld(0x0, SHU_COMMON0_LP5BGEN) | P_Fld(0x0, SHU_COMMON0_LP5WCKON) |
			P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
			P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
			P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x0, SHU_COMMON0_LP5HEFF_MODE) |
			P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIMING_CONF_0 						   ral_reg_DRAMC_blk_SHU_ACTIMING_CONF_0					  - 	@5255
	  SCINTV									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[5:0]=6'h26 (Mirror: 6'h2a)
	  TRFCPBIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[8:8]=1'h0
	  REFBW_FR									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[25:16]=10'h000
	  TREFBWIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF, P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
			P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
			P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h1 (Mirror: 1'h0)
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if (fcFOR_CHIP_ID == fcA60868)
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	#elif (fcFOR_CHIP_ID == fcPetrus)
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CONF0_0 								   ral_reg_DRAMC_blk_SHU_CONF0_0							  - 	@5356
	  DMPGTIM									   uvm_reg_field											  ...	 RW SHU_CONF0_0[5:0]=6'h3f (Mirror: 6'h08)
	  ADVREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[6:6]=1'h0
	  ADVPREEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[7:7]=1'h1 (Mirror: 1'h0)
	  PBREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[8:8]=1'h1 (Mirror: 1'h0)
	  REFTHD									   uvm_reg_field											  ...	 RW SHU_CONF0_0[15:12]=4'h1 (Mirror: 4'h0)
	  REQQUE_DEPTH								   uvm_reg_field											  ...	 RW SHU_CONF0_0[19:16]=4'h8
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0, P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
			P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
			P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
			P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MATYPE_0								   ral_reg_DRAMC_blk_SHU_MATYPE_0							  - 	@4996
	  MATYPE									   uvm_reg_field											  ...	 RW SHU_MATYPE_0[1:0]=2'h2 (Mirror: 2'h0)
	  NORMPOP_LEN								   uvm_reg_field											  ...	 RW SHU_MATYPE_0[6:4]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE, P_Fld(0x2, SHU_MATYPE_MATYPE) |
			P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SCHEDULER_0 							   ral_reg_DRAMC_blk_SHU_SCHEDULER_0						  - 	@5023
	  DUALSCHEN 								   uvm_reg_field											  ...	 RW SHU_SCHEDULER_0[2:2]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DRAMC_REG_SHU_SCHEDULER, 0x1, SHU_SCHEDULER_DUALSCHEN);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	TX_SET0 									   ral_reg_DRAMC_blk_TX_SET0								  - 	@3899
	  TXRANK									   uvm_reg_field											  ...	 RW TX_SET0[1:0]=2'h0
	  TXRANKFIX 								   uvm_reg_field											  ...	 RW TX_SET0[2:2]=1'h0
	  DDRPHY_COMB_CG_SEL						   uvm_reg_field											  ...	 RW TX_SET0[3:3]=1'h0
	  TX_DQM_DEFAULT							   uvm_reg_field											  ...	 RW TX_SET0[4:4]=1'h1
	  DQBUS_X32 								   uvm_reg_field											  ...	 RW TX_SET0[5:5]=1'h0
	  OE_DOWNGRADE								   uvm_reg_field											  ...	 RW TX_SET0[6:6]=1'h0
	  DQ16COM1									   uvm_reg_field											  ...	 RW TX_SET0[21:21]=1'h0
	  WPRE2T									   uvm_reg_field											  ...	 RW TX_SET0[22:22]=1'h1 (Mirror: 1'h0)
	  DRSCLR_EN 								   uvm_reg_field											  ...	 RW TX_SET0[24:24]=1'h0
	  DRSCLR_RK0_EN 							   uvm_reg_field											  ...	 RW TX_SET0[25:25]=1'h0
	  ARPI_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[26:26]=1'h0
	  TX_DLY_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[27:27]=1'h0
	  DQS_OE_OP1_DIS							   uvm_reg_field											  ...	 RW TX_SET0[28:28]=1'h0
	  DQS_OE_OP2_EN 							   uvm_reg_field											  ...	 RW TX_SET0[29:29]=1'h0
	  RK_SCINPUT_OPT							   uvm_reg_field											  ...	 RW TX_SET0[30:30]=1'h0
	  DRAMOEN									   uvm_reg_field											  ...	 RW TX_SET0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_TX_SET0, P_Fld(0x0, TX_SET0_TXRANK) |
			P_Fld(0x0, TX_SET0_TXRANKFIX) | P_Fld(0x0, TX_SET0_DDRPHY_COMB_CG_SEL) |
			P_Fld(0x1, TX_SET0_TX_DQM_DEFAULT) | P_Fld(0x0, TX_SET0_DQBUS_X32) |
			P_Fld(0x0, TX_SET0_OE_DOWNGRADE) | P_Fld(0x0, TX_SET0_DQ16COM1) |
			P_Fld(0x1, TX_SET0_WPRE2T) | P_Fld(0x0, TX_SET0_DRSCLR_EN) |
			P_Fld(0x0, TX_SET0_DRSCLR_RK0_EN) | P_Fld(0x0, TX_SET0_ARPI_CAL_E2OPT) |
			P_Fld(0x0, TX_SET0_TX_DLY_CAL_E2OPT) | P_Fld(0x0, TX_SET0_DQS_OE_OP1_DIS) |
			P_Fld(0x0, TX_SET0_DQS_OE_OP2_EN) | P_Fld(0x0, TX_SET0_RK_SCINPUT_OPT) |
			P_Fld(0x0, TX_SET0_DRAMOEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h5 (Mirror: 3'h0)
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h0
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1 (Mirror: 3'h0)
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if (fcFOR_CHIP_ID == fcA60868)
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x5, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	#elif (fcFOR_CHIP_ID == fcPetrus)
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x5, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL1_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL1_0					  - 	@12514
	  DLLFRZRFCOPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[1:0]=2'h0
	  DLLFRZWROPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[5:4]=2'h0
	  r_rstbcnt_latch_opt						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[10:8]=3'h0
	  STB_UPDMASK_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[11:11]=1'h1 (Mirror: 1'h0)
	  STB_UPDMASKCYC							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[15:12]=4'h9 (Mirror: 4'h0)
	  DQSINCTL_PRE_SEL							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[16:16]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1, P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
			P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL_0 					  - 	@12499
	  DMSTBLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[3:0]=4'h0
	  PICGLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[6:4]=3'h1 (Mirror: 3'h0)
	  DQSG_MODE 								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[8:8]=1'h1 (Mirror: 1'h0)
	  DQSIEN_PICG_MODE							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[9:9]=1'h1 (Mirror: 1'h0)
	  DQSIEN_DQSSTB_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[13:12]=2'h1
	  DQSIEN_BURST_MODE 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[14:14]=1'h1
	  DQSIEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[15:15]=1'h0
	  STBCALEN									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[16:16]=1'h1 (Mirror: 1'h0)
	  STB_SELPHCALEN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[17:17]=1'h1 (Mirror: 1'h0)
	  DQSIEN_4TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[20:20]=1'h0
	  DQSIEN_8TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[21:21]=1'h0
	  DQSIEN_16TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[22:22]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL, P_Fld(0x0, MISC_SHU_STBCAL_DMSTBLAT) |
			P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
			P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RODTENSTB_0						   ral_reg_DDRPHY_blk_MISC_SHU_RODTENSTB_0					  - 	@12562
	  RODTENSTB_TRACK_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTEN_P1_ENABLE							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[1:1]=1'h0
	  RODTENSTB_4BYTE_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[2:2]=1'h0
	  RODTENSTB_TRACK_UDFLWCTRL 				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[3:3]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[4:4]=1'h1
	  RODTENSTB_SELPH_BY_BITTIME				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[5:5]=1'h0
	  RODTENSTB__UI_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[11:8]=4'h4 (Mirror: 4'h0)
	  RODTENSTB_MCK_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[15:12]=4'h0
	  RODTENSTB_EXT 							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[31:16]=16'h0008 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB, P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
			P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x4, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RX_SELPH_MODE_0					   ral_reg_DDRPHY_blk_MISC_SHU_RX_SELPH_MODE_0				  - 	@12751
	  DQSIEN_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[1:0]=2'h2 (Mirror: 2'h0)
	  RODT_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[5:4]=2'h1 (Mirror: 2'h0)
	  RANK_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[7:6]=2'h1 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE, P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
			P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Enter
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_MR13_0							   ral_reg_DRAMC_blk_SHU_HWSET_MR13_0						  - 	@5127
	  HWSET_MR13_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR13_0[12:0]=13'h000d
	  HWSET_MR13_OP 							   uvm_reg_field											  ...	 RW SHU_HWSET_MR13_0[23:16]=8'h08 (Mirror: 8'hc8)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR13, P_Fld(0x000d, SHU_HWSET_MR13_HWSET_MR13_MRSMA) |
			P_Fld(0x08, SHU_HWSET_MR13_HWSET_MR13_OP));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_VRCG_0							   ral_reg_DRAMC_blk_SHU_HWSET_VRCG_0						  - 	@5132
	  HWSET_VRCG_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[12:0]=13'h000d
	  HWSET_VRCG_OP 							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[23:16]=8'h00 (Mirror: 8'hc0)
	  VRCGDIS_PRDCNT							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_VRCG, P_Fld(0x000d, SHU_HWSET_VRCG_HWSET_VRCG_MRSMA) |
			P_Fld(0x00, SHU_HWSET_VRCG_HWSET_VRCG_OP) | P_Fld(0x00, SHU_HWSET_VRCG_VRCGDIS_PRDCNT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_FREQ_RATIO_SET0_0						   ral_reg_DRAMC_blk_SHU_FREQ_RATIO_SET0_0					  - 	@5384
	  tDQSCK_JUMP_RATIO3						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[7:0]=8'h20 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO2						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[15:8]=8'h2b (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO1						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[23:16]=8'h18 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO0						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[31:24]=8'h20 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0, P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
			P_Fld(0x2b, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x18, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
			P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_DVFSDLL_0							   ral_reg_DDRPHY_blk_MISC_SHU_DVFSDLL_0					  - 	@12523
	  r_bypass_1st_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[0:0]=1'h1 (Mirror: 1'h0)
	  r_bypass_2nd_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[1:1]=1'h0
	  r_dll_idle								   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[10:4]=7'h5a (Mirror: 7'h46)
	  r_2nd_dll_idle							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[22:16]=7'h5a
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL, P_Fld(0x1, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
			P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
			P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Exit
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST OFF!===---*/
		 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Enter
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST ON!===---*/
		 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Exit
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSCR_0								   ral_reg_DRAMC_blk_SHU_DQSOSCR_0							  - 	@5338
	  DQSOSCRCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[7:0]=8'h08 (Mirror: 8'h00)
	  DQSOSC_ADV_SEL							   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[9:8]=2'h0
	  DQSOSC_DRS_ADV_SEL						   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[11:10]=2'h0
	  DQSOSC_DELTA								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[31:16]=16'hffff
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR, P_Fld(0x08, SHU_DQSOSCR_DQSOSCRCNT) |
			P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
			P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSC_SET0_0							   ral_reg_DRAMC_blk_SHU_DQSOSC_SET0_0						  - 	@5332
	  DQSOSCENDIS								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[0:0]=1'h1
	  DQSOSC_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[13:4]=10'h011 (Mirror: 10'h00f)
	  DQSOSCENCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[31:16]=16'h0002
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0, P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
			P_Fld(0x011, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_0							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_0						  - 	@4906
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[15:0]=16'h0866 (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[31:16]=16'h0866 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC, P_Fld(0x0866, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x0866, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_1							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_1						  - 	@4911
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[15:0]=16'h0399 (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[31:16]=16'h0399 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*0x200), P_Fld(0x0399, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x0399, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_0						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_0					  - 	@4916
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[11:0]=12'h0ac (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[27:16]=12'h072 (Mirror: 12'h001)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD, P_Fld(0x0ac, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x072, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_1						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_1					  - 	@4921
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[11:0]=12'h01f (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[27:16]=12'h015 (Mirror: 12'h001)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*0x200), P_Fld(0x01f, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x015, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h5
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h0
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h08 (Mirror: 6'h0e)
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if (fcFOR_CHIP_ID == fcA60868)
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x5, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x08, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	#elif (fcFOR_CHIP_ID == fcPetrus)
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x5, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x08, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
	  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0005 (Mirror: 16'h0000)
	  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1b
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
			P_Fld(0x1b, SHU_ZQ_SET0_TZQLAT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h32
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h005 (Mirror: 12'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x32, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0063
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0063, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0063
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0063, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'hd (Mirror: 4'h0)
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0xd, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'hd (Mirror: 4'h0)
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0xd, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ11_0 						  - 	@7794
	  RG_RX_ARDQ_RANK_SEL_SER_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[0:0]=1'h0
	  RG_RX_ARDQ_RANK_SEL_LAT_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[1:1]=1'h0
	  RG_RX_ARDQ_OFFSETC_LAT_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[2:2]=1'h0
	  RG_RX_ARDQ_OFFSETC_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[3:3]=1'h0
	  RG_RX_ARDQ_OFFSETC_BIAS_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[4:4]=1'h0
	  RG_RX_ARDQ_FRATE_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[5:5]=1'h0
	  RG_RX_ARDQ_CDR_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[6:6]=1'h0
	  RG_RX_ARDQ_DVS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQ_DVS_DLY_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[11:8]=4'h0
	  RG_RX_ARDQ_DES_MODE_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[17:16]=2'h2
	  RG_RX_ARDQ_BW_SEL_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[19:18]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11, P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
			P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ11_0 						  - 	@9197
	  RG_RX_ARDQ_RANK_SEL_SER_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[0:0]=1'h0
	  RG_RX_ARDQ_RANK_SEL_LAT_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[1:1]=1'h0
	  RG_RX_ARDQ_OFFSETC_LAT_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[2:2]=1'h0
	  RG_RX_ARDQ_OFFSETC_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[3:3]=1'h0
	  RG_RX_ARDQ_OFFSETC_BIAS_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[4:4]=1'h0
	  RG_RX_ARDQ_FRATE_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[5:5]=1'h0
	  RG_RX_ARDQ_CDR_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[6:6]=1'h0
	  RG_RX_ARDQ_DVS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQ_DVS_DLY_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[11:8]=4'h0
	  RG_RX_ARDQ_DES_MODE_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[17:16]=2'h2
	  RG_RX_ARDQ_BW_SEL_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[19:18]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11, P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
			P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
	//	  Exit body
}

#if 0
void CInit_golden_mini_freq_related_vseq_LP4_1600_SHU1(DRAMC_CTX_T *p)
{
//	  Enter body
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, IMP golden setting Enter:
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x09, SHU_MISC_DRVING1_DQDRVN2) |
		P_Fld(0x07, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN1) |
		P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN2) |
		P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
		P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x09, SHU_MISC_DRVING2_CMDDRVN1) |
		P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x09, SHU_MISC_DRVING2_CMDDRVN2) |
		P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x09, SHU_MISC_DRVING2_DQDRVN1) |
		P_Fld(0x07, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x1, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x07, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
		P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
		P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
		P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
		P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, IMP golden setting Exit:
	mcDELAY_US(1);

	mcDELAY_US(1);

	 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_DQSIEN_CA) |
		P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_MCTL_CA) | P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_CAP_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_EN_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_OPEN_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_HYST_SEL_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CA_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CLK_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_DIV_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_DDR400_EN_CA) |
		P_Fld(0x1, SHU_CA_CMD6_RG_RX_ARCMD_RANK_SEL_SER_MODE));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_DQSIEN_B0) |
		P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_MCTL_B0) | P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_CAP_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_EN_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_OPEN_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_HYST_SEL_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_DDR400_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_DQSIEN_B1) |
		P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_MCTL_B1) | P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_CAP_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_EN_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_OPEN_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_HYST_SEL_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_DDR400_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_CA) | P_Fld(0x1, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_EN_CA) |
		P_Fld(0x15, SHU_CA_CMD1_RG_ARPI_MIDPI_8PH_DLY_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_LDO_VREF_SEL_CA) |
		P_Fld(0x3, SHU_CA_CMD1_RG_ARPI_MIDPI_CAP_SEL_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_VTH_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_8PHASE_XLATCH_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_DUMMY_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_BYPASS_EN_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B0) | P_Fld(0x1, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B0) |
		P_Fld(0x0e, SHU_B0_DQ1_RG_ARPI_MIDPI_8PH_DLY_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B0) |
		P_Fld(0x3, SHU_B0_DQ1_RG_ARPI_MIDPI_CAP_SEL_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_VTH_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B1) | P_Fld(0x1, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B1) |
		P_Fld(0x0a, SHU_B1_DQ1_RG_ARPI_MIDPI_8PH_DLY_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B1) |
		P_Fld(0x3, SHU_B1_DQ1_RG_ARPI_MIDPI_CAP_SEL_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_VTH_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_CA_CMD14_RG_TX_ARCA_SER_MODE_CA) |
		P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_AUX_SER_MODE_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_PRE_DATA_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_CG_EN_CA) |
		P_Fld(0x50, SHU_CA_CMD14_RG_TX_ARCA_MCKIO_SEL_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ10+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_SE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_BW_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_MCKIO_SEL_B0) |
		P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_SER_MODE_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B0) |
		P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B0) |
		P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B0) | P_Fld(0x00, SHU_B0_DQ14_RG_TX_ARDQ_MCKIO_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ10+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_SE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_BW_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_MCKIO_SEL_B1) |
		P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_SER_MODE_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B1) |
		P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B1) |
		P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B1) | P_Fld(0x00, SHU_B1_DQ14_RG_TX_ARDQ_MCKIO_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_EN_CA) |
		P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_IDLECNT_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GAIN_BOOST_CA) | P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_GAIN_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_DIV_EN_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_PSJP_CA) |
		P_Fld(0x1, SHU_CA_DLL0_RG_ARDLL_FASTPJ_CK_SEL_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GEAR2_PSJP_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_EN_B0) |
		P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_IDLECNT_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GAIN_BOOST_B0) | P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_GAIN_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_DIV_EN_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_PSJP_B0) |
		P_Fld(0x1, SHU_B0_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GEAR2_PSJP_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_EN_B1) |
		P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_IDLECNT_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GAIN_BOOST_B1) | P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_GAIN_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_DIV_EN_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_PSJP_B1) |
		P_Fld(0x1, SHU_B1_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GEAR2_PSJP_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x894a, SHU_PLL0_RG_RPHYPLL_TOP_REV) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_SER_MODE) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_PREDIV_EN) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_EN) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_TSHIFT) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_DIV) | P_Fld(0x00, SHU_PLL0_RG_RPLLGP_DLINE_MON_DLY) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_EN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_PLL1_RG_RPHYPLLGP_CK_SEL) |
		P_Fld(0x0, SHU_PLL1_RG_RPLLGP_PLLCK_VSEL) | P_Fld(0x1, SHU_PLL1_R_SHU_AUTO_PLL_MUX) |
		P_Fld(0x0, SHU_PLL1_RG_RPHYPLL_DDR400_EN));
vIO32WriteFldAlign(DDRPHY_REG_SHU_PLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x1, SHU_PLL2_RG_RPHYPLL_ADA_MCK8X_EN_SHU);
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00fe, SHU_PHYPLL0_RG_RPHYPLL_RESERVED) |
		P_Fld(0x2, SHU_PHYPLL0_RG_RPHYPLL_FS) | P_Fld(0x7, SHU_PHYPLL0_RG_RPHYPLL_BW) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_ICHP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_IBIAS) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BLP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BR) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BP));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_PHYPLL1_RG_RPHYPLL_SDM_FRA_EN) |
		P_Fld(0x1, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_PHYPLL2_RG_RPHYPLL_POSDIV) |
		P_Fld(0x1, SHU_PHYPLL2_RG_RPHYPLL_PREDIV));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_DIV_CK_SEL) |
		P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_GLITCH_FREE_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_LVR_REFSEL) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_DIV3_EN) | P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_FS_EN) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_FBKSEL) | P_Fld(0x2, SHU_PHYPLL3_RG_RPHYPLL_RST_DLY) |
		P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_LVROD_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONREF_EN) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONVC_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONCK_EN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00fe, SHU_CLRPLL0_RG_RCLRPLL_RESERVED) |
		P_Fld(0x2, SHU_CLRPLL0_RG_RCLRPLL_FS) | P_Fld(0x7, SHU_CLRPLL0_RG_RCLRPLL_BW) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_ICHP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_IBIAS) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BLP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BR) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BP));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CLRPLL1_RG_RCLRPLL_SDM_FRA_EN) |
		P_Fld(0x1, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CLRPLL2_RG_RCLRPLL_POSDIV) |
		P_Fld(0x1, SHU_CLRPLL2_RG_RCLRPLL_PREDIV));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_CA_CMD5_RG_RX_ARCMD_VREF_SEL) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS) | P_Fld(0x00, SHU_CA_CMD5_RG_ARPI_FB_CA) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_RB_DLY) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DVS_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_FIFO_DQSI_DLY));
vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_CMD9+(1*SHU_GRP_DDRPHY_OFFSET), 0x716c0638, SHU_CA_CMD9_RG_ARPI_RESERVE_CA);
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_MIDPI_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_MIDPI_CTRL_MIDPI_ENABLE) |
		P_Fld(0x1, MISC_SHU_MIDPI_CTRL_MIDPI_DIV4_ENABLE));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_DIV2_OPT) |
		P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_LOBYTE_OPT) | P_Fld(0x0, MISC_SHU_RDAT1_R_DMRDSEL_HIBYTE_OPT) |
		P_Fld(0x0, MISC_SHU_RDAT1_RDATDIV2) | P_Fld(0x1, MISC_SHU_RDAT1_RDATDIV4));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0xd4f91bb7, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0x53b8f566, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD7_R_DMRANKRXDVS_CA) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA) | P_Fld(0x0, SHU_CA_CMD7_R_DMRODTEN_CA) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMARPI_CG_FB2DLL_DCM_EN_CA) | P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CMD_NEW) |
		P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CS_NEW) | P_Fld(0x0, SHU_CA_CMD7_R_LP4Y_SDN_MODE_CLK) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_LAT) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_LAT));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_AD_ARFB_CK_EN_CA) |
		P_Fld(0x3, SHU_CA_DLL1_RG_ARDLL_DIV_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_UDIV_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_TRACKING_CA_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_SER_MODE_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PS_EN_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PSJP_EN_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDIV_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_OUT_SEL_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_IN_SWAP_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_DIV_MCTL_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PGAIN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PD_CK_SEL_CA));
vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x15ba2788, SHU_CA_DLL2_RG_ARCMD_REV);
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B0) |
		P_Fld(0x3, SHU_B0_DLL1_RG_ARDLL_DIV_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_UDIV_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_TRACKING_CA_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_SER_MODE_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PS_EN_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PSJP_EN_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDIV_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_OUT_SEL_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_IN_SWAP_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_DIV_MCTL_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PGAIN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PD_CK_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B1) |
		P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_DIV_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_UDIV_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_TRACKING_CA_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_SER_MODE_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PS_EN_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PSJP_EN_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDIV_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_OUT_SEL_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_IN_SWAP_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_DIV_MCTL_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PGAIN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PD_CK_SEL_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x0cebb192, SHU_B0_DLL2_RG_ARDQ_REV_B0);
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x4b99094e, SHU_B1_DLL2_RG_ARDQ_REV_B1);
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_SER_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_LAT_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_LAT_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_BIAS_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_CDR_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_DLY_CA) |
		P_Fld(0x2, SHU_CA_CMD11_RG_RX_ARCA_DES_MODE_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_BW_SEL_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
		P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
		P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_SYNC_DIS_CA) |
		P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CA_EN_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CLK_EN_CA) |
		P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CS_EN_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_FORCE_CLK_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_CA_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CA_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CLK_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPISM_MCK_SEL_CA_SHU) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PD_MCTL_SEL_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_LAT_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_ASYNC_EN_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQS_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B0) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B0) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPISM_MCK_SEL_B0_SHU) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PD_MCTL_SEL_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQS_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B1) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B1) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPISM_MCK_SEL_B1_SHU) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PD_MCTL_SEL_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_DQSIEN_CA) |
		P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_MCTL_CA) | P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_CAP_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_EN_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_OPEN_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_HYST_SEL_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CA_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CLK_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_DIV_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_DDR400_EN_CA) |
		P_Fld(0x1, SHU_CA_CMD6_RG_RX_ARCMD_RANK_SEL_SER_MODE));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_DQSIEN_B0) |
		P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_MCTL_B0) | P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_CAP_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_EN_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_OPEN_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_HYST_SEL_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_DDR400_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_DQSIEN_B1) |
		P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_MCTL_B1) | P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_CAP_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_EN_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_OPEN_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_HYST_SEL_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_DDR400_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_CA) | P_Fld(0x1, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_EN_CA) |
		P_Fld(0x03, SHU_CA_CMD1_RG_ARPI_MIDPI_8PH_DLY_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_LDO_VREF_SEL_CA) |
		P_Fld(0x3, SHU_CA_CMD1_RG_ARPI_MIDPI_CAP_SEL_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_VTH_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_8PHASE_XLATCH_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_DUMMY_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_BYPASS_EN_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B0) | P_Fld(0x1, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B0) |
		P_Fld(0x05, SHU_B0_DQ1_RG_ARPI_MIDPI_8PH_DLY_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B0) |
		P_Fld(0x3, SHU_B0_DQ1_RG_ARPI_MIDPI_CAP_SEL_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_VTH_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B1) | P_Fld(0x1, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B1) |
		P_Fld(0x07, SHU_B1_DQ1_RG_ARPI_MIDPI_8PH_DLY_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B1) |
		P_Fld(0x3, SHU_B1_DQ1_RG_ARPI_MIDPI_CAP_SEL_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_VTH_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_CA_CMD14_RG_TX_ARCA_SER_MODE_CA) |
		P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_AUX_SER_MODE_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_PRE_DATA_SEL_CA) |
		P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_CG_EN_CA) |
		P_Fld(0x50, SHU_CA_CMD14_RG_TX_ARCA_MCKIO_SEL_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ10+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_SE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_BW_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_MCKIO_SEL_B0) |
		P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_SER_MODE_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B0) |
		P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B0) |
		P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B0) | P_Fld(0x00, SHU_B0_DQ14_RG_TX_ARDQ_MCKIO_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ10+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_SE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_BW_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_MCKIO_SEL_B1) |
		P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_SER_MODE_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B1) |
		P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B1) |
		P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B1) | P_Fld(0x00, SHU_B1_DQ14_RG_TX_ARDQ_MCKIO_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_EN_CA) |
		P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_IDLECNT_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GAIN_BOOST_CA) | P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_GAIN_CA) |
		P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_DIV_EN_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_PSJP_CA) |
		P_Fld(0x1, SHU_CA_DLL0_RG_ARDLL_FASTPJ_CK_SEL_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GEAR2_PSJP_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_EN_B0) |
		P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_IDLECNT_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GAIN_BOOST_B0) | P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_GAIN_B0) |
		P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_DIV_EN_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_PSJP_B0) |
		P_Fld(0x1, SHU_B0_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GEAR2_PSJP_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_EN_B1) |
		P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_IDLECNT_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GAIN_BOOST_B1) | P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_GAIN_B1) |
		P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_DIV_EN_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_PSJP_B1) |
		P_Fld(0x1, SHU_B1_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GEAR2_PSJP_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0825, SHU_PLL0_RG_RPHYPLL_TOP_REV) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_SER_MODE) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_PREDIV_EN) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_EN) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_TSHIFT) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_DIV) | P_Fld(0x00, SHU_PLL0_RG_RPLLGP_DLINE_MON_DLY) |
		P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_EN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_PLL1_RG_RPHYPLLGP_CK_SEL) |
		P_Fld(0x0, SHU_PLL1_RG_RPLLGP_PLLCK_VSEL) | P_Fld(0x1, SHU_PLL1_R_SHU_AUTO_PLL_MUX) |
		P_Fld(0x0, SHU_PLL1_RG_RPHYPLL_DDR400_EN));
vIO32WriteFldAlign(DDRPHY_REG_SHU_PLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x1, SHU_PLL2_RG_RPHYPLL_ADA_MCK8X_EN_SHU);
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00fe, SHU_PHYPLL0_RG_RPHYPLL_RESERVED) |
		P_Fld(0x2, SHU_PHYPLL0_RG_RPHYPLL_FS) | P_Fld(0x7, SHU_PHYPLL0_RG_RPHYPLL_BW) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_ICHP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_IBIAS) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BLP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BR) |
		P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BP));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_PHYPLL1_RG_RPHYPLL_SDM_FRA_EN) |
		P_Fld(0x1, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_PHYPLL2_RG_RPHYPLL_POSDIV) |
		P_Fld(0x1, SHU_PHYPLL2_RG_RPHYPLL_PREDIV));
vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL3+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_DIV_CK_SEL) |
		P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_GLITCH_FREE_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_LVR_REFSEL) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_DIV3_EN) | P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_FS_EN) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_FBKSEL) | P_Fld(0x2, SHU_PHYPLL3_RG_RPHYPLL_RST_DLY) |
		P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_LVROD_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONREF_EN) |
		P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONVC_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONCK_EN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00fe, SHU_CLRPLL0_RG_RCLRPLL_RESERVED) |
		P_Fld(0x2, SHU_CLRPLL0_RG_RCLRPLL_FS) | P_Fld(0x7, SHU_CLRPLL0_RG_RCLRPLL_BW) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_ICHP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_IBIAS) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BLP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BR) |
		P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BP));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CLRPLL1_RG_RCLRPLL_SDM_FRA_EN) |
		P_Fld(0x1, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CLRPLL2_RG_RCLRPLL_POSDIV) |
		P_Fld(0x1, SHU_CLRPLL2_RG_RCLRPLL_PREDIV));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD5+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_CA_CMD5_RG_RX_ARCMD_VREF_SEL) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS) | P_Fld(0x00, SHU_CA_CMD5_RG_ARPI_FB_CA) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_RB_DLY) |
		P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DVS_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_FIFO_DQSI_DLY));
vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_CMD9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x4103911e, SHU_CA_CMD9_RG_ARPI_RESERVE_CA);
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_MIDPI_CTRL+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, MISC_SHU_MIDPI_CTRL_MIDPI_ENABLE) |
		P_Fld(0x1, MISC_SHU_MIDPI_CTRL_MIDPI_DIV4_ENABLE));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_DIV2_OPT) |
		P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_LOBYTE_OPT) | P_Fld(0x0, MISC_SHU_RDAT1_R_DMRDSEL_HIBYTE_OPT) |
		P_Fld(0x0, MISC_SHU_RDAT1_RDATDIV2) | P_Fld(0x1, MISC_SHU_RDAT1_RDATDIV4));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0xfa9fd5c2, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x6b9a7ebf, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD7+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD7_R_DMRANKRXDVS_CA) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA) | P_Fld(0x0, SHU_CA_CMD7_R_DMRODTEN_CA) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMARPI_CG_FB2DLL_DCM_EN_CA) | P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CMD_NEW) |
		P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CS_NEW) | P_Fld(0x0, SHU_CA_CMD7_R_LP4Y_SDN_MODE_CLK) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_LAT) |
		P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_LAT));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_AD_ARFB_CK_EN_CA) |
		P_Fld(0x3, SHU_CA_DLL1_RG_ARDLL_DIV_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_UDIV_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_TRACKING_CA_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_SER_MODE_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PS_EN_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PSJP_EN_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDIV_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_OUT_SEL_CA) |
		P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_IN_SWAP_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_EN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_DIV_MCTL_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PGAIN_CA) |
		P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PD_CK_SEL_CA));
vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x1793f0fe, SHU_CA_DLL2_RG_ARCMD_REV);
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B0) |
		P_Fld(0x3, SHU_B0_DLL1_RG_ARDLL_DIV_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_UDIV_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_TRACKING_CA_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_SER_MODE_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PS_EN_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PSJP_EN_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDIV_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_OUT_SEL_B0) |
		P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_IN_SWAP_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_EN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_DIV_MCTL_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PGAIN_B0) |
		P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PD_CK_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B1) |
		P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_DIV_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_UDIV_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_TRACKING_CA_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_SER_MODE_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PS_EN_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PSJP_EN_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDIV_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_OUT_SEL_B1) |
		P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_IN_SWAP_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_EN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_DIV_MCTL_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PGAIN_B1) |
		P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PD_CK_SEL_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0xb357f9bf, SHU_B0_DLL2_RG_ARDQ_REV_B0);
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x7e18d6d9, SHU_B1_DLL2_RG_ARDQ_REV_B1);
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_SER_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_LAT_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_LAT_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_BIAS_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_CDR_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_DLY_CA) |
		P_Fld(0x2, SHU_CA_CMD11_RG_RX_ARCA_DES_MODE_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_BW_SEL_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
		P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
		P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_SYNC_DIS_CA) |
		P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CA_EN_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CLK_EN_CA) |
		P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CS_EN_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_FORCE_CLK_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_CA_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CA_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CLK_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPISM_MCK_SEL_CA_SHU) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PD_MCTL_SEL_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_LAT_EN_CA) |
		P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_ASYNC_EN_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQS_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B0) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B0) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPISM_MCK_SEL_B0_SHU) |
		P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PD_MCTL_SEL_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQS_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B1) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B1) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPISM_MCK_SEL_B1_SHU) |
		P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PD_MCTL_SEL_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Exit
	mcDELAY_US(1);

	mcDELAY_US(1);

	 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN) |
		P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CMD_EN) | P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CLK_EN) |
		P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CS_EN) | P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_FB_EN_CA) |
		P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B0) |
		P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_FB_EN_B0) |
		P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_MCTL_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B1) |
		P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_FB_EN_B1) |
		P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_MCTL_EN_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX_MODE_SET related setting Enter
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX data path setting Enter:
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x10, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
		P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
		P_Fld(0xff0, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x010, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x10, MISC_SHU_RDAT_DATLAT) |
		P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0f, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
		P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
		P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
		P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x2, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
		P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
		P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL) |
		P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_PHY));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
		P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*SHU_GRP_DDRPHY_OFFSET), 0x5, MISC_SHU_RK_DQSCTL_DQSINCTL);
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x5, MISC_SHU_RK_DQSCTL_DQSINCTL);
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xa, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0xc, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), 0x19, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0xf, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x05, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xa, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0xc, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), 0x19, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0xf, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x05, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x4, MISC_SHU_ODTCTRL_RODT_LAT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
		P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
		P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x6, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
		P_Fld(0x2, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x19, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x0a, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x19, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x0a, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x05, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x0d, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x05, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x0d, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x19, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x0a, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0c, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x19, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x0a, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0c, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x05, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x0d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x05, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x0d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX data path setting Exit:
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX data path setting Enter:
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x17, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x17, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x0a, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x0a, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x06, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x06, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x6, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0xa, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
		P_Fld(0x0, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
		P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
		P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
		P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
		P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x017, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x017, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x017, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00a, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x006, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00a, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x006, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00a, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x006, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x17, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x17, SHURK_PI_RK0_ARPI_DQM_B0));
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x06, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x0a, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x06, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x0a, SHURK_PI_RK0_ARPI_DQM_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x38, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x38, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x38, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x38, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x38, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x38, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x38, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x38, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x38, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x2c, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x2c, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x2c, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x2c, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x2c, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x2c, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x2c, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x2c, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x2c, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x3c, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
		P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX data path setting Exit:
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX CA golden setting Enter:
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
		P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
		P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX CA golden setting Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, AC timing Enter:
vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
		P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4b, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x06, SHU_ACTIM_XRT_XRTR2R) |
		P_Fld(0x0a, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x6, SHU_ACTIM_XRT_XRTW2R) |
		P_Fld(0x07, SHU_ACTIM_XRT_XRTW2W));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0xa, SHU_ACTIM0_TWTR) |
		P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x0e, SHU_ACTIM0_TWR) |
		P_Fld(0x3, SHU_ACTIM0_TRRD) | P_Fld(0x6, SHU_ACTIM0_TRCD) |
		P_Fld(0x3, SHU_ACTIM0_TWTR_L));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x5, SHU_ACTIM1_TRPAB) |
		P_Fld(0x7, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x4, SHU_ACTIM1_TRP) |
		P_Fld(0x05, SHU_ACTIM1_TRAS) | P_Fld(0x0a, SHU_ACTIM1_TRC));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_ACTIM2_TXP) |
		P_Fld(0x08, SHU_ACTIM2_TMRRI) | P_Fld(0x1, SHU_ACTIM2_TRTP) |
		P_Fld(0x0a, SHU_ACTIM2_TR2W) | P_Fld(0x05, SHU_ACTIM2_TFAW));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1f, SHU_ACTIM3_TRFCPB) |
		P_Fld(0x8, SHU_ACTIM3_MANTMRR) | P_Fld(0x8, SHU_ACTIM3_TR2MRR) |
		P_Fld(0x49, SHU_ACTIM3_TRFC));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x057, SHU_ACTIM4_TXREFCNT) |
		P_Fld(0x0f, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0c, SHU_ACTIM4_TMRR2W) |
		P_Fld(0x1a, SHU_ACTIM4_TZQCS));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x10, SHU_ACTIM5_TR2PD) |
		P_Fld(0x11, SHU_ACTIM5_TWTPD) | P_Fld(0x1c, SHU_ACTIM5_TPBR2PBR) |
		P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0a, SHU_ACTIM6_TZQLAT2) |
		P_Fld(0x5, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
		P_Fld(0x0d, SHU_ACTIM6_TW2MRW) | P_Fld(0x12, SHU_ACTIM6_TR2MRW));
vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_CKECTRL_TPDE_05T) |
		P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x3, SHU_CKECTRL_TPDE) |
		P_Fld(0x2, SHU_CKECTRL_TPDX) | P_Fld(0x2, SHU_CKECTRL_TCKEPRD) |
		P_Fld(0x3, SHU_CKECTRL_TCKESRX));
vIO32WriteFldMulti(DRAMC_REG_SHU_MISC+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
		P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_TX_PIPE_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_CMD_TXPIPE_BYPASS_EN) |
		P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CK_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_TX_PIPE_BYPASS_EN) |
		P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_CS_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_SKIP_TXPIPE_BYPASS));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, AC timing Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX cross-rank improve setting Enter.
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX cross-rank improve setting Exit.
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX input delay line set
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
		P_Fld(0x6, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
		P_Fld(0x6, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0xe5, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0xe5, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0xe5, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0xe5, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0xe5, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x18a, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x18a, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0xe4, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0xe4, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0xe4, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0xe4, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0xe4, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x189, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x189, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0xe5, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0xe5, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0xe5, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0xe5, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0xe5, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0xe5, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x18a, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x18a, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0xe4, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0xe4, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0xe4, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0xe4, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xe4, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0xe4, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x189, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x189, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX input delay line set EXIT
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DRAMC other fixed register Enter
vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_COMMON0_FREQDIV4) |
		P_Fld(0x1, SHU_COMMON0_FDIV2) | P_Fld(0x0, SHU_COMMON0_FREQDIV8) |
		P_Fld(0x0, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
		P_Fld(0x0, SHU_COMMON0_LP5BGEN) | P_Fld(0x0, SHU_COMMON0_LP5WCKON) |
		P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
		P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
		P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x0, SHU_COMMON0_LP5HEFF_MODE) |
		P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
		P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
		P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x6, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
		P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
		P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
		P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_MATYPE_MATYPE) |
		P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x1, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x0, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
		P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
		P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
		P_Fld(0x0, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_STBCAL_DMSTBLAT) |
		P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
		P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSIEN_PICG_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_HEAD_EXT_LAT) |
		P_Fld(0x1, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_TAIL_EXT_LAT));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSIEN_PICG_CTRL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_HEAD_EXT_LAT) |
		P_Fld(0x1, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_TAIL_EXT_LAT));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
		P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
		P_Fld(0x2, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
		P_Fld(0x0, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x0, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DRAMC other fixed register Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DBI gen by frequency Enter
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DBI gen by frequency Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DVFS_WLRL_setting Enter
vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR13+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x000d, SHU_HWSET_MR13_HWSET_MR13_MRSMA) |
		P_Fld(0x08, SHU_HWSET_MR13_HWSET_MR13_OP));
vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_VRCG+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x000d, SHU_HWSET_VRCG_HWSET_VRCG_MRSMA) |
		P_Fld(0x00, SHU_HWSET_VRCG_HWSET_VRCG_OP) | P_Fld(0x00, SHU_HWSET_VRCG_VRCGDIS_PRDCNT));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DVFS_WLRL_setting Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, jump_ratio_setting_txrx_SHU_8_group Enter
vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x00, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
		P_Fld(0x00, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
		P_Fld(0x2b, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, jump_ratio_setting_txrx_SHU_8_group Exit
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, dvfs_config_shuffle_registers Enter
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
		P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
		P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, dvfs_config_shuffle_registers Exit
	mcDELAY_US(1);

	mcDELAY_US(1);

	 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, sram_read_timing_option Enter
	mcDELAY_US(1);

	mcDELAY_US(1);

	 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, sram_read_timing_option Exit
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0c, SHU_DQSOSCR_DQSOSCRCNT) |
		P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
		P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
		P_Fld(0x021, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0b06, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x0b06, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x04b9, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x04b9, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x128, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x0c5, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x036, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x024, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x1, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x0, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x06, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_DQSOSC_SET0_DQSOSCENDIS) |
		P_Fld(0x021, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0000, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1d, SHU_ZQ_SET0_TZQLAT));
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1d, SHU_ZQ_SET0_TZQLAT));
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4b, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0xb, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0xb, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
		P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
		P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
//	  Exit body
}
#endif

void CInit_golden_mini_freq_related_vseq_LP4_4266(DRAMC_CTX_T *p)
{
//	  Enter body
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Enter:
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING1_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING1_0					  - 	@12634
  DQDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[4:0]=5'h08 (Mirror: 5'h00)
  DQDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[9:5]=5'h06 (Mirror: 5'h00)
  DQSDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[14:10]=5'h08 (Mirror: 5'h00)
  DQSDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[19:15]=5'h06 (Mirror: 5'h00)
  DQSDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[24:20]=5'h08 (Mirror: 5'h00)
  DQSDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[29:25]=5'h06 (Mirror: 5'h00)
  DIS_IMP_ODTN_track						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[30:30]=1'h0
  DIS_IMPCAL_HW 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[31:31]=1'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1, P_Fld(0x08, SHU_MISC_DRVING1_DQDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x1, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
		P_Fld(0x1, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING2_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING2_0					  - 	@12645
  CMDDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[4:0]=5'h08 (Mirror: 5'h00)
  CMDDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[9:5]=5'h06 (Mirror: 5'h00)
  CMDDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[14:10]=5'h08 (Mirror: 5'h00)
  CMDDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[19:15]=5'h06 (Mirror: 5'h00)
  DQDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[24:20]=5'h08 (Mirror: 5'h00)
  DQDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[29:25]=5'h06 (Mirror: 5'h00)
  DIS_IMPCAL_ODT_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[31:31]=1'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2, P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x08, SHU_MISC_DRVING2_DQDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x0, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING3_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING3_0					  - 	@12655
  DQODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[4:0]=5'h0a (Mirror: 5'h00)
  DQODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[9:5]=5'h0a (Mirror: 5'h00)
  DQSODTN									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[14:10]=5'h0a (Mirror: 5'h00)
  DQSODTP									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[19:15]=5'h0a (Mirror: 5'h00)
  DQSODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[24:20]=5'h0a (Mirror: 5'h00)
  DQSODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[29:25]=5'h0a (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3, P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING4_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING4_0					  - 	@12664
  CMDODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[4:0]=5'h0a (Mirror: 5'h00)
  CMDODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[9:5]=5'h0a (Mirror: 5'h00)
  CMDODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[14:10]=5'h0a (Mirror: 5'h00)
  CMDODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[19:15]=5'h0a (Mirror: 5'h00)
  DQODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[24:20]=5'h0a (Mirror: 5'h00)
  DQODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[29:25]=5'h0a (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4, P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING6_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING6_0					  - 	@12682
  IMP_TXDLY_CMD 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[5:0]=6'h0a (Mirror: 6'h01)
  DQCODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[24:20]=5'h00
  DQCODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[29:25]=5'h00
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6, P_Fld(0x0a, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
		P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_IMPCAL1_0							   ral_reg_DDRPHY_blk_SHU_MISC_IMPCAL1_0					  - 	@12625
  IMPCAL_CHKCYCLE							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[2:0]=3'h7 (Mirror: 3'h4)
  IMPDRVP									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[8:4]=5'h00
  IMPDRVN									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[16:12]=5'h00
  IMPCAL_CALEN_CYCLE						   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[19:17]=3'h4
  IMPCALCNT 								   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[27:20]=8'h03 (Mirror: 8'h00)
  IMPCAL_CALICNT							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[31:28]=4'h8
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1, P_Fld(0x7, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
		P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
		P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
		P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@12734
  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h10 (Mirror: 5'h00)
  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfcb (Mirror: 12'h000)
  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h035 (Mirror: 12'h000)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x10, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
		P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
		P_Fld(0xfcb, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x035, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@12604
  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h10 (Mirror: 5'h00)
  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h10 (Mirror: 5'h00)
  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h10 (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x10, MISC_SHU_RDAT_DATLAT) |
		P_Fld(0x10, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x10, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@12540
  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h1 (Mirror: 3'h0)
  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h3 (Mirror: 3'h0)
  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
		P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
		P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
		P_Fld(0x3, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@12530
  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h5 (Mirror: 4'h0)
  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h0
  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h8 (Mirror: 4'h0)
  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h6 (Mirror: 4'h0)
  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h6 (Mirror: 4'h0)
  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h9 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
		P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
		P_Fld(0x8, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL) |
		P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x9, MISC_SHU_RANKCTL_RANKINCTL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@12757
  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
		P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12352
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h8 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x8, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12356
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h8 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x8, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@7624
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h1 (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h5 (Mirror: 4'h0)
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0x5, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@7638
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h01 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x01, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@7631
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h9 (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hd (Mirror: 4'h0)
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x9, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@7642
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h08 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x08, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9027
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'h1 (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h5 (Mirror: 4'h0)
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0x5, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9041
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h01 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x01, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9034
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h9 (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'hd (Mirror: 4'h0)
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x9, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9045
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h08 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x08, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@12550
  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h8 (Mirror: 4'h0)
  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x8, MISC_SHU_ODTCTRL_RODT_LAT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
		P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RX_PIPE_CTRL_0				  - 	@12704
  RX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_RX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_MISC_RX_PIPE_CTRL, 0x1, SHU_MISC_RX_PIPE_CTRL_RX_PIPE_BYPASS_EN);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@7646
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@7653
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x4, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9049
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9056
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h4 (Mirror: 3'h0)
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h4 (Mirror: 3'h0)
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x4, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5323
  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
		P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@12720
  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h1 (Mirror: 1'h0)
  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h9 (Mirror: 4'h0)
  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h1 (Mirror: 4'h0)
  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x9, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12370
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12377
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7602
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x01, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x11, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9005
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x01, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x11, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7607
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x19, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9010
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x19, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@7612
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h15 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x01, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x15, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9015
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h01 (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h11 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h15 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x01, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x15, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@7618
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h1d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x19, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x1d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9021
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h08 (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h19 (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h1d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x19, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x1d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7582
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h15 (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h15 (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x15, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x15, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@8985
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h15 (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h15 (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x15, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x15, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7592
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h24 (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h24 (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x24, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x24, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@8995
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h22 (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h22 (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x22, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x22, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
#endif
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5377
  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h7 (Mirror: 4'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h3 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h3 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x7, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
		P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
		P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4926
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h3 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h3 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4931
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h4 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h3 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5371
  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h3 (Mirror: 3'h0)
  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h3 (Mirror: 3'h0)
  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
		P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5271
  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h4 (Mirror: 3'h1)
  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h4 (Mirror: 3'h1)
  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
		P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
		P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5282
  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h5 (Mirror: 4'h1)
  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h5 (Mirror: 4'h1)
  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h2 (Mirror: 4'h1)
  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h2 (Mirror: 4'h1)
  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x5, SHU_SELPH_DQS1_DLY_DQS0) |
		P_Fld(0x5, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x2, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
		P_Fld(0x2, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4746
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h3 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h3 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4768
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h3 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h3 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4790
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h6 (Mirror: 4'h1)
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h6 (Mirror: 4'h1)
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h3 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h3 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4812
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h6 (Mirror: 4'h1)
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h6 (Mirror: 4'h1)
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h3 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h3 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4757
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h3 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h3 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4779
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h3 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h3 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4801
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h7 (Mirror: 4'h1)
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h7 (Mirror: 4'h1)
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h4 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h4 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x7, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x7, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x4, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4823
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h7 (Mirror: 4'h1)
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h7 (Mirror: 4'h1)
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h4 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h4 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x7, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x7, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x4, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4834
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h015 (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h015 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x015, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x015, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4844
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h015 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h015 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x015, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x015, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4882
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h015 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h015 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x015, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x015, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4839
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h024 (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h022 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x024, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x022, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4849
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h024 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h022 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x024, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x022, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4887
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h024 (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h022 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x024, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x022, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4892
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h15 (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h15 (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h15 (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h15 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x15, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x15, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x15, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x15, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4899
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h22 (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h24 (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h22 (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h24 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x22, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x24, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x22, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x24, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7428
  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7442
  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x08, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7470
  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x08, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@8831
  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@8845
  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h08 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h08 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h08 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@8873
  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h08 (Mirror: 8'h00)
  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x08, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7435
  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h20 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h20 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h20 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h20 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x20, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x20, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x20, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7449
  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h20 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h20 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h20 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h20 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x20, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x20, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x20, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7476
  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h20 (Mirror: 8'h00)
  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x20, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@8838
  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h28 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h28 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h28 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h28 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x28, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x28, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x28, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x28, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@8852
  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h28 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h28 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h28 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h28 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x28, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x28, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x28, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x28, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@8879
  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h28 (Mirror: 8'h00)
  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x28, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5345
  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h2 (Mirror: 4'h0)
  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h2 (Mirror: 4'h0)
  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
		P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ9_0							  - 	@7845
  RG_ARPI_RESERVE_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ9_0[31:0]=32'h31105ab1 (Mirror: 32'h31165ab1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9, 0x31105ab1, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ9_0							  - 	@9248
  RG_ARPI_RESERVE_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ9_0[31:0]=32'hd5713d50 (Mirror: 32'hd5733d50)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9, 0xd5713d50, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA1_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA1_0						  - 	@5041
  TXDLY_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_CKE 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_ODT 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RESET								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_CAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_CS1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1, P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA2_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA2_0						  - 	@5052
  TXDLY_BA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_BA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_BA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_CMD 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[20:16]=5'h01
  TXDLY_CKE1								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[26:24]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2, P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
		P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
		P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA3_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA3_0						  - 	@5060
  TXDLY_RA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_RA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_RA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RA3 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_RA4 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_RA5 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RA6 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_RA7 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3, P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA4_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA4_0						  - 	@5071
  TXDLY_RA8 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_RA9 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_RA10								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RA11								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_RA12								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_RA13								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RA14								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_RA15								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4, P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA5_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA5_0						  - 	@5082
  dly_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[2:0]=3'h1
  dly_CKE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[6:4]=3'h1
  dly_ODT									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[10:8]=3'h0 (Mirror: 3'h1)
  dly_RESET 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[14:12]=3'h1
  dly_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[18:16]=3'h1
  dly_CAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[22:20]=3'h1
  dly_RAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[26:24]=3'h1
  dly_CS1									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5, P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5018
  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
		P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h86 (Mirror: 8'h00)
  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x86, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5199
  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h1 (Mirror: 1'h0)
  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h1 (Mirror: 1'h0)
  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h1 (Mirror: 1'h0)
  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h0
  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h1 (Mirror: 1'h0)
  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h0
  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h1 (Mirror: 1'h0)
  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h1 (Mirror: 1'h0)
  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h1 (Mirror: 1'h0)
  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h0
  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h0
  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h1 (Mirror: 1'h0)
  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h1 (Mirror: 1'h0)
  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h1 (Mirror: 1'h0)
  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h1 (Mirror: 1'h0)
  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h1 (Mirror: 1'h0)
  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h0
  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h0
  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h0
  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRFC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TXP_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TWR_M05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TFAW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TR2PD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRRI_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_BGTWTR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRR2MRW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5192
  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h03 (Mirror: 5'h01)
  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h08 (Mirror: 6'h01)
  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h1
  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h05 (Mirror: 5'h01)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x03, SHU_ACTIM_XRT_XRTR2R) |
		P_Fld(0x08, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x1, SHU_ACTIM_XRT_XRTW2R) |
		P_Fld(0x05, SHU_ACTIM_XRT_XRTW2W));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5138
  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[3:0]=4'ha (Mirror: 4'h1)
  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[6:4]=3'h3 (Mirror: 3'h0)
  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h10 (Mirror: 8'h06)
  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h4 (Mirror: 3'h0)
  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'ha (Mirror: 4'h2)
  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'hc (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0xa, SHU_ACTIM0_TWTR) |
		P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x10, SHU_ACTIM0_TWR) |
		P_Fld(0x4, SHU_ACTIM0_TRRD) | P_Fld(0xa, SHU_ACTIM0_TRCD) |
		P_Fld(0xc, SHU_ACTIM0_TWTR_L));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0xa, SHU_ACTIM0_TWTR) |
		P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x10, SHU_ACTIM0_TWR) |
		P_Fld(0x4, SHU_ACTIM0_TRRD) | P_Fld(0xa, SHU_ACTIM0_TRCD));
#endif
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5147
  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'ha
  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h8
  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h8 (Mirror: 4'h2)
  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h0e (Mirror: 6'h04)
  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h19 (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0xa, SHU_ACTIM1_TRPAB) |
		P_Fld(0x8, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x8, SHU_ACTIM1_TRP) |
		P_Fld(0x0e, SHU_ACTIM1_TRAS) | P_Fld(0x19, SHU_ACTIM1_TRC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5155
  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h2 (Mirror: 4'h0)
  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h0e
  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h3 (Mirror: 3'h0)
  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h09 (Mirror: 6'h00)
  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h0d (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x2, SHU_ACTIM2_TXP) |
		P_Fld(0x0e, SHU_ACTIM2_TMRRI) | P_Fld(0x3, SHU_ACTIM2_TRTP) |
		P_Fld(0x09, SHU_ACTIM2_TR2W) | P_Fld(0x0d, SHU_ACTIM2_TFAW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5163
  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h3f (Mirror: 8'h00)
  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h89 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x3f, SHU_ACTIM3_TRFCPB) |
		P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
		P_Fld(0x89, SHU_ACTIM3_TRFC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5170
  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h09a (Mirror: 10'h028)
  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0f (Mirror: 6'h00)
  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h0b (Mirror: 6'h00)
  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h2e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x09a, SHU_ACTIM4_TXREFCNT) |
		P_Fld(0x0f, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0b, SHU_ACTIM4_TMRR2W) |
		P_Fld(0x2e, SHU_ACTIM4_TZQCS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5177
  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h0f (Mirror: 7'h00)
  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h12 (Mirror: 7'h00)
  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h30 (Mirror: 8'h00)
  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x0f, SHU_ACTIM5_TR2PD) |
		P_Fld(0x12, SHU_ACTIM5_TWTPD) | P_Fld(0x30, SHU_ACTIM5_TPBR2PBR) |
		P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5184
  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h10 (Mirror: 5'h1f)
  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h7 (Mirror: 4'h0)
  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h5 (Mirror: 4'h0)
  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h0b (Mirror: 6'h00)
  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h12 (Mirror: 6'h13)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x10, SHU_ACTIM6_TZQLAT2) |
		P_Fld(0x7, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
		P_Fld(0x0b, SHU_ACTIM6_TW2MRW) | P_Fld(0x12, SHU_ACTIM6_TR2MRW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5262
  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h4 (Mirror: 3'h2)
  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
		P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
		P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x4, SHU_CKECTRL_TCKEPRD) |
		P_Fld(0x3, SHU_CKECTRL_TCKESRX));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5365
  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
		P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_TX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_TX_PIPE_CTRL_0				  - 	@12708
  CMD_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  CK_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[1:1]=1'h1 (Mirror: 1'h0)
  TX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[2:2]=1'h0
  CS_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[3:3]=1'h1 (Mirror: 1'h0)
  SKIP_TXPIPE_BYPASS						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[8:8]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_TX_PIPE_CTRL, P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CMD_TXPIPE_BYPASS_EN) |
		P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CK_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_TX_PIPE_BYPASS_EN) |
		P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CS_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_SKIP_TXPIPE_BYPASS));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0100, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0100, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@7728
  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
		P_Fld(0x3, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9131
  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
		P_Fld(0x3, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7490
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x6f, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x6f, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7504
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x6f, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x6f, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7518
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x6f, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x6f, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7532
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x6f, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x6f, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7546
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x6f, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x6f, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7556
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h02f (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h02f (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x02f, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x02f, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7497
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x6e, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7511
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x6e, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7525
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x6e, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7539
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x6e, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7551
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x6e, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7561
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h02e (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h02e (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x02e, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x02e, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@8893
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x6f, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x6f, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@8907
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x6f, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x6f, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@8921
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x6f, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x6f, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@8935
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h6f (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h6f (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x6f, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x6f, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@8949
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h6f (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h6f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x6f, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x6f, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@8959
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h02f (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h02f (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x02f, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x02f, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@8900
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x6e, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@8914
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x6e, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@8928
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x6e, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@8942
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h6e (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h6e (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x6e, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@8954
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h6e (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h6e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x6e, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x6e, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@8964
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h02e (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h02e (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x02e, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x02e, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h0 (Mirror: 1'h1)
  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x0, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
		P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
		P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
		P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h0 (Mirror: 1'h1)
  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x0, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
		P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
		P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
		P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
		P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
		P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
		P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
		P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
		P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
		P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7313
  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h75 (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h75 (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h2f (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h2f (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x75, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
		P_Fld(0x75, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x2f, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
		P_Fld(0x2f, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@8716
  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h75 (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h75 (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h2f (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h2f (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x75, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
		P_Fld(0x75, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x2f, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
		P_Fld(0x2f, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7320
  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h10
  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h1
  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h1
  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h1
  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x10, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
		P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
		P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
		P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@8723
  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h10
  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h1
  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h1
  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h1
  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x10, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
		P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
		P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
		P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_COMMON0_0								   ral_reg_DRAMC_blk_SHU_COMMON0_0							  - 	@5001
  FREQDIV4									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[0:0]=1'h1 (Mirror: 1'h0)
  FDIV2 									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[1:1]=1'h0
  FREQDIV8									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[2:2]=1'h0
  DM64BITEN 								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[4:4]=1'h1 (Mirror: 1'h0)
  DLE256EN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[5:5]=1'h0
  LP5BGEN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[6:6]=1'h0
  LP5WCKON									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[7:7]=1'h0
  CL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[8:8]=1'h0
  BL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[9:9]=1'h0
  BL4										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[10:10]=1'h1 (Mirror: 1'h0)
  LP5BGOTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[11:11]=1'h0
  BC4OTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[12:12]=1'h1
  LP5HEFF_MODE								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[13:13]=1'h0
  SHU_COMMON0_RSV							   uvm_reg_field											  ...	 RW SHU_COMMON0_0[31:15]=17'h00000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0, P_Fld(0x1, SHU_COMMON0_FREQDIV4) |
		P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x0, SHU_COMMON0_FREQDIV8) |
		P_Fld(0x1, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
		P_Fld(0x0, SHU_COMMON0_LP5BGEN) | P_Fld(0x0, SHU_COMMON0_LP5WCKON) |
		P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
		P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
		P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x0, SHU_COMMON0_LP5HEFF_MODE) |
		P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIMING_CONF_0 						   ral_reg_DRAMC_blk_SHU_ACTIMING_CONF_0					  - 	@5255
  SCINTV									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[5:0]=6'h26 (Mirror: 6'h2a)
  TRFCPBIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[8:8]=1'h0
  REFBW_FR									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[25:16]=10'h000
  TREFBWIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF, P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
		P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
		P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1
  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5
  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h1 (Mirror: 1'h0)
  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
#endif
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_CONF0_0 								   ral_reg_DRAMC_blk_SHU_CONF0_0							  - 	@5356
  DMPGTIM									   uvm_reg_field											  ...	 RW SHU_CONF0_0[5:0]=6'h3f (Mirror: 6'h08)
  ADVREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[6:6]=1'h0
  ADVPREEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[7:7]=1'h1 (Mirror: 1'h0)
  PBREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[8:8]=1'h1 (Mirror: 1'h0)
  REFTHD									   uvm_reg_field											  ...	 RW SHU_CONF0_0[15:12]=4'h1 (Mirror: 4'h0)
  REQQUE_DEPTH								   uvm_reg_field											  ...	 RW SHU_CONF0_0[19:16]=4'h8
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0, P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
		P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
		P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
		P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MATYPE_0								   ral_reg_DRAMC_blk_SHU_MATYPE_0							  - 	@4996
  MATYPE									   uvm_reg_field											  ...	 RW SHU_MATYPE_0[1:0]=2'h2 (Mirror: 2'h0)
  NORMPOP_LEN								   uvm_reg_field											  ...	 RW SHU_MATYPE_0[6:4]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE, P_Fld(0x2, SHU_MATYPE_MATYPE) |
		P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SCHEDULER_0 							   ral_reg_DRAMC_blk_SHU_SCHEDULER_0						  - 	@5023
  DUALSCHEN 								   uvm_reg_field											  ...	 RW SHU_SCHEDULER_0[2:2]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DRAMC_REG_SHU_SCHEDULER, 0x1, SHU_SCHEDULER_DUALSCHEN);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TX_SET0 									   ral_reg_DRAMC_blk_TX_SET0								  - 	@3899
  TXRANK									   uvm_reg_field											  ...	 RW TX_SET0[1:0]=2'h0
  TXRANKFIX 								   uvm_reg_field											  ...	 RW TX_SET0[2:2]=1'h0
  DDRPHY_COMB_CG_SEL						   uvm_reg_field											  ...	 RW TX_SET0[3:3]=1'h0
  TX_DQM_DEFAULT							   uvm_reg_field											  ...	 RW TX_SET0[4:4]=1'h1
  DQBUS_X32 								   uvm_reg_field											  ...	 RW TX_SET0[5:5]=1'h0
  OE_DOWNGRADE								   uvm_reg_field											  ...	 RW TX_SET0[6:6]=1'h0
  DQ16COM1									   uvm_reg_field											  ...	 RW TX_SET0[21:21]=1'h0
  WPRE2T									   uvm_reg_field											  ...	 RW TX_SET0[22:22]=1'h1 (Mirror: 1'h0)
  DRSCLR_EN 								   uvm_reg_field											  ...	 RW TX_SET0[24:24]=1'h0
  DRSCLR_RK0_EN 							   uvm_reg_field											  ...	 RW TX_SET0[25:25]=1'h0
  ARPI_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[26:26]=1'h0
  TX_DLY_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[27:27]=1'h0
  DQS_OE_OP1_DIS							   uvm_reg_field											  ...	 RW TX_SET0[28:28]=1'h0
  DQS_OE_OP2_EN 							   uvm_reg_field											  ...	 RW TX_SET0[29:29]=1'h0
  RK_SCINPUT_OPT							   uvm_reg_field											  ...	 RW TX_SET0[30:30]=1'h0
  DRAMOEN									   uvm_reg_field											  ...	 RW TX_SET0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_TX_SET0, P_Fld(0x0, TX_SET0_TXRANK) |
		P_Fld(0x0, TX_SET0_TXRANKFIX) | P_Fld(0x0, TX_SET0_DDRPHY_COMB_CG_SEL) |
		P_Fld(0x1, TX_SET0_TX_DQM_DEFAULT) | P_Fld(0x0, TX_SET0_DQBUS_X32) |
		P_Fld(0x0, TX_SET0_OE_DOWNGRADE) | P_Fld(0x0, TX_SET0_DQ16COM1) |
		P_Fld(0x1, TX_SET0_WPRE2T) | P_Fld(0x0, TX_SET0_DRSCLR_EN) |
		P_Fld(0x0, TX_SET0_DRSCLR_RK0_EN) | P_Fld(0x0, TX_SET0_ARPI_CAL_E2OPT) |
		P_Fld(0x0, TX_SET0_TX_DLY_CAL_E2OPT) | P_Fld(0x0, TX_SET0_DQS_OE_OP1_DIS) |
		P_Fld(0x0, TX_SET0_DQS_OE_OP2_EN) | P_Fld(0x0, TX_SET0_RK_SCINPUT_OPT) |
		P_Fld(0x0, TX_SET0_DRAMOEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2 (Mirror: 3'h0)
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1 (Mirror: 1'h0)
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1 (Mirror: 3'h0)
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#endif
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_STBCAL1_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL1_0					  - 	@12514
  DLLFRZRFCOPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[1:0]=2'h0
  DLLFRZWROPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[5:4]=2'h0
  r_rstbcnt_latch_opt						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[10:8]=3'h0
  STB_UPDMASK_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[11:11]=1'h1 (Mirror: 1'h0)
  STB_UPDMASKCYC							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[15:12]=4'h9 (Mirror: 4'h0)
  DQSINCTL_PRE_SEL							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[16:16]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1, P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
		P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
		P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
		P_Fld(0x1, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_STBCAL_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL_0 					  - 	@12499
  DMSTBLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[3:0]=4'h2 (Mirror: 4'h0)
  PICGLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[6:4]=3'h1 (Mirror: 3'h0)
  DQSG_MODE 								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[8:8]=1'h1 (Mirror: 1'h0)
  DQSIEN_PICG_MODE							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[9:9]=1'h1 (Mirror: 1'h0)
  DQSIEN_DQSSTB_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[13:12]=2'h1
  DQSIEN_BURST_MODE 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[14:14]=1'h1
  DQSIEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[15:15]=1'h0
  STBCALEN									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[16:16]=1'h1 (Mirror: 1'h0)
  STB_SELPHCALEN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[17:17]=1'h1 (Mirror: 1'h0)
  DQSIEN_4TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[20:20]=1'h0
  DQSIEN_8TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[21:21]=1'h0
  DQSIEN_16TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[22:22]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL, P_Fld(0x2, MISC_SHU_STBCAL_DMSTBLAT) |
		P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
		P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RODTENSTB_0						   ral_reg_DDRPHY_blk_MISC_SHU_RODTENSTB_0					  - 	@12562
  RODTENSTB_TRACK_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[0:0]=1'h1 (Mirror: 1'h0)
  RODTEN_P1_ENABLE							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[1:1]=1'h0
  RODTENSTB_4BYTE_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[2:2]=1'h0
  RODTENSTB_TRACK_UDFLWCTRL 				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[3:3]=1'h1 (Mirror: 1'h0)
  RODTENSTB_SELPH_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[4:4]=1'h1
  RODTENSTB_SELPH_BY_BITTIME				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[5:5]=1'h0
  RODTENSTB__UI_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[11:8]=4'h4 (Mirror: 4'h0)
  RODTENSTB_MCK_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[15:12]=4'h0
  RODTENSTB_EXT 							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[31:16]=16'h0008 (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB, P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
		P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x4, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RX_SELPH_MODE_0					   ral_reg_DDRPHY_blk_MISC_SHU_RX_SELPH_MODE_0				  - 	@12751
  DQSIEN_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[1:0]=2'h2 (Mirror: 2'h0)
  RODT_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[5:4]=2'h1 (Mirror: 2'h0)
  RANK_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[7:6]=2'h1 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE, P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
		P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1 (Mirror: 1'h0)
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#endif
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HWSET_MR2_0 							   ral_reg_DRAMC_blk_SHU_HWSET_MR2_0						  - 	@5122
  HWSET_MR2_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[12:0]=13'h0002
  HWSET_MR2_OP								   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[23:16]=8'h3f (Mirror: 8'h12)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR2, P_Fld(0x0002, SHU_HWSET_MR2_HWSET_MR2_MRSMA) |
		P_Fld(0x3f, SHU_HWSET_MR2_HWSET_MR2_OP));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_FREQ_RATIO_SET0_0						   ral_reg_DRAMC_blk_SHU_FREQ_RATIO_SET0_0					  - 	@5384
  tDQSCK_JUMP_RATIO3						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[7:0]=8'h20 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO2						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[15:8]=8'h72 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO1						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[23:16]=8'h09 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO0						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[31:24]=8'h20 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0, P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
		P_Fld(0x72, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x09, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
		P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_DVFSDLL_0							   ral_reg_DDRPHY_blk_MISC_SHU_DVFSDLL_0					  - 	@12523
  r_bypass_1st_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[0:0]=1'h0
  r_bypass_2nd_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[1:1]=1'h0
  r_dll_idle								   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[10:4]=7'h5a (Mirror: 7'h46)
  r_2nd_dll_idle							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[22:16]=7'h5a
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL, P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
		P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
		P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Exit
	mcDELAY_US(1);

	mcDELAY_US(1);

/*TINFO=---===BROADCAST OFF!===---*/
	 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Enter
	mcDELAY_US(1);

	mcDELAY_US(1);

/*TINFO=---===BROADCAST ON!===---*/
	 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Exit
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DQSOSCR_0								   ral_reg_DRAMC_blk_SHU_DQSOSCR_0							  - 	@5338
  DQSOSCRCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[7:0]=8'h15 (Mirror: 8'h00)
  DQSOSC_ADV_SEL							   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[9:8]=2'h0
  DQSOSC_DRS_ADV_SEL						   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[11:10]=2'h0
  DQSOSC_DELTA								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[31:16]=16'hffff
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR, P_Fld(0x15, SHU_DQSOSCR_DQSOSCRCNT) |
		P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
		P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DQSOSC_SET0_0							   ral_reg_DRAMC_blk_SHU_DQSOSC_SET0_0						  - 	@5332
  DQSOSCENDIS								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[0:0]=1'h1
  DQSOSC_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[13:4]=10'h012 (Mirror: 10'h00f)
  DQSOSCENCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[31:16]=16'h0002
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0, P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
		P_Fld(0x012, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_0_0							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_0						  - 	@4906
  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[15:0]=16'h0326 (Mirror: 16'h0000)
  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[31:16]=16'h0326 (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC, P_Fld(0x0326, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x0326, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_0_1							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_1						  - 	@4911
  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[15:0]=16'h0159 (Mirror: 16'h0000)
  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[31:16]=16'h0159 (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0159, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x0159, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_THRD_0_0						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_0					  - 	@4916
  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[11:0]=12'h018 (Mirror: 12'h001)
  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[27:16]=12'h010 (Mirror: 12'h001)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD, P_Fld(0x018, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x010, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_THRD_0_1						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_1					  - 	@4921
  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[11:0]=12'h004 (Mirror: 12'h001)
  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[27:16]=12'h002 (Mirror: 12'h001)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x004, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x002, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h17 (Mirror: 6'h0e)
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if (fcFOR_CHIP_ID == fcA60868)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x17, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#elif (fcFOR_CHIP_ID == fcPetrus)
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x17, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
#endif
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0000
  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1d (Mirror: 5'h1b)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0000, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1d, SHU_ZQ_SET0_TZQLAT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0005 (Mirror: 16'h0000)
  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1d
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1d, SHU_ZQ_SET0_TZQLAT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h86
  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h005 (Mirror: 12'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x86, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0100
  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0100, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0100
  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0100, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'hb (Mirror: 4'h0)
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h1 (Mirror: 1'h0)
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h1 (Mirror: 1'h0)
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0xb, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'hb (Mirror: 4'h0)
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h1 (Mirror: 1'h0)
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h1 (Mirror: 1'h0)
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0xb, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ11_0 						  - 	@7794
  RG_RX_ARDQ_RANK_SEL_SER_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[0:0]=1'h0
  RG_RX_ARDQ_RANK_SEL_LAT_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[1:1]=1'h0
  RG_RX_ARDQ_OFFSETC_LAT_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[2:2]=1'h0
  RG_RX_ARDQ_OFFSETC_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[3:3]=1'h0
  RG_RX_ARDQ_OFFSETC_BIAS_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[4:4]=1'h0
  RG_RX_ARDQ_FRATE_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[5:5]=1'h0
  RG_RX_ARDQ_CDR_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[6:6]=1'h0
  RG_RX_ARDQ_DVS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQ_DVS_DLY_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[11:8]=4'h0
  RG_RX_ARDQ_DES_MODE_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[17:16]=2'h2
  RG_RX_ARDQ_BW_SEL_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[19:18]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11, P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
		P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ11_0 						  - 	@9197
  RG_RX_ARDQ_RANK_SEL_SER_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[0:0]=1'h0
  RG_RX_ARDQ_RANK_SEL_LAT_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[1:1]=1'h0
  RG_RX_ARDQ_OFFSETC_LAT_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[2:2]=1'h0
  RG_RX_ARDQ_OFFSETC_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[3:3]=1'h0
  RG_RX_ARDQ_OFFSETC_BIAS_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[4:4]=1'h0
  RG_RX_ARDQ_FRATE_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[5:5]=1'h0
  RG_RX_ARDQ_CDR_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[6:6]=1'h0
  RG_RX_ARDQ_DVS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQ_DVS_DLY_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[11:8]=4'h0
  RG_RX_ARDQ_DES_MODE_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[17:16]=2'h2
  RG_RX_ARDQ_BW_SEL_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[19:18]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11, P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
		P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
//	  Exit body
}


#if __LP5_COMBO__
void CInit_golden_mini_freq_related_vseq_LP5_3200(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING1_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING1_0					  - 	@12634
	  DQDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[4:0]=5'h08 (Mirror: 5'h00)
	  DQDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[9:5]=5'h06 (Mirror: 5'h00)
	  DQSDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[14:10]=5'h08 (Mirror: 5'h00)
	  DQSDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[19:15]=5'h06 (Mirror: 5'h00)
	  DQSDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[24:20]=5'h08 (Mirror: 5'h00)
	  DQSDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[29:25]=5'h06 (Mirror: 5'h00)
	  DIS_IMP_ODTN_track						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[30:30]=1'h0
	  DIS_IMPCAL_HW 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[31:31]=1'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1, P_Fld(0x08, SHU_MISC_DRVING1_DQDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
			P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING2_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING2_0					  - 	@12645
	  CMDDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[4:0]=5'h08 (Mirror: 5'h00)
	  CMDDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[9:5]=5'h06 (Mirror: 5'h00)
	  CMDDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[14:10]=5'h08 (Mirror: 5'h00)
	  CMDDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[19:15]=5'h06 (Mirror: 5'h00)
	  DQDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[24:20]=5'h08 (Mirror: 5'h00)
	  DQDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[29:25]=5'h06 (Mirror: 5'h00)
	  DIS_IMPCAL_ODT_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[31:31]=1'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2, P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x08, SHU_MISC_DRVING2_DQDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x0, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING3_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING3_0					  - 	@12655
	  DQODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[4:0]=5'h0a (Mirror: 5'h00)
	  DQODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[9:5]=5'h0a (Mirror: 5'h00)
	  DQSODTN									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[14:10]=5'h0a (Mirror: 5'h00)
	  DQSODTP									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQSODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQSODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3, P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING4_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING4_0					  - 	@12664
	  CMDODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[4:0]=5'h0a (Mirror: 5'h00)
	  CMDODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[9:5]=5'h0a (Mirror: 5'h00)
	  CMDODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[14:10]=5'h0a (Mirror: 5'h00)
	  CMDODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4, P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING6_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING6_0					  - 	@12682
	  IMP_TXDLY_CMD 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[5:0]=6'h09 (Mirror: 6'h01)
	  DQCODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[24:20]=5'h00
	  DQCODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[29:25]=5'h00
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6, P_Fld(0x09, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
			P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_IMPCAL1_0							   ral_reg_DDRPHY_blk_SHU_MISC_IMPCAL1_0					  - 	@12625
	  IMPCAL_CHKCYCLE							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[2:0]=3'h5 (Mirror: 3'h4)
	  IMPDRVP									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[8:4]=5'h00
	  IMPDRVN									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[16:12]=5'h00
	  IMPCAL_CALEN_CYCLE						   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[19:17]=3'h4
	  IMPCALCNT 								   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[27:20]=8'h03 (Mirror: 8'h00)
	  IMPCAL_CALICNT							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[31:28]=4'h8
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1, P_Fld(0x5, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
			P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
			P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
			P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@12734
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h0e (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfd7 (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h029 (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x0e, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xfd7, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x029, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@12604
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h0e (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h0e (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h0e (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x0e, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@12540
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h1 (Mirror: 3'h0)
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@12530
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h4 (Mirror: 4'h0)
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h0
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h7 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h5 (Mirror: 4'h0)
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h8 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x7, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x5, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x8, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@12757
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12352
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12356
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h7 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x7, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@7624
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'ha (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'he (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0xa, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0xe, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@7638
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0f (Mirror: 7'h00)
	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0f, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@7631
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xc, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@7642
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x11, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9027
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'ha (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'he (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0xa, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0xe, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9041
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0f (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0f, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9034
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hc (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h0
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xc, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9045
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h11 (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x11, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@12550
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h6 (Mirror: 4'h0)
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x6, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RX_PIPE_CTRL_0				  - 	@12704
	  RX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_RX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_MISC_RX_PIPE_CTRL, 0x1, SHU_MISC_RX_PIPE_CTRL_RX_PIPE_BYPASS_EN);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@7646
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h5 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h5 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x5, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x5, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@7653
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x7, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9049
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h5 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h5 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x5, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x5, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9056
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h7 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h7 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h0
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x7, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5323
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@12720
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h8 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h1 (Mirror: 4'h0)
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x8, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12370
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12377
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7602
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h0a (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0f, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x0a, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9005
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h0a (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0f, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x0a, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7607
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x0c, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9010
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x0c, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@7612
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h0a (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h0e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x0a, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0e, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9015
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0f (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h0a (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h0e (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x0a, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0e, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@7618
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x0c, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x10, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9021
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h11 (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h0c (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h10 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x0c, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x10, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_0					  - 	@10426
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[21:16]=6'h10 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0, P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7582
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h0f (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h0f (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x0f, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x0f, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@8985
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h18 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h18 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x18, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_1					  - 	@10436
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[21:16]=6'h10 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7592
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h0e (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h0e (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x0e, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x0e, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@8995
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h15 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h15 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x15, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x15, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5377
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h8 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x8, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4926
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4931
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h3 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h3 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5371
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h3 (Mirror: 3'h0)
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h3 (Mirror: 3'h0)
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x3, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5271
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5282
	  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h6 (Mirror: 4'h1)
	  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h7 (Mirror: 4'h1)
	  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
	  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
	  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h3 (Mirror: 4'h1)
	  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h4 (Mirror: 4'h1)
	  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
	  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x6, SHU_SELPH_DQS1_DLY_DQS0) |
			P_Fld(0x7, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x3, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4746
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4768
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4790
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h5 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h5 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h1
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h1
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x5, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x5, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4812
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h5 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h5 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h1
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h1
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x5, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x5, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4757
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4779
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h4 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h4 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4801
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h6 (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h6 (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x6, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4823
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h6 (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h6 (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h2 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x6, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4834
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h00f (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h018 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x00f, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4844
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h00f (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h018 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x00f, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4882
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h00f (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h018 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x00f, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x018, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4839
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h00e (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h015 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00e, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x015, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4849
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h00e (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h015 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00e, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x015, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4887
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h00e (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h015 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x00e, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x015, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4892
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h0f (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h18 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h0f (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x18, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x0f, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x18, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x0f, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4899
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h15 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h0e (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h15 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h0e (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x15, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x0e, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x15, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x0e, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7428
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7442
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7470
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x2c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7435
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7449
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7476
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@8838
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@8852
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h08 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h08 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x08, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@8879
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h08 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x08, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5345
	  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h2 (Mirror: 4'h0)
	  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h2 (Mirror: 4'h0)
	  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x2, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_0					  - 	@4936
	  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK, P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_1					  - 	@4941
	  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_0					  - 	@4946
	  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[3:0]=4'h4 (Mirror: 4'h1)
	  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[7:4]=4'h4 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK, P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_1					  - 	@4951
	  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[3:0]=4'h4 (Mirror: 4'h1)
	  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[7:4]=4'h4 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_0					  - 	@4956
	  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[3:0]=4'h2 (Mirror: 4'h1)
	  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[7:4]=4'h2 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK, P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_1					  - 	@4961
	  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[3:0]=4'h2 (Mirror: 4'h1)
	  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[7:4]=4'h2 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_UI_0_0 						   ral_reg_DRAMC_blk_SHURK_WCK_FS_UI_0_0					  - 	@4986
	  WCK_FS_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_0[3:0]=4'h5 (Mirror: 4'h1)
	  WCK_FS_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_0[7:4]=4'h5 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI, P_Fld(0x5, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0x5, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_UI_0_1 						   ral_reg_DRAMC_blk_SHURK_WCK_FS_UI_0_1					  - 	@4991
	  WCK_FS_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_1[3:0]=4'h5 (Mirror: 4'h1)
	  WCK_FS_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_1[7:4]=4'h5 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0x5, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA1_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA1_0						  - 	@5041
	  TXDLY_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_CKE 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_ODT 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RESET								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_CAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_CS1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1, P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA2_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA2_0						  - 	@5052
	  TXDLY_BA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_CMD 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[20:16]=5'h01
	  TXDLY_CKE1								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[26:24]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2, P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
			P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
			P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA3_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA3_0						  - 	@5060
	  TXDLY_RA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA3 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA4 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA5 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA6 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA7 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3, P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA4_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA4_0						  - 	@5071
	  TXDLY_RA8 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA9 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA10								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA11								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA12								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA13								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA14								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA15								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4, P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA5_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA5_0						  - 	@5082
	  dly_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[2:0]=3'h1
	  dly_CKE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[6:4]=3'h1
	  dly_ODT									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[10:8]=3'h0 (Mirror: 3'h1)
	  dly_RESET 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[14:12]=3'h1
	  dly_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[18:16]=3'h1
	  dly_CAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[22:20]=3'h1
	  dly_RAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[26:24]=3'h1
	  dly_CS1									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5, P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5018
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h64 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x64, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5199
	  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h1 (Mirror: 1'h0)
	  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
	  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h0
	  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
	  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h1 (Mirror: 1'h0)
	  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h0
	  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h1 (Mirror: 1'h0)
	  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h1 (Mirror: 1'h0)
	  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h1 (Mirror: 1'h0)
	  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
	  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
	  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
	  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
	  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
	  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
	  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h1 (Mirror: 1'h0)
	  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h1 (Mirror: 1'h0)
	  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h0
	  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
	  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
	  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h0
	  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h1 (Mirror: 1'h0)
	  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h0
	  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
	  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h0
	  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h0
	  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h0
	  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h0
	  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
	  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h0
	  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x1, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5192
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h09 (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h0b (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h6 (Mirror: 4'h1)
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h06 (Mirror: 5'h01)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x09, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x0b, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x6, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x06, SHU_ACTIM_XRT_XRTW2W));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5138
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[3:0]=4'h9 (Mirror: 4'h1)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[6:4]=3'h3 (Mirror: 3'h0)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h13 (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h2 (Mirror: 3'h0)
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'h7 (Mirror: 4'h2)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'h9 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x9, SHU_ACTIM0_TWTR) |
			P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x13, SHU_ACTIM0_TWR) |
			P_Fld(0x2, SHU_ACTIM0_TRRD) | P_Fld(0x7, SHU_ACTIM0_TRCD) |
			P_Fld(0x9, SHU_ACTIM0_TWTR_L));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5147
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'h8 (Mirror: 4'ha)
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h8
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h7 (Mirror: 4'h2)
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h08 (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h10 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0x8, SHU_ACTIM1_TRPAB) |
			P_Fld(0x8, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x7, SHU_ACTIM1_TRP) |
			P_Fld(0x08, SHU_ACTIM1_TRAS) | P_Fld(0x10, SHU_ACTIM1_TRC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5155
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h2 (Mirror: 4'h0)
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h0b (Mirror: 5'h0e)
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h2 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h06 (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h00 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x2, SHU_ACTIM2_TXP) |
			P_Fld(0x0b, SHU_ACTIM2_TMRRI) | P_Fld(0x2, SHU_ACTIM2_TRTP) |
			P_Fld(0x06, SHU_ACTIM2_TR2W) | P_Fld(0x00, SHU_ACTIM2_TFAW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5163
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h2c (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h64 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x2c, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0x64, SHU_ACTIM3_TRFC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5170
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h073 (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0f (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h0c (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h22 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x073, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x0f, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x0c, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x22, SHU_ACTIM4_TZQCS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5177
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h11 (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h16 (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h24 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x11, SHU_ACTIM5_TR2PD) |
			P_Fld(0x16, SHU_ACTIM5_TWTPD) | P_Fld(0x24, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x3, SHU_ACTIM5_TPBR2ACT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5184
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h0c (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h6 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h5 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h0a (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h0f (Mirror: 6'h13)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x0c, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x6, SHU_ACTIM6_TMRD) | P_Fld(0x5, SHU_ACTIM6_TMRW) |
			P_Fld(0x0a, SHU_ACTIM6_TW2MRW) | P_Fld(0x0f, SHU_ACTIM6_TR2MRW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5262
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h1 (Mirror: 1'h0)
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h2 (Mirror: 3'h1)
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h4 (Mirror: 3'h2)
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x1, SHU_CKECTRL_TPDX_05T) | P_Fld(0x2, SHU_CKECTRL_TPDE) |
			P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x4, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5365
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_LP5_CMD_0								   ral_reg_DRAMC_blk_SHU_LP5_CMD_0							  - 	@5427
	  LP5_CMD1TO2EN 							   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[0:0]=1'h0
	  TCSH										   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[7:4]=4'h5 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_LP5_CMD, P_Fld(0x0, SHU_LP5_CMD_LP5_CMD1TO2EN) |
			P_Fld(0x5, SHU_LP5_CMD_TCSH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM7_0								   ral_reg_DRAMC_blk_SHU_ACTIM7_0							  - 	@5436
	  TCSH_CSCAL								   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[3:0]=4'h3 (Mirror: 4'h0)
	  TCACSH									   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[7:4]=4'h1 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM7, P_Fld(0x3, SHU_ACTIM7_TCSH_CSCAL) |
			P_Fld(0x1, SHU_ACTIM7_TCACSH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_WCKCTRL_0								   ral_reg_DRAMC_blk_SHU_WCKCTRL_0							  - 	@5407
	  WCKRDOFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[5:0]=6'h0c (Mirror: 6'h00)
	  WCKRDOFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[7:7]=1'h0
	  WCKWROFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[13:8]=6'h08 (Mirror: 6'h00)
	  WCKWROFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[15:15]=1'h0
	  WCKDUAL									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[16:16]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_WCKCTRL, P_Fld(0x0c, SHU_WCKCTRL_WCKRDOFF) |
			P_Fld(0x0, SHU_WCKCTRL_WCKRDOFF_05T) | P_Fld(0x08, SHU_WCKCTRL_WCKWROFF) |
			P_Fld(0x0, SHU_WCKCTRL_WCKWROFF_05T) | P_Fld(0x0, SHU_WCKCTRL_WCKDUAL));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h00c4 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x00c4, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h00c4 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x00c4, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@7728
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h4 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x4, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9131
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h4 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x4, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7490
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x76, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x76, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7504
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x76, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x76, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7518
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x76, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x76, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7532
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x76, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x76, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7546
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x76, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x76, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7556
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h047 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h047 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x047, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x047, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7497
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7511
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7525
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7539
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7551
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x75, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7561
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h046 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h046 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x046, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x046, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@8893
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x76, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x76, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@8907
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x76, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x76, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@8921
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x76, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x76, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@8935
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h76 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x76, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x76, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@8949
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h76 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h76 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x76, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x76, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@8959
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h047 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h047 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x047, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x047, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@8900
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@8914
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@8928
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@8942
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h75 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@8954
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h75 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h75 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x75, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x75, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@8964
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h046 (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h046 (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x046, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x046, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x0, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x0, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7313
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h7e (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h7e (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h36 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h36 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x7e, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x7e, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x36, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x36, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@8716
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h7e (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h7e (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h36 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h36 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x7e, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x7e, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x36, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x36, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7320
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x10, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@8723
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x10, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_COMMON0_0								   ral_reg_DRAMC_blk_SHU_COMMON0_0							  - 	@5001
	  FREQDIV4									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[0:0]=1'h1 (Mirror: 1'h0)
	  FDIV2 									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[1:1]=1'h0
	  FREQDIV8									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[2:2]=1'h0
	  DM64BITEN 								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[4:4]=1'h1 (Mirror: 1'h0)
	  DLE256EN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[5:5]=1'h0
	  LP5BGEN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[6:6]=1'h0
	  LP5WCKON									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[7:7]=1'h0
	  CL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[8:8]=1'h0
	  BL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[9:9]=1'h0
	  BL4										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[10:10]=1'h1 (Mirror: 1'h0)
	  LP5BGOTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[11:11]=1'h0
	  BC4OTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[12:12]=1'h1
	  LP5HEFF_MODE								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[13:13]=1'h0
	  SHU_COMMON0_RSV							   uvm_reg_field											  ...	 RW SHU_COMMON0_0[31:15]=17'h00000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0, P_Fld(0x1, SHU_COMMON0_FREQDIV4) |
			P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x0, SHU_COMMON0_FREQDIV8) |
			P_Fld(0x1, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
			P_Fld(0x0, SHU_COMMON0_LP5BGEN) | P_Fld(0x0, SHU_COMMON0_LP5WCKON) |
			P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
			P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
			P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x0, SHU_COMMON0_LP5HEFF_MODE) |
			P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_WCKCTRL_1_0 							   ral_reg_DRAMC_blk_SHU_WCKCTRL_1_0						  - 	@5415
	  WCKSYNC_PRE_MODE							   uvm_reg_field											  ...	 RW SHU_WCKCTRL_1_0[0:0]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DRAMC_REG_SHU_WCKCTRL_1, 0x1, SHU_WCKCTRL_1_WCKSYNC_PRE_MODE);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIMING_CONF_0 						   ral_reg_DRAMC_blk_SHU_ACTIMING_CONF_0					  - 	@5255
	  SCINTV									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[5:0]=6'h26 (Mirror: 6'h2a)
	  TRFCPBIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[8:8]=1'h0
	  REFBW_FR									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[25:16]=10'h000
	  TREFBWIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF, P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
			P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
			P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h1 (Mirror: 1'h0)
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CONF0_0 								   ral_reg_DRAMC_blk_SHU_CONF0_0							  - 	@5356
	  DMPGTIM									   uvm_reg_field											  ...	 RW SHU_CONF0_0[5:0]=6'h3f (Mirror: 6'h08)
	  ADVREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[6:6]=1'h0
	  ADVPREEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[7:7]=1'h1 (Mirror: 1'h0)
	  PBREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[8:8]=1'h1 (Mirror: 1'h0)
	  REFTHD									   uvm_reg_field											  ...	 RW SHU_CONF0_0[15:12]=4'h1 (Mirror: 4'h0)
	  REQQUE_DEPTH								   uvm_reg_field											  ...	 RW SHU_CONF0_0[19:16]=4'h8
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0, P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
			P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
			P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
			P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MATYPE_0								   ral_reg_DRAMC_blk_SHU_MATYPE_0							  - 	@4996
	  MATYPE									   uvm_reg_field											  ...	 RW SHU_MATYPE_0[1:0]=2'h2 (Mirror: 2'h0)
	  NORMPOP_LEN								   uvm_reg_field											  ...	 RW SHU_MATYPE_0[6:4]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE, P_Fld(0x2, SHU_MATYPE_MATYPE) |
			P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SCHEDULER_0 							   ral_reg_DRAMC_blk_SHU_SCHEDULER_0						  - 	@5023
	  DUALSCHEN 								   uvm_reg_field											  ...	 RW SHU_SCHEDULER_0[2:2]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DRAMC_REG_SHU_SCHEDULER, 0x1, SHU_SCHEDULER_DUALSCHEN);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	TX_SET0 									   ral_reg_DRAMC_blk_TX_SET0								  - 	@3899
	  TXRANK									   uvm_reg_field											  ...	 RW TX_SET0[1:0]=2'h0
	  TXRANKFIX 								   uvm_reg_field											  ...	 RW TX_SET0[2:2]=1'h0
	  DDRPHY_COMB_CG_SEL						   uvm_reg_field											  ...	 RW TX_SET0[3:3]=1'h0
	  TX_DQM_DEFAULT							   uvm_reg_field											  ...	 RW TX_SET0[4:4]=1'h1
	  DQBUS_X32 								   uvm_reg_field											  ...	 RW TX_SET0[5:5]=1'h0
	  OE_DOWNGRADE								   uvm_reg_field											  ...	 RW TX_SET0[6:6]=1'h0
	  DQ16COM1									   uvm_reg_field											  ...	 RW TX_SET0[21:21]=1'h0
	  WPRE2T									   uvm_reg_field											  ...	 RW TX_SET0[22:22]=1'h1 (Mirror: 1'h0)
	  DRSCLR_EN 								   uvm_reg_field											  ...	 RW TX_SET0[24:24]=1'h0
	  DRSCLR_RK0_EN 							   uvm_reg_field											  ...	 RW TX_SET0[25:25]=1'h0
	  ARPI_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[26:26]=1'h0
	  TX_DLY_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[27:27]=1'h0
	  DQS_OE_OP1_DIS							   uvm_reg_field											  ...	 RW TX_SET0[28:28]=1'h0
	  DQS_OE_OP2_EN 							   uvm_reg_field											  ...	 RW TX_SET0[29:29]=1'h0
	  RK_SCINPUT_OPT							   uvm_reg_field											  ...	 RW TX_SET0[30:30]=1'h0
	  DRAMOEN									   uvm_reg_field											  ...	 RW TX_SET0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_TX_SET0, P_Fld(0x0, TX_SET0_TXRANK) |
			P_Fld(0x0, TX_SET0_TXRANKFIX) | P_Fld(0x0, TX_SET0_DDRPHY_COMB_CG_SEL) |
			P_Fld(0x1, TX_SET0_TX_DQM_DEFAULT) | P_Fld(0x0, TX_SET0_DQBUS_X32) |
			P_Fld(0x0, TX_SET0_OE_DOWNGRADE) | P_Fld(0x0, TX_SET0_DQ16COM1) |
			P_Fld(0x1, TX_SET0_WPRE2T) | P_Fld(0x0, TX_SET0_DRSCLR_EN) |
			P_Fld(0x0, TX_SET0_DRSCLR_RK0_EN) | P_Fld(0x0, TX_SET0_ARPI_CAL_E2OPT) |
			P_Fld(0x0, TX_SET0_TX_DLY_CAL_E2OPT) | P_Fld(0x0, TX_SET0_DQS_OE_OP1_DIS) |
			P_Fld(0x0, TX_SET0_DQS_OE_OP2_EN) | P_Fld(0x0, TX_SET0_RK_SCINPUT_OPT) |
			P_Fld(0x0, TX_SET0_DRAMOEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2 (Mirror: 3'h0)
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1 (Mirror: 1'h0)
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1 (Mirror: 3'h0)
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL1_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL1_0					  - 	@12514
	  DLLFRZRFCOPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[1:0]=2'h0
	  DLLFRZWROPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[5:4]=2'h0
	  r_rstbcnt_latch_opt						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[10:8]=3'h0
	  STB_UPDMASK_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[11:11]=1'h1 (Mirror: 1'h0)
	  STB_UPDMASKCYC							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[15:12]=4'h9 (Mirror: 4'h0)
	  DQSINCTL_PRE_SEL							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[16:16]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1, P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
			P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
			P_Fld(0x1, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL_0 					  - 	@12499
	  DMSTBLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[3:0]=4'h2 (Mirror: 4'h0)
	  PICGLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[6:4]=3'h1 (Mirror: 3'h0)
	  DQSG_MODE 								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[8:8]=1'h1 (Mirror: 1'h0)
	  DQSIEN_PICG_MODE							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[9:9]=1'h1 (Mirror: 1'h0)
	  DQSIEN_DQSSTB_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[13:12]=2'h1
	  DQSIEN_BURST_MODE 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[14:14]=1'h1
	  DQSIEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[15:15]=1'h0
	  STBCALEN									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[16:16]=1'h1 (Mirror: 1'h0)
	  STB_SELPHCALEN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[17:17]=1'h1 (Mirror: 1'h0)
	  DQSIEN_4TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[20:20]=1'h0
	  DQSIEN_8TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[21:21]=1'h0
	  DQSIEN_16TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[22:22]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL, P_Fld(0x2, MISC_SHU_STBCAL_DMSTBLAT) |
			P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
			P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RODTENSTB_0						   ral_reg_DDRPHY_blk_MISC_SHU_RODTENSTB_0					  - 	@12562
	  RODTENSTB_TRACK_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTEN_P1_ENABLE							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[1:1]=1'h0
	  RODTENSTB_4BYTE_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[2:2]=1'h0
	  RODTENSTB_TRACK_UDFLWCTRL 				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[3:3]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[4:4]=1'h1
	  RODTENSTB_SELPH_BY_BITTIME				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[5:5]=1'h0
	  RODTENSTB__UI_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[11:8]=4'h4 (Mirror: 4'h0)
	  RODTENSTB_MCK_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[15:12]=4'h0
	  RODTENSTB_EXT 							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[31:16]=16'h0008 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB, P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
			P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x4, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RX_SELPH_MODE_0					   ral_reg_DDRPHY_blk_MISC_SHU_RX_SELPH_MODE_0				  - 	@12751
	  DQSIEN_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[1:0]=2'h2 (Mirror: 2'h0)
	  RODT_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[5:4]=2'h1 (Mirror: 2'h0)
	  RANK_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[7:6]=2'h1 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE, P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
			P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Enter
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_MR13_0							   ral_reg_DRAMC_blk_SHU_HWSET_MR13_0						  - 	@5127
	  HWSET_MR13_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR13_0[12:0]=13'h000d
	  HWSET_MR13_OP 							   uvm_reg_field											  ...	 RW SHU_HWSET_MR13_0[23:16]=8'h08 (Mirror: 8'hc8)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR13, P_Fld(0x000d, SHU_HWSET_MR13_HWSET_MR13_MRSMA) |
			P_Fld(0x08, SHU_HWSET_MR13_HWSET_MR13_OP));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_VRCG_0							   ral_reg_DRAMC_blk_SHU_HWSET_VRCG_0						  - 	@5132
	  HWSET_VRCG_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[12:0]=13'h000d
	  HWSET_VRCG_OP 							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[23:16]=8'h00 (Mirror: 8'hc0)
	  VRCGDIS_PRDCNT							   uvm_reg_field											  ...	 RW SHU_HWSET_VRCG_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_VRCG, P_Fld(0x000d, SHU_HWSET_VRCG_HWSET_VRCG_MRSMA) |
			P_Fld(0x00, SHU_HWSET_VRCG_HWSET_VRCG_OP) | P_Fld(0x00, SHU_HWSET_VRCG_VRCGDIS_PRDCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_MR2_0 							   ral_reg_DRAMC_blk_SHU_HWSET_MR2_0						  - 	@5122
	  HWSET_MR2_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[12:0]=13'h0002
	  HWSET_MR2_OP								   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[23:16]=8'h2d (Mirror: 8'h12)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR2, P_Fld(0x0002, SHU_HWSET_MR2_HWSET_MR2_MRSMA) |
			P_Fld(0x2d, SHU_HWSET_MR2_HWSET_MR2_OP));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_FREQ_RATIO_SET0_0						   ral_reg_DRAMC_blk_SHU_FREQ_RATIO_SET0_0					  - 	@5384
	  tDQSCK_JUMP_RATIO3						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[7:0]=8'h20 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO2						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[15:8]=8'h55 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO1						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[23:16]=8'h0c (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO0						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[31:24]=8'h20 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0, P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
			P_Fld(0x55, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x0c, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
			P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_DVFSDLL_0							   ral_reg_DDRPHY_blk_MISC_SHU_DVFSDLL_0					  - 	@12523
	  r_bypass_1st_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[0:0]=1'h0
	  r_bypass_2nd_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[1:1]=1'h0
	  r_dll_idle								   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[10:4]=7'h5a (Mirror: 7'h46)
	  r_2nd_dll_idle							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[22:16]=7'h5a
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL, P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
			P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
			P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Exit
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST OFF!===---*/
		 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Enter
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST ON!===---*/
		 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Exit
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSCR_0								   ral_reg_DRAMC_blk_SHU_DQSOSCR_0							  - 	@5338
	  DQSOSCRCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[7:0]=8'h10 (Mirror: 8'h00)
	  DQSOSC_ADV_SEL							   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[9:8]=2'h0
	  DQSOSC_DRS_ADV_SEL						   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[11:10]=2'h0
	  DQSOSC_DELTA								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[31:16]=16'hffff
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR, P_Fld(0x10, SHU_DQSOSCR_DQSOSCRCNT) |
			P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
			P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSC_SET0_0							   ral_reg_DRAMC_blk_SHU_DQSOSC_SET0_0						  - 	@5332
	  DQSOSCENDIS								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[0:0]=1'h1
	  DQSOSC_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[13:4]=10'h011 (Mirror: 10'h00f)
	  DQSOSCENCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[31:16]=16'h0002
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0, P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
			P_Fld(0x011, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_0							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_0						  - 	@4906
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[15:0]=16'h0317 (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[31:16]=16'h0317 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC, P_Fld(0x0317, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x0317, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_1							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_1						  - 	@4911
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[15:0]=16'h01c4 (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[31:16]=16'h01c4 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x01c4, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x01c4, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_0						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_0					  - 	@4916
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[11:0]=12'h017 (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[27:16]=12'h00f (Mirror: 12'h001)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD, P_Fld(0x017, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x00f, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_1						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_1					  - 	@4921
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[11:0]=12'h007 (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[27:16]=12'h005 (Mirror: 12'h001)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x007, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x005, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0d (Mirror: 6'h0e)
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0d, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
	  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0005 (Mirror: 16'h0000)
	  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1b
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
			P_Fld(0x1b, SHU_ZQ_SET0_TZQLAT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h64
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h005 (Mirror: 12'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x64, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	//	  Exit body
	}

void CInit_golden_mini_freq_related_vseq_LP5_3200_SHU1(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, IMP golden setting Enter:
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x09, SHU_MISC_DRVING1_DQDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x09, SHU_MISC_DRVING1_DQSDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
			P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x09, SHU_MISC_DRVING2_CMDDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x09, SHU_MISC_DRVING2_CMDDRVN2) |
			P_Fld(0x07, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x09, SHU_MISC_DRVING2_DQDRVN1) |
			P_Fld(0x07, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x1, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x07, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
			P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
			P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
			P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
			P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, IMP golden setting Exit:
		mcDELAY_US(1);

		mcDELAY_US(1);

		 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_DQSIEN_CA) |
			P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_MCTL_CA) | P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_CAP_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_EN_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_OPEN_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_HYST_SEL_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CA_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CLK_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_DIV_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_DDR400_EN_CA) |
			P_Fld(0x1, SHU_CA_CMD6_RG_RX_ARCMD_RANK_SEL_SER_MODE));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_DQSIEN_B0) |
			P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_MCTL_B0) | P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_CAP_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_EN_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_OPEN_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_HYST_SEL_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_DDR400_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ6+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_DQSIEN_B1) |
			P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_MCTL_B1) | P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_CAP_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_EN_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_OPEN_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_HYST_SEL_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_DDR400_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_EN_CA) |
			P_Fld(0x09, SHU_CA_CMD1_RG_ARPI_MIDPI_8PH_DLY_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_LDO_VREF_SEL_CA) |
			P_Fld(0x3, SHU_CA_CMD1_RG_ARPI_MIDPI_CAP_SEL_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_VTH_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_8PHASE_XLATCH_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_DUMMY_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_BYPASS_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ1_RG_ARPI_MIDPI_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B0) |
			P_Fld(0x1f, SHU_B0_DQ1_RG_ARPI_MIDPI_8PH_DLY_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B0) |
			P_Fld(0x3, SHU_B0_DQ1_RG_ARPI_MIDPI_CAP_SEL_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_VTH_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B1) | P_Fld(0x1, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B1) |
			P_Fld(0x1b, SHU_B1_DQ1_RG_ARPI_MIDPI_8PH_DLY_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B1) |
			P_Fld(0x3, SHU_B1_DQ1_RG_ARPI_MIDPI_CAP_SEL_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_VTH_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x3, SHU_CA_CMD14_RG_TX_ARCA_SER_MODE_CA) |
			P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_AUX_SER_MODE_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_PRE_DATA_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_CG_EN_CA) |
			P_Fld(0x00, SHU_CA_CMD14_RG_TX_ARCA_MCKIO_SEL_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_IO_ODT_DIS_CA) |
			P_Fld(0x1, SHU_CA_CMD13_RG_TX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_DLY_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_READ_BASE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_PRE_DATA_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_OE_ODTEN_CG_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_MCKIO_CG_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_MCKIO_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCS_MCKIO_SEL_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLKB_READ_BASE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCS_OE_ODTEN_CG_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLKB_READ_BASE_DATA_TIE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_READ_BASE_DATA_TIE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_READ_BASE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_READ_BASE_DATA_TIE_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ10+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_SE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_BW_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_MCKIO_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_SER_MODE_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B0) |
			P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B0) | P_Fld(0x59, SHU_B0_DQ14_RG_TX_ARDQ_MCKIO_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ10+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_SE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_BW_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ14+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_MCKIO_SEL_B1) |
			P_Fld(0x3, SHU_B1_DQ14_RG_TX_ARDQ_SER_MODE_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B1) |
			P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B1) |
			P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B1) | P_Fld(0x7d, SHU_B1_DQ14_RG_TX_ARDQ_MCKIO_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_EN_CA) |
			P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_IDLECNT_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GAIN_BOOST_CA) | P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_GAIN_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_DIV_EN_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_PSJP_CA) |
			P_Fld(0x1, SHU_CA_DLL0_RG_ARDLL_FASTPJ_CK_SEL_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GEAR2_PSJP_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_EN_B0) |
			P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_IDLECNT_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GAIN_BOOST_B0) | P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_GAIN_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_DIV_EN_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_PSJP_B0) |
			P_Fld(0x1, SHU_B0_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GEAR2_PSJP_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_EN_B1) |
			P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_IDLECNT_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GAIN_BOOST_B1) | P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_GAIN_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_DIV_EN_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_PSJP_B1) |
			P_Fld(0x1, SHU_B1_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GEAR2_PSJP_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x947a, SHU_PLL0_RG_RPHYPLL_TOP_REV) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_SER_MODE) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_PREDIV_EN) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_EN) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_TSHIFT) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_DIV) | P_Fld(0x00, SHU_PLL0_RG_RPLLGP_DLINE_MON_DLY) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_EN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_PLL1_RG_RPHYPLLGP_CK_SEL) |
			P_Fld(0x0, SHU_PLL1_RG_RPLLGP_PLLCK_VSEL) | P_Fld(0x1, SHU_PLL1_R_SHU_AUTO_PLL_MUX) |
			P_Fld(0x0, SHU_PLL1_RG_RPHYPLL_DDR400_EN));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_PLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x1, SHU_PLL2_RG_RPHYPLL_ADA_MCK8X_EN_SHU);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00fe, SHU_PHYPLL0_RG_RPHYPLL_RESERVED) |
			P_Fld(0x2, SHU_PHYPLL0_RG_RPHYPLL_FS) | P_Fld(0x7, SHU_PHYPLL0_RG_RPHYPLL_BW) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_ICHP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_IBIAS) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BLP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BR) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BP));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_PHYPLL1_RG_RPHYPLL_SDM_FRA_EN) |
			P_Fld(0x1, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_PHYPLL2_RG_RPHYPLL_POSDIV) |
			P_Fld(0x1, SHU_PHYPLL2_RG_RPHYPLL_PREDIV));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_DIV_CK_SEL) |
			P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_GLITCH_FREE_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_LVR_REFSEL) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_DIV3_EN) | P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_FS_EN) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_FBKSEL) | P_Fld(0x2, SHU_PHYPLL3_RG_RPHYPLL_RST_DLY) |
			P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_LVROD_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONREF_EN) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONVC_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONCK_EN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00fe, SHU_CLRPLL0_RG_RCLRPLL_RESERVED) |
			P_Fld(0x2, SHU_CLRPLL0_RG_RCLRPLL_FS) | P_Fld(0x7, SHU_CLRPLL0_RG_RCLRPLL_BW) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_ICHP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_IBIAS) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BLP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BR) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BP));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CLRPLL1_RG_RCLRPLL_SDM_FRA_EN) |
			P_Fld(0x1, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CLRPLL2_RG_RCLRPLL_POSDIV) |
			P_Fld(0x1, SHU_CLRPLL2_RG_RCLRPLL_PREDIV));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x00, SHU_CA_CMD5_RG_RX_ARCMD_VREF_SEL) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS) | P_Fld(0x00, SHU_CA_CMD5_RG_ARPI_FB_CA) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_RB_DLY) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DVS_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_FIFO_DQSI_DLY));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_CMD9+(1*SHU_GRP_DDRPHY_OFFSET), 0x3338ac63, SHU_CA_CMD9_RG_ARPI_RESERVE_CA);
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_MIDPI_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_MIDPI_CTRL_MIDPI_ENABLE) |
			P_Fld(0x1, MISC_SHU_MIDPI_CTRL_MIDPI_DIV4_ENABLE));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_DIV2_OPT) |
			P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_LOBYTE_OPT) | P_Fld(0x0, MISC_SHU_RDAT1_R_DMRDSEL_HIBYTE_OPT) |
			P_Fld(0x0, MISC_SHU_RDAT1_RDATDIV2) | P_Fld(0x1, MISC_SHU_RDAT1_RDATDIV4));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x2, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0x7f8d04df, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0xa40fc3b2, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD7_R_DMRANKRXDVS_CA) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA) | P_Fld(0x0, SHU_CA_CMD7_R_DMRODTEN_CA) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMARPI_CG_FB2DLL_DCM_EN_CA) | P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CMD_NEW) |
			P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CS_NEW) | P_Fld(0x0, SHU_CA_CMD7_R_LP4Y_SDN_MODE_CLK) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_LAT) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_LAT));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_AD_ARFB_CK_EN_CA) |
			P_Fld(0x3, SHU_CA_DLL1_RG_ARDLL_DIV_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_UDIV_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_TRACKING_CA_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_CA) | P_Fld(0x3, SHU_CA_DLL1_RG_ARDLL_SER_MODE_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PS_EN_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PSJP_EN_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDIV_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_OUT_SEL_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_IN_SWAP_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_DIV_MCTL_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PGAIN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PD_CK_SEL_CA));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x3f6e1851, SHU_CA_DLL2_RG_ARCMD_REV);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B0) |
			P_Fld(0x3, SHU_B0_DLL1_RG_ARDLL_DIV_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_UDIV_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_TRACKING_CA_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_SER_MODE_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PS_EN_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PSJP_EN_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDIV_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_OUT_SEL_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_IN_SWAP_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PHDET_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_DIV_MCTL_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PGAIN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PD_CK_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B1) |
			P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_DIV_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_UDIV_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_TRACKING_CA_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B1) | P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_SER_MODE_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PS_EN_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PSJP_EN_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDIV_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_OUT_SEL_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_IN_SWAP_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_DIV_MCTL_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PGAIN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PD_CK_SEL_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0x8461c1a1, SHU_B0_DLL2_RG_ARDQ_REV_B0);
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DLL2+(1*SHU_GRP_DDRPHY_OFFSET), 0xad90b805, SHU_B1_DLL2_RG_ARDQ_REV_B1);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_SER_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_LAT_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_BIAS_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_CDR_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_DLY_CA) |
			P_Fld(0x2, SHU_CA_CMD11_RG_RX_ARCA_DES_MODE_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_BW_SEL_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
			P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
			P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_SYNC_DIS_CA) |
			P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CA_EN_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CLK_EN_CA) |
			P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CS_EN_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_FORCE_CLK_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_CA_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CA_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CLK_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPISM_MCK_SEL_CA_SHU) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PD_MCTL_SEL_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_ASYNC_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQS_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B0) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B0) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPISM_MCK_SEL_B0_SHU) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PD_MCTL_SEL_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_LAT_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQS_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B1) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B1) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPISM_MCK_SEL_B1_SHU) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PD_MCTL_SEL_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_LAT_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_DQSIEN_CA) |
			P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_OFFSET_MCTL_CA) | P_Fld(0x00, SHU_CA_CMD6_RG_ARPI_CAP_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_EN_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_OPEN_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_HYST_SEL_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CA_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_BUFGP_XLATCH_FORCE_CLK_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_SOPEN_CKGEN_DIV_CA) | P_Fld(0x0, SHU_CA_CMD6_RG_ARPI_DDR400_EN_CA) |
			P_Fld(0x1, SHU_CA_CMD6_RG_RX_ARCMD_RANK_SEL_SER_MODE));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_DQSIEN_B0) |
			P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_OFFSET_MCTL_B0) | P_Fld(0x00, SHU_B0_DQ6_RG_ARPI_CAP_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_EN_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_OPEN_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_HYST_SEL_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B0) | P_Fld(0x0, SHU_B0_DQ6_RG_ARPI_DDR400_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ6+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_DQSIEN_B1) |
			P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_OFFSET_MCTL_B1) | P_Fld(0x00, SHU_B1_DQ6_RG_ARPI_CAP_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_EN_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_OPEN_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_HYST_SEL_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQ_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_SOPEN_CKGEN_DIV_B1) | P_Fld(0x0, SHU_B1_DQ6_RG_ARPI_DDR400_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_CA_CMD1_RG_ARPI_MIDPI_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_CKDIV4_EN_CA) |
			P_Fld(0x10, SHU_CA_CMD1_RG_ARPI_MIDPI_8PH_DLY_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_LDO_VREF_SEL_CA) |
			P_Fld(0x3, SHU_CA_CMD1_RG_ARPI_MIDPI_CAP_SEL_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_VTH_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_8PHASE_XLATCH_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_DUMMY_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD1_RG_ARPI_MIDPI_BYPASS_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ1_RG_ARPI_MIDPI_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B0) |
			P_Fld(0x08, SHU_B0_DQ1_RG_ARPI_MIDPI_8PH_DLY_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B0) |
			P_Fld(0x3, SHU_B0_DQ1_RG_ARPI_MIDPI_CAP_SEL_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_VTH_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_PREDIV_EN_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_CKDIV4_EN_B1) |
			P_Fld(0x02, SHU_B1_DQ1_RG_ARPI_MIDPI_8PH_DLY_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_LDO_VREF_SEL_B1) |
			P_Fld(0x3, SHU_B1_DQ1_RG_ARPI_MIDPI_CAP_SEL_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_VTH_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_8PHASE_XLATCH_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_DUMMY_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ1_RG_ARPI_MIDPI_BYPASS_EN_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x2, SHU_CA_CMD14_RG_TX_ARCA_SER_MODE_CA) |
			P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_AUX_SER_MODE_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_PRE_DATA_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD14_RG_TX_ARCA_OE_ODTEN_CG_EN_CA) |
			P_Fld(0x00, SHU_CA_CMD14_RG_TX_ARCA_MCKIO_SEL_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD13+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_IO_ODT_DIS_CA) |
			P_Fld(0x1, SHU_CA_CMD13_RG_TX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_DLY_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_READ_BASE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_PRE_DATA_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_OE_ODTEN_SWAP_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_OE_ODTEN_CG_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_MCKIO_CG_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_MCKIO_SEL_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCS_MCKIO_SEL_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLKB_READ_BASE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCS_OE_ODTEN_CG_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLKB_READ_BASE_DATA_TIE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCLK_READ_BASE_DATA_TIE_EN_CA) | P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_READ_BASE_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD13_RG_TX_ARCA_READ_BASE_DATA_TIE_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ10+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_SE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B0) | P_Fld(0x1, SHU_B0_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B0) | P_Fld(0x0, SHU_B0_DQ10_RG_RX_ARDQS_BW_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARWCK_MCKIO_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_SER_MODE_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B0) |
			P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B0) | P_Fld(0x0, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B0) |
			P_Fld(0x1, SHU_B0_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B0) | P_Fld(0x76, SHU_B0_DQ14_RG_TX_ARDQ_MCKIO_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ10+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_SE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_CG_EN_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_RANK_SEL_LAT_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DQSSTB_RPST_HS_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DQSIEN_MODE_B1) | P_Fld(0x1, SHU_B1_DQ10_RG_RX_ARDQS_DLY_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_DIFF_SWAP_EN_B1) | P_Fld(0x0, SHU_B1_DQ10_RG_RX_ARDQS_BW_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ14+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARWCK_MCKIO_SEL_B1) |
			P_Fld(0x3, SHU_B1_DQ14_RG_TX_ARDQ_SER_MODE_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_AUX_SER_MODE_B1) |
			P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_PRE_DATA_SEL_B1) | P_Fld(0x0, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_SWAP_B1) |
			P_Fld(0x1, SHU_B1_DQ14_RG_TX_ARDQ_OE_ODTEN_CG_EN_B1) | P_Fld(0x4c, SHU_B1_DQ14_RG_TX_ARDQ_MCKIO_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_LCK_DET_EN_CA) |
			P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_IDLECNT_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GAIN_BOOST_CA) | P_Fld(0x7, SHU_CA_DLL0_RG_ARDLL_GAIN_CA) |
			P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_DIV_EN_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_FAST_PSJP_CA) |
			P_Fld(0x1, SHU_CA_DLL0_RG_ARDLL_FASTPJ_CK_SEL_CA) | P_Fld(0x0, SHU_CA_DLL0_RG_ARDLL_GEAR2_PSJP_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_LCK_DET_EN_B0) |
			P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_IDLECNT_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GAIN_BOOST_B0) | P_Fld(0x7, SHU_B0_DLL0_RG_ARDLL_GAIN_B0) |
			P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_DIV_EN_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_FAST_PSJP_B0) |
			P_Fld(0x1, SHU_B0_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B0) | P_Fld(0x0, SHU_B0_DLL0_RG_ARDLL_GEAR2_PSJP_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV2_DLY_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_LV1_DLY_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_LCK_DET_EN_B1) |
			P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_IDLECNT_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_HOLD_ON_LOCK_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GAIN_BOOST_B1) | P_Fld(0x7, SHU_B1_DLL0_RG_ARDLL_GAIN_B1) |
			P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_DIV_EN_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_FAST_PSJP_B1) |
			P_Fld(0x1, SHU_B1_DLL0_RG_ARDLL_FASTPJ_CK_SEL_B1) | P_Fld(0x0, SHU_B1_DLL0_RG_ARDLL_GEAR2_PSJP_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1d17, SHU_PLL0_RG_RPHYPLL_TOP_REV) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_SER_MODE) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_PREDIV_EN) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_SOPEN_EN) | P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_TSHIFT) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_DIV) | P_Fld(0x00, SHU_PLL0_RG_RPLLGP_DLINE_MON_DLY) |
			P_Fld(0x0, SHU_PLL0_RG_RPLLGP_DLINE_MON_EN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_PLL1_RG_RPHYPLLGP_CK_SEL) |
			P_Fld(0x0, SHU_PLL1_RG_RPLLGP_PLLCK_VSEL) | P_Fld(0x1, SHU_PLL1_R_SHU_AUTO_PLL_MUX) |
			P_Fld(0x0, SHU_PLL1_RG_RPHYPLL_DDR400_EN));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_PLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x1, SHU_PLL2_RG_RPHYPLL_ADA_MCK8X_EN_SHU);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00fe, SHU_PHYPLL0_RG_RPHYPLL_RESERVED) |
			P_Fld(0x2, SHU_PHYPLL0_RG_RPHYPLL_FS) | P_Fld(0x7, SHU_PHYPLL0_RG_RPHYPLL_BW) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_ICHP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_IBIAS) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BLP) | P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BR) |
			P_Fld(0x1, SHU_PHYPLL0_RG_RPHYPLL_BP));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_PHYPLL1_RG_RPHYPLL_SDM_FRA_EN) |
			P_Fld(0x1, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_PHYPLL1_RG_RPHYPLL_SDM_PCW));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_PHYPLL2_RG_RPHYPLL_POSDIV) |
			P_Fld(0x1, SHU_PHYPLL2_RG_RPHYPLL_PREDIV));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_PHYPLL3+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_DIV_CK_SEL) |
			P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_GLITCH_FREE_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_LVR_REFSEL) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_DIV3_EN) | P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_FS_EN) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_FBKSEL) | P_Fld(0x2, SHU_PHYPLL3_RG_RPHYPLL_RST_DLY) |
			P_Fld(0x1, SHU_PHYPLL3_RG_RPHYPLL_LVROD_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONREF_EN) |
			P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONVC_EN) | P_Fld(0x0, SHU_PHYPLL3_RG_RPHYPLL_MONCK_EN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL0+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00fe, SHU_CLRPLL0_RG_RCLRPLL_RESERVED) |
			P_Fld(0x2, SHU_CLRPLL0_RG_RCLRPLL_FS) | P_Fld(0x7, SHU_CLRPLL0_RG_RCLRPLL_BW) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_ICHP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_IBIAS) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BLP) | P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BR) |
			P_Fld(0x1, SHU_CLRPLL0_RG_RCLRPLL_BP));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CLRPLL1_RG_RCLRPLL_SDM_FRA_EN) |
			P_Fld(0x1, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW_CHG) | P_Fld(0x5b00, SHU_CLRPLL1_RG_RCLRPLL_SDM_PCW));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CLRPLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CLRPLL2_RG_RCLRPLL_POSDIV) |
			P_Fld(0x1, SHU_CLRPLL2_RG_RCLRPLL_PREDIV));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD5+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x00, SHU_CA_CMD5_RG_RX_ARCMD_VREF_SEL) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS) | P_Fld(0x00, SHU_CA_CMD5_RG_ARPI_FB_CA) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_RB_DLY) |
			P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCLK_DVS_DLY) | P_Fld(0x0, SHU_CA_CMD5_RG_RX_ARCMD_FIFO_DQSI_DLY));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_CMD9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0xd084ae4a, SHU_CA_CMD9_RG_ARPI_RESERVE_CA);
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_MIDPI_CTRL+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, MISC_SHU_MIDPI_CTRL_MIDPI_ENABLE) |
			P_Fld(0x1, MISC_SHU_MIDPI_CTRL_MIDPI_DIV4_ENABLE));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_DIV2_OPT) |
			P_Fld(0x1, MISC_SHU_RDAT1_R_DMRDSEL_LOBYTE_OPT) | P_Fld(0x0, MISC_SHU_RDAT1_R_DMRDSEL_HIBYTE_OPT) |
			P_Fld(0x0, MISC_SHU_RDAT1_RDATDIV2) | P_Fld(0x1, MISC_SHU_RDAT1_RDATDIV4));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x3, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x2, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x27759cf9, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x5a41c75f, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD7+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD7_R_DMRANKRXDVS_CA) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA) | P_Fld(0x0, SHU_CA_CMD7_R_DMRODTEN_CA) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMARPI_CG_FB2DLL_DCM_EN_CA) | P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CMD_NEW) |
			P_Fld(0x1, SHU_CA_CMD7_R_DMTX_ARPI_CG_CS_NEW) | P_Fld(0x0, SHU_CA_CMD7_R_LP4Y_SDN_MODE_CLK) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CMD_LAT) |
			P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_EN) | P_Fld(0x0, SHU_CA_CMD7_R_DMRXRANK_CLK_LAT));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_AD_ARFB_CK_EN_CA) |
			P_Fld(0x3, SHU_CA_DLL1_RG_ARDLL_DIV_MODE_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_UDIV_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_TRACKING_CA_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_CA) | P_Fld(0x2, SHU_CA_DLL1_RG_ARDLL_SER_MODE_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PS_EN_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PSJP_EN_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDIV_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_OUT_SEL_CA) |
			P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_IN_SWAP_CA) | P_Fld(0x1, SHU_CA_DLL1_RG_ARDLL_PHDET_EN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_DIV_MCTL_CA) | P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PGAIN_CA) |
			P_Fld(0x0, SHU_CA_DLL1_RG_ARDLL_PD_CK_SEL_CA));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_CA_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x249e9d9e, SHU_CA_DLL2_RG_ARCMD_REV);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B0) |
			P_Fld(0x3, SHU_B0_DLL1_RG_ARDLL_DIV_MODE_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_UDIV_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_TRACKING_CA_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B0) | P_Fld(0x2, SHU_B0_DLL1_RG_ARDLL_SER_MODE_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PS_EN_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PSJP_EN_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDIV_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_OUT_SEL_B0) |
			P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_IN_SWAP_B0) | P_Fld(0x1, SHU_B0_DLL1_RG_ARDLL_PHDET_EN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_DIV_MCTL_B0) | P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PGAIN_B0) |
			P_Fld(0x0, SHU_B0_DLL1_RG_ARDLL_PD_CK_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL1+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_AD_ARFB_CK_EN_B1) |
			P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_DIV_MODE_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_UDIV_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_EN_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_TRACKING_CA_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_UPDATE_ON_IDLE_MODE_B1) | P_Fld(0x3, SHU_B1_DLL1_RG_ARDLL_SER_MODE_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PS_EN_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PSJP_EN_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDIV_B1) | P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_OUT_SEL_B1) |
			P_Fld(0x1, SHU_B1_DLL1_RG_ARDLL_PHDET_IN_SWAP_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PHDET_EN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_DIV_MCTL_B1) | P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PGAIN_B1) |
			P_Fld(0x0, SHU_B1_DLL1_RG_ARDLL_PD_CK_SEL_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0x23566f78, SHU_B0_DLL2_RG_ARDQ_REV_B0);
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DLL2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), 0xaec2cdcb, SHU_B1_DLL2_RG_ARDQ_REV_B1);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_SER_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_RANK_SEL_LAT_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_OFFSETC_BIAS_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_FRATE_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_CDR_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_EN_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_DVS_DLY_CA) |
			P_Fld(0x2, SHU_CA_CMD11_RG_RX_ARCA_DES_MODE_CA) | P_Fld(0x0, SHU_CA_CMD11_RG_RX_ARCA_BW_SEL_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
			P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
			P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_CMD2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_SYNC_DIS_CA) |
			P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CA_EN_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CLK_EN_CA) |
			P_Fld(0x1, SHU_CA_CMD2_RG_ARPI_TX_CG_CS_EN_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_FORCE_CLK_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_SMT_XLATCH_CA_FORCE_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CA_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PSMUX_XLATCH_FORCE_CLK_CA) | P_Fld(0x1, SHU_CA_CMD2_RG_ARPISM_MCK_SEL_CA_SHU) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_PD_MCTL_SEL_CA) | P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_LAT_EN_CA) |
			P_Fld(0x0, SHU_CA_CMD2_RG_ARPI_OFFSET_ASYNC_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQS_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_TX_CG_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B0) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B0) | P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B0) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPISM_MCK_SEL_B0_SHU) |
			P_Fld(0x0, SHU_B0_DQ2_RG_ARPI_PD_MCTL_SEL_B0) | P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_LAT_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ2+(1*SHU_GRP_DDRPHY_OFFSET)+((U32)CHANNEL_B<<POS_BANK_NUM), P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_SYNC_DIS_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQS_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_TX_CG_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_FORCE_DQS_B1) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_SMT_XLATCH_DQ_FORCE_B1) | P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQ_B1) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPISM_MCK_SEL_B1_SHU) |
			P_Fld(0x0, SHU_B1_DQ2_RG_ARPI_PD_MCTL_SEL_B1) | P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_LAT_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ2_RG_ARPI_OFFSET_ASYNC_EN_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Exit
		mcDELAY_US(1);

		mcDELAY_US(1);

		 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, APHY clock related setting Enter
	vIO32WriteFldMulti(DDRPHY_REG_SHU_CA_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN) |
			P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CMD_EN) | P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CLK_EN) |
			P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_CS_EN) | P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_FB_EN_CA) |
			P_Fld(0x1, SHU_CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B0) |
			P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_FB_EN_B0) |
			P_Fld(0x1, SHU_B0_DLL_ARPI3_RG_ARPI_MCTL_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DLL_ARPI3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B1) |
			P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_FB_EN_B1) |
			P_Fld(0x1, SHU_B1_DLL_ARPI3_RG_ARPI_MCTL_EN_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX_MODE_SET related setting Enter
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_FRATE_EN_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B0) | P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_CG_B0) | P_Fld(0x2, SHU_B0_DQ13_RG_TX_ARDQS_MCKIO_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQM_MCKIO_SEL_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B0) | P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ13+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_IO_ODT_DIS_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_FRATE_EN_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQ_DLY_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_PRE_DATA_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_SWAP_B1) | P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQS_OE_ODTEN_CG_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_CG_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_MCKIO_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQM_MCKIO_SEL_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ13_RG_TX_ARDQM_OE_ODTEN_CG_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQSB_READ_BASE_DATA_TIE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQS_READ_BASE_DATA_TIE_EN_B1) | P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ13_RG_TX_ARDQ_READ_BASE_DATA_TIE_EN_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX data path setting Enter:
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0f, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xff0, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x010, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0f, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0e, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x3, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x6, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x4, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*SHU_GRP_DDRPHY_OFFSET), 0x6, MISC_SHU_RK_DQSCTL_DQSINCTL);
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x6, MISC_SHU_RK_DQSCTL_DQSINCTL);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x6, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), 0x1e, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x5, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x7, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x17, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x4, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x6, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), 0x1e, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x5, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x7, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), 0x17, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x3, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x7, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x2, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1e, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x04, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1e, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x04, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x05, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x05, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1e, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x04, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x06, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1e, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x04, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x06, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x05, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x07, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x17, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x05, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x07, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX data path setting Enter:
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x1d, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x1d, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x09, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x09, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x09, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x09, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x6, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0xa, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x0, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x2, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x3, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x3, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x0, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x0, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x4, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x4, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x01d, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x01f, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x01d, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x01f, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x01d, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x01f, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x009, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x009, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x009, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x009, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x009, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x009, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x1d, SHURK_PI_RK0_ARPI_DQM_B0));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x09, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x09, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x09, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x09, SHURK_PI_RK0_ARPI_DQM_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x14, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x14, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0x7f8904df, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9+(1*SHU_GRP_DDRPHY_OFFSET), 0xa409c3b2, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX WCK auto-generation set Enter
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x0, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x0, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_UI+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_WCK_WR_UI_WCK_WR_B0_UI) |
			P_Fld(0x0, SHURK_WCK_WR_UI_WCK_WR_B1_UI));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_UI+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_WCK_WR_UI_WCK_WR_B0_UI) |
			P_Fld(0x0, SHURK_WCK_WR_UI_WCK_WR_B1_UI));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0x0, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0x0, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0x0, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0x0, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX WCK auto-generation set Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX CA golden setting Enter:
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
			P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
			P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, TX CA golden setting Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, AC timing Enter:
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x26, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0d, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x03, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x4, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x04, SHU_ACTIM_XRT_XRTW2W));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x4, SHU_ACTIM0_TWTR) |
			P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x06, SHU_ACTIM0_TWR) |
			P_Fld(0x0, SHU_ACTIM0_TRRD) | P_Fld(0x3, SHU_ACTIM0_TRCD) |
			P_Fld(0xe, SHU_ACTIM0_TWTR_L));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_ACTIM1_TRPAB) |
			P_Fld(0x3, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x1, SHU_ACTIM1_TRP) |
			P_Fld(0x00, SHU_ACTIM1_TRAS) | P_Fld(0x00, SHU_ACTIM1_TRC));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_ACTIM2_TXP) |
			P_Fld(0x05, SHU_ACTIM2_TMRRI) | P_Fld(0x1, SHU_ACTIM2_TRTP) |
			P_Fld(0x04, SHU_ACTIM2_TR2W) | P_Fld(0x00, SHU_ACTIM2_TFAW));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x09, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0x1e, SHU_ACTIM3_TRFC));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x02b, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x38, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x05, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x0c, SHU_ACTIM4_TZQCS));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x08, SHU_ACTIM5_TR2PD) |
			P_Fld(0x08, SHU_ACTIM5_TWTPD) | P_Fld(0x0e, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x05, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x2, SHU_ACTIM6_TMRD) | P_Fld(0x0, SHU_ACTIM6_TMRW) |
			P_Fld(0x22, SHU_ACTIM6_TW2MRW) | P_Fld(0x13, SHU_ACTIM6_TR2MRW));
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
			P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x3, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x3, SHU_CKECTRL_TCKESRX));
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	vIO32WriteFldMulti(DRAMC_REG_SHU_LP5_CMD+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_LP5_CMD_LP5_CMD1TO2EN) |
			P_Fld(0xb, SHU_LP5_CMD_TCSH));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM7+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0xb, SHU_ACTIM7_TCSH_CSCAL) |
			P_Fld(0xb, SHU_ACTIM7_TCACSH));
	vIO32WriteFldMulti(DRAMC_REG_SHU_WCKCTRL+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2b, SHU_WCKCTRL_WCKRDOFF) |
			P_Fld(0x0, SHU_WCKCTRL_WCKRDOFF_05T) | P_Fld(0x2b, SHU_WCKCTRL_WCKWROFF) |
			P_Fld(0x0, SHU_WCKCTRL_WCKWROFF_05T) | P_Fld(0x0, SHU_WCKCTRL_WCKDUAL));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_TX_PIPE_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_CMD_TXPIPE_BYPASS_EN) |
			P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CK_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_TX_PIPE_BYPASS_EN) |
			P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_CS_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_SKIP_TXPIPE_BYPASS));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, AC timing Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX input delay line set
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x004a, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x6, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x6, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x17, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x17, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x17, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x17, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x17, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0be, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x0be, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x16, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x16, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x16, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x16, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x16, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0bd, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x0bd, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x17, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x17, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x17, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x17, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x17, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x17, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0be, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0be, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x16, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x16, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x16, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x16, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x16, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x16, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0bd, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x0bd, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, RX input delay line set EXIT
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DRAMC other fixed register Enter
	vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_COMMON0_FREQDIV4) |
			P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x1, SHU_COMMON0_FREQDIV8) |
			P_Fld(0x0, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
			P_Fld(0x0, SHU_COMMON0_LP5BGEN) | P_Fld(0x1, SHU_COMMON0_LP5WCKON) |
			P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
			P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
			P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x1, SHU_COMMON0_LP5HEFF_MODE) |
			P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
	vIO32WriteFldAlign(DRAMC_REG_SHU_WCKCTRL_1+(1*SHU_GRP_DRAMC_OFFSET), 0x1, SHU_WCKCTRL_1_WCKSYNC_PRE_MODE);
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
			P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
			P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x6, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
			P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
			P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
			P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
	vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x2, SHU_MATYPE_MATYPE) |
			P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
	vIO32WriteFldAlign(DRAMC_REG_SHU_SCHEDULER+(1*SHU_GRP_DRAMC_OFFSET), 0x1, SHU_SCHEDULER_DUALSCHEN);
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x0, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
			P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_STBCAL_DMSTBLAT) |
			P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
			P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSIEN_PICG_CTRL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x0, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_HEAD_EXT_LAT) |
			P_Fld(0x1, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_TAIL_EXT_LAT));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSIEN_PICG_CTRL+(1*SHU_GRP_DDRPHY_OFFSET)+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_HEAD_EXT_LAT) |
			P_Fld(0x1, MISC_SHU_RK_DQSIEN_PICG_CTRL_DQSIEN_PICG_TAIL_EXT_LAT));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
			P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
			P_Fld(0x2, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
			P_Fld(0x0, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x0, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DRAMC other fixed register Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DBI gen by frequency Enter
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DBI gen by frequency Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DVFS_WLRL_setting Enter
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR13+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x000d, SHU_HWSET_MR13_HWSET_MR13_MRSMA) |
			P_Fld(0x08, SHU_HWSET_MR13_HWSET_MR13_OP));
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_VRCG+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x000d, SHU_HWSET_VRCG_HWSET_VRCG_MRSMA) |
			P_Fld(0x00, SHU_HWSET_VRCG_HWSET_VRCG_OP) | P_Fld(0x00, SHU_HWSET_VRCG_VRCGDIS_PRDCNT));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, DVFS_WLRL_setting Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, jump_ratio_setting_txrx_SHU_8_group Enter
	vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x00, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
			P_Fld(0x00, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
			P_Fld(0x55, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, jump_ratio_setting_txrx_SHU_8_group Exit
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, dvfs_config_shuffle_registers Enter
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL+(1*SHU_GRP_DDRPHY_OFFSET), P_Fld(0x1, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
			P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
			P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, dvfs_config_shuffle_registers Exit
		mcDELAY_US(1);

		mcDELAY_US(1);

		 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, sram_read_timing_option Enter
		mcDELAY_US(1);

		mcDELAY_US(1);

		 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
	//	  ========>SHUFFLE GROUP: 1, need_fifo: 1, sram_read_timing_option Exit
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0c, SHU_DQSOSCR_DQSOSCRCNT) |
			P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
			P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
			P_Fld(0x021, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0844, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x0844, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x04b9, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x04b9, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0a6, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x06f, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*SHU_GRP_DRAMC_OFFSET)+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x036, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x024, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x0, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x0, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x06, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0, SHU_DQSOSC_SET0_DQSOSCENDIS) |
			P_Fld(0x021, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
	vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
			P_Fld(0x1b, SHU_ZQ_SET0_TZQLAT));
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0+(1*SHU_GRP_DRAMC_OFFSET), P_Fld(0x26, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	//	  Exit body
}

void CInit_golden_mini_freq_related_vseq_LP5_4266(DRAMC_CTX_T *p)
{
//	  Enter body
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Enter:
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING1_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING1_0					  - 	@12634
  DQDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[4:0]=5'h08 (Mirror: 5'h00)
  DQDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[9:5]=5'h06 (Mirror: 5'h00)
  DQSDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[14:10]=5'h08 (Mirror: 5'h00)
  DQSDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[19:15]=5'h06 (Mirror: 5'h00)
  DQSDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[24:20]=5'h08 (Mirror: 5'h00)
  DQSDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[29:25]=5'h06 (Mirror: 5'h00)
  DIS_IMP_ODTN_track						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[30:30]=1'h0
  DIS_IMPCAL_HW 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[31:31]=1'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1, P_Fld(0x08, SHU_MISC_DRVING1_DQDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
		P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING2_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING2_0					  - 	@12645
  CMDDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[4:0]=5'h08 (Mirror: 5'h00)
  CMDDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[9:5]=5'h06 (Mirror: 5'h00)
  CMDDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[14:10]=5'h08 (Mirror: 5'h00)
  CMDDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[19:15]=5'h06 (Mirror: 5'h00)
  DQDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[24:20]=5'h08 (Mirror: 5'h00)
  DQDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[29:25]=5'h06 (Mirror: 5'h00)
  DIS_IMPCAL_ODT_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[31:31]=1'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2, P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN2) |
		P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x08, SHU_MISC_DRVING2_DQDRVN1) |
		P_Fld(0x06, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x0, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING3_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING3_0					  - 	@12655
  DQODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[4:0]=5'h0a (Mirror: 5'h00)
  DQODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[9:5]=5'h0a (Mirror: 5'h00)
  DQSODTN									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[14:10]=5'h0a (Mirror: 5'h00)
  DQSODTP									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[19:15]=5'h0a (Mirror: 5'h00)
  DQSODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[24:20]=5'h0a (Mirror: 5'h00)
  DQSODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[29:25]=5'h0a (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3, P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING4_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING4_0					  - 	@12664
  CMDODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[4:0]=5'h0a (Mirror: 5'h00)
  CMDODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[9:5]=5'h0a (Mirror: 5'h00)
  CMDODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[14:10]=5'h0a (Mirror: 5'h00)
  CMDODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[19:15]=5'h0a (Mirror: 5'h00)
  DQODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[24:20]=5'h0a (Mirror: 5'h00)
  DQODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[29:25]=5'h0a (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4, P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
		P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
		P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_DRVING6_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING6_0					  - 	@12682
  IMP_TXDLY_CMD 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[5:0]=6'h0d (Mirror: 6'h01)
  DQCODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[24:20]=5'h00
  DQCODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[29:25]=5'h00
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6, P_Fld(0x0d, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
		P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_IMPCAL1_0							   ral_reg_DDRPHY_blk_SHU_MISC_IMPCAL1_0					  - 	@12625
  IMPCAL_CHKCYCLE							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[2:0]=3'h7 (Mirror: 3'h4)
  IMPDRVP									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[8:4]=5'h00
  IMPDRVN									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[16:12]=5'h00
  IMPCAL_CALEN_CYCLE						   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[19:17]=3'h4
  IMPCALCNT 								   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[27:20]=8'h03 (Mirror: 8'h00)
  IMPCAL_CALICNT							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[31:28]=4'h8
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1, P_Fld(0x7, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
		P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
		P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
		P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@12734
  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h13 (Mirror: 5'h00)
  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfcb (Mirror: 12'h000)
  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h035 (Mirror: 12'h000)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x13, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
		P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
		P_Fld(0xfcb, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x035, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@12604
  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h13 (Mirror: 5'h00)
  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h12 (Mirror: 5'h00)
  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h12 (Mirror: 5'h00)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x13, MISC_SHU_RDAT_DATLAT) |
		P_Fld(0x12, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x12, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@12540
  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h1 (Mirror: 3'h0)
  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h3 (Mirror: 3'h0)
  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
		P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
		P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
		P_Fld(0x3, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@12530
  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'h8 (Mirror: 4'h0)
  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h0
  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'hb (Mirror: 4'h0)
  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h9 (Mirror: 4'h0)
  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h9 (Mirror: 4'h0)
  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'hc (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0x8, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
		P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
		P_Fld(0xb, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x9, MISC_SHU_RANKCTL_RANKINCTL) |
		P_Fld(0x9, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0xc, MISC_SHU_RANKCTL_RANKINCTL_PHY));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@12757
  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h2 (Mirror: 4'h0)
  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h2 (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
		P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x2, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12352
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'hb (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0xb, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12356
  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'hb (Mirror: 4'h0)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0xb, MISC_SHU_RK_DQSCTL_DQSINCTL);
/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@7624
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'hb (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hf (Mirror: 4'h0)
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0xb, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0xf, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@7638
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h05 (Mirror: 7'h00)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x05, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@7631
  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hd (Mirror: 4'h0)
  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xd, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
		P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@7642
  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h1b (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1b, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9027
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'hb (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'hf (Mirror: 4'h0)
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h0
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0xb, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0xf, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9041
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h05 (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x05, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9034
  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'hd (Mirror: 4'h0)
  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'h1 (Mirror: 4'h0)
  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h0
  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h1 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0xd, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
		P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9045
  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h1b (Mirror: 7'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1b, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@12550
  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'ha (Mirror: 4'h0)
  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0xa, MISC_SHU_ODTCTRL_RODT_LAT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
		P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
		P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2 (Mirror: 3'h0)
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@7646
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h6 (Mirror: 3'h0)
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h6 (Mirror: 3'h0)
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x6, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x6, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@7653
  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h0
  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h0
  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
		P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9049
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h6 (Mirror: 3'h0)
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h6 (Mirror: 3'h0)
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h0
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x6, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x6, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9056
  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h0
  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h0
  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h1 (Mirror: 3'h0)
  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
		P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5323
  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h1 (Mirror: 1'h0)
  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h1 (Mirror: 1'h0)
  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
		P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@12720
  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h1 (Mirror: 1'h0)
  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'hc (Mirror: 4'h0)
  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h1 (Mirror: 4'h0)
  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0xc, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
		P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
		P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12370
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12377
  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
		P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7602
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h05 (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h0b (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x05, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x0b, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9005
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h05 (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h0b (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x05, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x0b, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7607
  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h1b (Mirror: 7'h00)
  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h0d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1b, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
		P_Fld(0x0d, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9010
  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h1b (Mirror: 7'h00)
  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h0d (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1b, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
		P_Fld(0x0d, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@7612
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h05 (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h0b (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h0f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x05, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x0b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x0f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9015
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h05 (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h0b (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h0f (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x05, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x0b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x0f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@7618
  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h1b (Mirror: 7'h00)
  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h0d (Mirror: 8'h00)
  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h11 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
		P_Fld(0x0d, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x11, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9021
  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h1b (Mirror: 7'h00)
  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h0d (Mirror: 8'h00)
  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h11 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
		P_Fld(0x0d, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x11, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_CA_CMD0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_0					  - 	@10426
  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[2:0]=3'h0
  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[6:4]=3'h0
  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[13:8]=6'h00
  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[21:16]=6'h20 (Mirror: 6'h00)
  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0, P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
		P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
		P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7582
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h1f (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h1f (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x1f, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x1f, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@8985
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h25 (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h25 (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x25, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x25, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_CA_CMD0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_1					  - 	@10436
  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[2:0]=3'h0
  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[6:4]=3'h0
  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[13:8]=6'h00
  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[21:16]=6'h20 (Mirror: 6'h00)
  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
		P_Fld(0x20, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
		P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7592
  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h2c (Mirror: 6'h00)
  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h2c (Mirror: 6'h00)
  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x2c, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
		P_Fld(0x2c, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
		P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@8995
  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h1f (Mirror: 6'h00)
  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h1f (Mirror: 6'h00)
  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
		P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
		P_Fld(0x1f, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
		P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5377
  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h8 (Mirror: 4'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h4 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h3 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x8, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
		P_Fld(0x4, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x3, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
		P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4926
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h5 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h4 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x5, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x4, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4931
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h5 (Mirror: 3'h0)
  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h4 (Mirror: 3'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
		P_Fld(0x4, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5371
  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h4 (Mirror: 3'h0)
  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h4 (Mirror: 3'h0)
  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x4, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
		P_Fld(0x4, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5271
  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h5 (Mirror: 3'h1)
  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h5 (Mirror: 3'h1)
  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h4 (Mirror: 3'h1)
  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x5, SHU_SELPH_DQS0_TXDLY_DQS0) |
		P_Fld(0x5, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x4, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
		P_Fld(0x5, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5282
  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'h2 (Mirror: 4'h1)
  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'h3 (Mirror: 4'h1)
  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'h7 (Mirror: 4'h1)
  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'h0 (Mirror: 4'h1)
  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0x2, SHU_SELPH_DQS1_DLY_DQS0) |
		P_Fld(0x3, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0x7, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
		P_Fld(0x0, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
		P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4746
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h5 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h5 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4768
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h5 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h5 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4790
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'h1
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'h1
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h5 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h5 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x5, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x5, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4812
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'h1
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'h1
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h5 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h5 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x5, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x5, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4757
  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h5 (Mirror: 3'h1)
  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h5 (Mirror: 3'h1)
  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_DQ0) |
		P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
		P_Fld(0x5, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4779
  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h5 (Mirror: 3'h1)
  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h5 (Mirror: 3'h1)
  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h5 (Mirror: 3'h1)
  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_DQM0) |
		P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
		P_Fld(0x5, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4801
  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'h2 (Mirror: 4'h1)
  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'h2 (Mirror: 4'h1)
  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h6 (Mirror: 4'h1)
  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h6 (Mirror: 4'h1)
  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ0) |
		P_Fld(0x2, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
		P_Fld(0x6, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
		P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4823
  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'h2 (Mirror: 4'h1)
  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'h2 (Mirror: 4'h1)
  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h6 (Mirror: 4'h1)
  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h6 (Mirror: 4'h1)
  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM0) |
		P_Fld(0x2, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
		P_Fld(0x6, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
		P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4834
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h01f (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h025 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x01f, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x025, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4844
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h01f (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h025 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x01f, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x025, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4882
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h01f (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h025 (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x01f, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x025, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4839
  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h02c (Mirror: 11'h000)
  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02c, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4849
  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h02c (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02c, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4887
  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h02c (Mirror: 11'h000)
  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h01f (Mirror: 11'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x02c, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
		P_Fld(0x01f, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4892
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h25 (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h1f (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h25 (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h1f (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x25, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x25, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4899
  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h1f (Mirror: 6'h00)
  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h2c (Mirror: 6'h00)
  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h1f (Mirror: 6'h00)
  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h2c (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQ_B1) |
		P_Fld(0x2c, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x1f, SHURK_PI_RK0_ARPI_DQM_B1) |
		P_Fld(0x2c, SHURK_PI_RK0_ARPI_DQM_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7428
  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h14 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h14 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h14 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h14 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x14, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7442
  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h14 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h14 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h14 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h14 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x14, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7470
  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h14 (Mirror: 8'h00)
  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x14, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7435
  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h04 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h04 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h04 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h04 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x04, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
		P_Fld(0x04, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x04, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
		P_Fld(0x04, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7449
  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h04 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h04 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h04 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h04 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x04, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
		P_Fld(0x04, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x04, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
		P_Fld(0x04, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7476
  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h04 (Mirror: 8'h00)
  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x04, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
		P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@8838
  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h34 (Mirror: 8'h00)
  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h34 (Mirror: 8'h00)
  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h34 (Mirror: 8'h00)
  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h34 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
		P_Fld(0x34, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x34, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
		P_Fld(0x34, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@8852
  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h34 (Mirror: 8'h00)
  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h34 (Mirror: 8'h00)
  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h34 (Mirror: 8'h00)
  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h34 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
		P_Fld(0x34, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x34, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
		P_Fld(0x34, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@8879
  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h34 (Mirror: 8'h00)
  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x34, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
		P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5345
  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h3 (Mirror: 4'h0)
  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h3 (Mirror: 4'h0)
  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x3, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
		P_Fld(0x3, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ9_0							  - 	@9248
  RG_ARPI_RESERVE_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ9_0[31:0]=32'hce301f15 (Mirror: 32'hce341f15)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9, 0xce301f15, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_WR_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_0					  - 	@4936
  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[3:0]=4'h5 (Mirror: 4'h1)
  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[7:4]=4'h5 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK, P_Fld(0x5, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
		P_Fld(0x5, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_WR_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_1					  - 	@4941
  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[3:0]=4'h5 (Mirror: 4'h1)
  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[7:4]=4'h5 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
		P_Fld(0x5, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_RD_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_0					  - 	@4946
  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[3:0]=4'h8 (Mirror: 4'h1)
  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[7:4]=4'h8 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
#if LP5_DDR4266_RDBI_WORKAROUND
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK, P_Fld(0x8, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
		P_Fld(0x8, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
#else
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK, P_Fld(0x7, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
		P_Fld(0x7, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
#endif

/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_RD_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_1					  - 	@4951
  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[3:0]=4'h8 (Mirror: 4'h1)
  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[7:4]=4'h8 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x8, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
		P_Fld(0x8, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_FS_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_0					  - 	@4956
  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[3:0]=4'h4 (Mirror: 4'h1)
  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[7:4]=4'h4 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK, P_Fld(0x4, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
		P_Fld(0x4, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_WCK_FS_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_1					  - 	@4961
  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[3:0]=4'h4 (Mirror: 4'h1)
  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[7:4]=4'h4 (Mirror: 4'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
		P_Fld(0x4, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA1_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA1_0						  - 	@5041
  TXDLY_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_CKE 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_ODT 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RESET								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_CAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_CS1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1, P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
		P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA2_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA2_0						  - 	@5052
  TXDLY_BA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_BA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_BA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_CMD 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[20:16]=5'h01
  TXDLY_CKE1								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[26:24]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2, P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
		P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
		P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA3_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA3_0						  - 	@5060
  TXDLY_RA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_RA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_RA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RA3 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_RA4 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_RA5 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RA6 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_RA7 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3, P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
		P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA4_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA4_0						  - 	@5071
  TXDLY_RA8 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[2:0]=3'h0 (Mirror: 3'h1)
  TXDLY_RA9 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[6:4]=3'h0 (Mirror: 3'h1)
  TXDLY_RA10								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[10:8]=3'h0 (Mirror: 3'h1)
  TXDLY_RA11								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[14:12]=3'h0 (Mirror: 3'h1)
  TXDLY_RA12								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[18:16]=3'h0 (Mirror: 3'h1)
  TXDLY_RA13								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[22:20]=3'h0 (Mirror: 3'h1)
  TXDLY_RA14								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[26:24]=3'h0 (Mirror: 3'h1)
  TXDLY_RA15								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[30:28]=3'h0 (Mirror: 3'h1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4, P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
		P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SELPH_CA5_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA5_0						  - 	@5082
  dly_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[2:0]=3'h1
  dly_CKE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[6:4]=3'h1
  dly_ODT									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[10:8]=3'h0 (Mirror: 3'h1)
  dly_RESET 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[14:12]=3'h1
  dly_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[18:16]=3'h1
  dly_CAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[22:20]=3'h1
  dly_RAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[26:24]=3'h1
  dly_CS1									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[30:28]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5, P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
		P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5018
  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h3
  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x3, SHU_SREF_CTRL_CKEHCMD) |
		P_Fld(0x3, SHU_SREF_CTRL_SREF_CK_DLY));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h86 (Mirror: 8'h00)
  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x86, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5199
  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h0
  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h0
  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h0
  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h0
  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h0
  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h0
  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h0
  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h0
  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h0
  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h1 (Mirror: 1'h0)
  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h0
  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h0
  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h1 (Mirror: 1'h0)
  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h0
  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h1 (Mirror: 1'h0)
  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h1 (Mirror: 1'h0)
  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h0
  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h0
  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h0
  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h0
  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h0
  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x0, SHU_AC_TIME_05T_TRC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRFC_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TXP_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRCD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TFAW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRRI_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_BGTWTR_M05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWTR_M05T) |
		P_Fld(0x1, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRD_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TMRR2MRW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
		P_Fld(0x0, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x0, SHU_AC_TIME_05T_XRTW2R_M05T));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5192
  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h09 (Mirror: 5'h01)
  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h0e (Mirror: 6'h01)
  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h0 (Mirror: 4'h1)
  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h0d (Mirror: 5'h01)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x09, SHU_ACTIM_XRT_XRTR2R) |
		P_Fld(0x0e, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x0, SHU_ACTIM_XRT_XRTW2R) |
		P_Fld(0x0d, SHU_ACTIM_XRT_XRTW2W));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5138
  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[3:0]=4'h9 (Mirror: 4'h1)
  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[6:4]=3'h3 (Mirror: 3'h0)
  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'h25 (Mirror: 8'h06)
  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h3 (Mirror: 3'h0)
  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'ha (Mirror: 4'h2)
  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'hf (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x9, SHU_ACTIM0_TWTR) |
		P_Fld(0x3, SHU_ACTIM0_CKELCKCNT) | P_Fld(0x25, SHU_ACTIM0_TWR) |
		P_Fld(0x3, SHU_ACTIM0_TRRD) | P_Fld(0xa, SHU_ACTIM0_TRCD) |
		P_Fld(0xf, SHU_ACTIM0_TWTR_L));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5147
  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'hc (Mirror: 4'ha)
  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'he (Mirror: 4'h8)
  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'ha (Mirror: 4'h2)
  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h0e (Mirror: 6'h04)
  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h19 (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0xc, SHU_ACTIM1_TRPAB) |
		P_Fld(0xe, SHU_ACTIM1_TMRWCKEL) | P_Fld(0xa, SHU_ACTIM1_TRP) |
		P_Fld(0x0e, SHU_ACTIM1_TRAS) | P_Fld(0x19, SHU_ACTIM1_TRC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5155
  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'h3 (Mirror: 4'h0)
  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h0f (Mirror: 5'h0e)
  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h4 (Mirror: 3'h0)
  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h12 (Mirror: 6'h00)
  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h0d (Mirror: 5'h05)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0x3, SHU_ACTIM2_TXP) |
		P_Fld(0x0f, SHU_ACTIM2_TMRRI) | P_Fld(0x4, SHU_ACTIM2_TRTP) |
		P_Fld(0x12, SHU_ACTIM2_TR2W) | P_Fld(0x0d, SHU_ACTIM2_TFAW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5163
  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h3f (Mirror: 8'h00)
  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h8a (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x3f, SHU_ACTIM3_TRFCPB) |
		P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
		P_Fld(0x8a, SHU_ACTIM3_TRFC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5170
  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h09a (Mirror: 10'h028)
  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h1b (Mirror: 6'h00)
  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h17 (Mirror: 6'h00)
  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h2e (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x09a, SHU_ACTIM4_TXREFCNT) |
		P_Fld(0x1b, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x17, SHU_ACTIM4_TMRR2W) |
		P_Fld(0x2e, SHU_ACTIM4_TZQCS));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5177
  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h20 (Mirror: 7'h00)
  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h23 (Mirror: 7'h00)
  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h30 (Mirror: 8'h00)
  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x20, SHU_ACTIM5_TR2PD) |
		P_Fld(0x23, SHU_ACTIM5_TWTPD) | P_Fld(0x30, SHU_ACTIM5_TPBR2PBR) |
		P_Fld(0x0, SHU_ACTIM5_TPBR2ACT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5184
  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h10 (Mirror: 5'h1f)
  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'ha (Mirror: 4'h0)
  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'ha (Mirror: 4'h0)
  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h17 (Mirror: 6'h00)
  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h20 (Mirror: 6'h13)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x10, SHU_ACTIM6_TZQLAT2) |
		P_Fld(0xa, SHU_ACTIM6_TMRD) | P_Fld(0xa, SHU_ACTIM6_TMRW) |
		P_Fld(0x17, SHU_ACTIM6_TW2MRW) | P_Fld(0x20, SHU_ACTIM6_TR2MRW));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5262
  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h1
  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h1
  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h4 (Mirror: 3'h2)
  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h3 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
		P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x1, SHU_CKECTRL_TPDE) |
		P_Fld(0x1, SHU_CKECTRL_TPDX) | P_Fld(0x4, SHU_CKECTRL_TCKEPRD) |
		P_Fld(0x3, SHU_CKECTRL_TCKESRX));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5365
  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h7 (Mirror: 3'h4)
  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
		P_Fld(0x7, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_LP5_CMD_0								   ral_reg_DRAMC_blk_SHU_LP5_CMD_0							  - 	@5427
  LP5_CMD1TO2EN 							   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[0:0]=1'h0
  TCSH										   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[7:4]=4'h4 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_LP5_CMD, P_Fld(0x0, SHU_LP5_CMD_LP5_CMD1TO2EN) |
		P_Fld(0x4, SHU_LP5_CMD_TCSH));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIM7_0								   ral_reg_DRAMC_blk_SHU_ACTIM7_0							  - 	@5436
  TCSH_CSCAL								   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[3:0]=4'h4 (Mirror: 4'h0)
  TCACSH									   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[7:4]=4'h3 (Mirror: 4'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM7, P_Fld(0x4, SHU_ACTIM7_TCSH_CSCAL) |
		P_Fld(0x3, SHU_ACTIM7_TCACSH));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_WCKCTRL_0								   ral_reg_DRAMC_blk_SHU_WCKCTRL_0							  - 	@5407
  WCKRDOFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[5:0]=6'h13 (Mirror: 6'h00)
  WCKRDOFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[7:7]=1'h0
  WCKWROFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[13:8]=6'h0c (Mirror: 6'h00)
  WCKWROFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[15:15]=1'h0
  WCKDUAL									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[16:16]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_WCKCTRL, P_Fld(0x13, SHU_WCKCTRL_WCKRDOFF) |
		P_Fld(0x0, SHU_WCKCTRL_WCKRDOFF_05T) | P_Fld(0x0c, SHU_WCKCTRL_WCKWROFF) |
		P_Fld(0x0, SHU_WCKCTRL_WCKWROFF_05T) | P_Fld(0x0, SHU_WCKCTRL_WCKDUAL));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MISC_TX_PIPE_CTRL_0 					   ral_reg_DDRPHY_blk_SHU_MISC_TX_PIPE_CTRL_0				  - 	@12708
  CMD_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[0:0]=1'h1 (Mirror: 1'h0)
  CK_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[1:1]=1'h1 (Mirror: 1'h0)
  TX_PIPE_BYPASS_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[2:2]=1'h0
  CS_TXPIPE_BYPASS_EN						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[3:3]=1'h0
  SKIP_TXPIPE_BYPASS						   uvm_reg_field											  ...	 RW SHU_MISC_TX_PIPE_CTRL_0[8:8]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_TX_PIPE_CTRL, P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CMD_TXPIPE_BYPASS_EN) |
		P_Fld(0x1, SHU_MISC_TX_PIPE_CTRL_CK_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_TX_PIPE_BYPASS_EN) |
		P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_CS_TXPIPE_BYPASS_EN) | P_Fld(0x0, SHU_MISC_TX_PIPE_CTRL_SKIP_TXPIPE_BYPASS));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0100, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0100 (Mirror: 15'h0000)
  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0100, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@7728
  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
		P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
		P_Fld(0x3, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9131
  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h3 (Mirror: 4'h0)
  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
		P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
		P_Fld(0x3, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7490
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x59, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x59, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7504
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x59, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x59, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7518
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x59, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x59, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7532
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x59, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x59, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7546
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x59, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x59, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7556
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h016 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h016 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x016, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x016, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7497
  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x58, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7511
  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x58, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7525
  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x58, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7539
  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x58, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7551
  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
		P_Fld(0x58, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7561
  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h015 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h015 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x015, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
		P_Fld(0x015, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@8893
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x59, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x59, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@8907
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x59, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x59, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@8921
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x59, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x59, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@8935
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h59 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h59 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x59, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x59, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@8949
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h59 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h59 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x59, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x59, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@8959
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h016 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h016 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x016, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x016, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@8900
  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x58, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@8914
  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x58, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@8928
  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x58, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@8942
  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h58 (Mirror: 8'h00)
  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h58 (Mirror: 8'h00)
  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x58, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@8954
  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h58 (Mirror: 8'h00)
  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h58 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x58, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
		P_Fld(0x58, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@8964
  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h015 (Mirror: 9'h000)
  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h015 (Mirror: 9'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x015, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
		P_Fld(0x015, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h0 (Mirror: 1'h1)
  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x0, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
		P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
		P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
		P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h0 (Mirror: 1'h1)
  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x0, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
		P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
		P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
		P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
		P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
		P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
		P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
		P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
		P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
		P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
		P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
		P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7313
  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h5f (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h5f (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h19 (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h19 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x5f, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
		P_Fld(0x5f, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x19, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
		P_Fld(0x19, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@8716
  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h5f (Mirror: 7'h00)
  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h5f (Mirror: 7'h00)
  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h19 (Mirror: 6'h00)
  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h19 (Mirror: 6'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x5f, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
		P_Fld(0x5f, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x19, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
		P_Fld(0x19, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7320
  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h10
  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h1
  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h1
  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h1
  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x10, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
		P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
		P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
		P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@8723
  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h10
  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h1
  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h1
  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h1
  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x10, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
		P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
		P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
		P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_COMMON0_0								   ral_reg_DRAMC_blk_SHU_COMMON0_0							  - 	@5001
  FREQDIV4									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[0:0]=1'h1 (Mirror: 1'h0)
  FDIV2 									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[1:1]=1'h0
  FREQDIV8									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[2:2]=1'h0
  DM64BITEN 								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[4:4]=1'h1 (Mirror: 1'h0)
  DLE256EN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[5:5]=1'h0
  LP5BGEN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[6:6]=1'h1 (Mirror: 1'h0)
  LP5WCKON									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[7:7]=1'h1 (Mirror: 1'h0)
  CL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[8:8]=1'h0
  BL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[9:9]=1'h0
  BL4										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[10:10]=1'h1 (Mirror: 1'h0)
  LP5BGOTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[11:11]=1'h0
  BC4OTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[12:12]=1'h1
  LP5HEFF_MODE								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[13:13]=1'h1 (Mirror: 1'h0)
  SHU_COMMON0_RSV							   uvm_reg_field											  ...	 RW SHU_COMMON0_0[31:15]=17'h00000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0, P_Fld(0x1, SHU_COMMON0_FREQDIV4) |
		P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x0, SHU_COMMON0_FREQDIV8) |
		P_Fld(0x1, SHU_COMMON0_DM64BITEN) | P_Fld(0x0, SHU_COMMON0_DLE256EN) |
		P_Fld(0x1, SHU_COMMON0_LP5BGEN) | P_Fld(0x1, SHU_COMMON0_LP5WCKON) |
		P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
		P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
		P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x1, SHU_COMMON0_LP5HEFF_MODE) |
		P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_LP5_CMD_0								   ral_reg_DRAMC_blk_SHU_LP5_CMD_0							  - 	@5427
  LP5_CMD1TO2EN 							   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[0:0]=1'h1 (Mirror: 1'h0)
  TCSH										   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[7:4]=4'h4
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_LP5_CMD, P_Fld(0x1, SHU_LP5_CMD_LP5_CMD1TO2EN) |
		P_Fld(0x4, SHU_LP5_CMD_TCSH));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ACTIMING_CONF_0 						   ral_reg_DRAMC_blk_SHU_ACTIMING_CONF_0					  - 	@5255
  SCINTV									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[5:0]=6'h26 (Mirror: 6'h2a)
  TRFCPBIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[8:8]=1'h0
  REFBW_FR									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[25:16]=10'h000
  TREFBWIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[31:31]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF, P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
		P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
		P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1
  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5
  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h1 (Mirror: 1'h0)
  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
		P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
		P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
		P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_CONF0_0 								   ral_reg_DRAMC_blk_SHU_CONF0_0							  - 	@5356
  DMPGTIM									   uvm_reg_field											  ...	 RW SHU_CONF0_0[5:0]=6'h3f (Mirror: 6'h08)
  ADVREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[6:6]=1'h0
  ADVPREEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[7:7]=1'h1 (Mirror: 1'h0)
  PBREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[8:8]=1'h1 (Mirror: 1'h0)
  REFTHD									   uvm_reg_field											  ...	 RW SHU_CONF0_0[15:12]=4'h1 (Mirror: 4'h0)
  REQQUE_DEPTH								   uvm_reg_field											  ...	 RW SHU_CONF0_0[19:16]=4'h8
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0, P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
		P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
		P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
		P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_MATYPE_0								   ral_reg_DRAMC_blk_SHU_MATYPE_0							  - 	@4996
  MATYPE									   uvm_reg_field											  ...	 RW SHU_MATYPE_0[1:0]=2'h2 (Mirror: 2'h0)
  NORMPOP_LEN								   uvm_reg_field											  ...	 RW SHU_MATYPE_0[6:4]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE, P_Fld(0x2, SHU_MATYPE_MATYPE) |
		P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TX_SET0 									   ral_reg_DRAMC_blk_TX_SET0								  - 	@3899
  TXRANK									   uvm_reg_field											  ...	 RW TX_SET0[1:0]=2'h0
  TXRANKFIX 								   uvm_reg_field											  ...	 RW TX_SET0[2:2]=1'h0
  DDRPHY_COMB_CG_SEL						   uvm_reg_field											  ...	 RW TX_SET0[3:3]=1'h0
  TX_DQM_DEFAULT							   uvm_reg_field											  ...	 RW TX_SET0[4:4]=1'h1
  DQBUS_X32 								   uvm_reg_field											  ...	 RW TX_SET0[5:5]=1'h0
  OE_DOWNGRADE								   uvm_reg_field											  ...	 RW TX_SET0[6:6]=1'h0
  DQ16COM1									   uvm_reg_field											  ...	 RW TX_SET0[21:21]=1'h0
  WPRE2T									   uvm_reg_field											  ...	 RW TX_SET0[22:22]=1'h1 (Mirror: 1'h0)
  DRSCLR_EN 								   uvm_reg_field											  ...	 RW TX_SET0[24:24]=1'h0
  DRSCLR_RK0_EN 							   uvm_reg_field											  ...	 RW TX_SET0[25:25]=1'h0
  ARPI_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[26:26]=1'h0
  TX_DLY_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[27:27]=1'h0
  DQS_OE_OP1_DIS							   uvm_reg_field											  ...	 RW TX_SET0[28:28]=1'h0
  DQS_OE_OP2_EN 							   uvm_reg_field											  ...	 RW TX_SET0[29:29]=1'h0
  RK_SCINPUT_OPT							   uvm_reg_field											  ...	 RW TX_SET0[30:30]=1'h0
  DRAMOEN									   uvm_reg_field											  ...	 RW TX_SET0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_TX_SET0, P_Fld(0x0, TX_SET0_TXRANK) |
		P_Fld(0x0, TX_SET0_TXRANKFIX) | P_Fld(0x0, TX_SET0_DDRPHY_COMB_CG_SEL) |
		P_Fld(0x1, TX_SET0_TX_DQM_DEFAULT) | P_Fld(0x0, TX_SET0_DQBUS_X32) |
		P_Fld(0x0, TX_SET0_OE_DOWNGRADE) | P_Fld(0x0, TX_SET0_DQ16COM1) |
		P_Fld(0x1, TX_SET0_WPRE2T) | P_Fld(0x0, TX_SET0_DRSCLR_EN) |
		P_Fld(0x0, TX_SET0_DRSCLR_RK0_EN) | P_Fld(0x0, TX_SET0_ARPI_CAL_E2OPT) |
		P_Fld(0x0, TX_SET0_TX_DLY_CAL_E2OPT) | P_Fld(0x0, TX_SET0_DQS_OE_OP1_DIS) |
		P_Fld(0x0, TX_SET0_DQS_OE_OP2_EN) | P_Fld(0x0, TX_SET0_RK_SCINPUT_OPT) |
		P_Fld(0x0, TX_SET0_DRAMOEN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2 (Mirror: 3'h0)
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1 (Mirror: 1'h0)
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1 (Mirror: 3'h0)
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_STBCAL1_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL1_0					  - 	@12514
  DLLFRZRFCOPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[1:0]=2'h0
  DLLFRZWROPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[5:4]=2'h0
  r_rstbcnt_latch_opt						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[10:8]=3'h0
  STB_UPDMASK_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[11:11]=1'h1 (Mirror: 1'h0)
  STB_UPDMASKCYC							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[15:12]=4'h9 (Mirror: 4'h0)
  DQSINCTL_PRE_SEL							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[16:16]=1'h1 (Mirror: 1'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1, P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
		P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
		P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
		P_Fld(0x1, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_STBCAL_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL_0 					  - 	@12499
  DMSTBLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[3:0]=4'h2 (Mirror: 4'h0)
  PICGLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[6:4]=3'h1 (Mirror: 3'h0)
  DQSG_MODE 								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[8:8]=1'h1 (Mirror: 1'h0)
  DQSIEN_PICG_MODE							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[9:9]=1'h1 (Mirror: 1'h0)
  DQSIEN_DQSSTB_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[13:12]=2'h2 (Mirror: 2'h1)
  DQSIEN_BURST_MODE 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[14:14]=1'h1
  DQSIEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[15:15]=1'h0
  STBCALEN									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[16:16]=1'h1 (Mirror: 1'h0)
  STB_SELPHCALEN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[17:17]=1'h1 (Mirror: 1'h0)
  DQSIEN_4TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[20:20]=1'h0
  DQSIEN_8TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[21:21]=1'h0
  DQSIEN_16TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[22:22]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL, P_Fld(0x2, MISC_SHU_STBCAL_DMSTBLAT) |
		P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x2, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
		P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
		P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
		P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RODTENSTB_0						   ral_reg_DDRPHY_blk_MISC_SHU_RODTENSTB_0					  - 	@12562
  RODTENSTB_TRACK_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[0:0]=1'h1 (Mirror: 1'h0)
  RODTEN_P1_ENABLE							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[1:1]=1'h0
  RODTENSTB_4BYTE_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[2:2]=1'h0
  RODTENSTB_TRACK_UDFLWCTRL 				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[3:3]=1'h1 (Mirror: 1'h0)
  RODTENSTB_SELPH_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[4:4]=1'h1
  RODTENSTB_SELPH_BY_BITTIME				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[5:5]=1'h0
  RODTENSTB__UI_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[11:8]=4'h4 (Mirror: 4'h0)
  RODTENSTB_MCK_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[15:12]=4'h0
  RODTENSTB_EXT 							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[31:16]=16'h0008 (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB, P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
		P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x4, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
		P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_RX_SELPH_MODE_0					   ral_reg_DDRPHY_blk_MISC_SHU_RX_SELPH_MODE_0				  - 	@12751
  DQSIEN_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[1:0]=2'h2 (Mirror: 2'h0)
  RODT_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[5:4]=2'h1 (Mirror: 2'h0)
  RANK_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[7:6]=2'h1 (Mirror: 2'h0)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE, P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
		P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x1, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1 (Mirror: 1'h0)
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HWSET_MR2_0 							   ral_reg_DRAMC_blk_SHU_HWSET_MR2_0						  - 	@5122
  HWSET_MR2_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[12:0]=13'h0002
  HWSET_MR2_OP								   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[23:16]=8'h3f (Mirror: 8'h12)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR2, P_Fld(0x0002, SHU_HWSET_MR2_HWSET_MR2_MRSMA) |
		P_Fld(0x3f, SHU_HWSET_MR2_HWSET_MR2_OP));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_FREQ_RATIO_SET0_0						   ral_reg_DRAMC_blk_SHU_FREQ_RATIO_SET0_0					  - 	@5384
  tDQSCK_JUMP_RATIO3						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[7:0]=8'h20 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO2						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[15:8]=8'h72 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO1						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[23:16]=8'h09 (Mirror: 8'h00)
  tDQSCK_JUMP_RATIO0						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[31:24]=8'h20 (Mirror: 8'h00)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0, P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
		P_Fld(0x72, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x09, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
		P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Exit
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Enter
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MISC_SHU_DVFSDLL_0							   ral_reg_DDRPHY_blk_MISC_SHU_DVFSDLL_0					  - 	@12523
  r_bypass_1st_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[0:0]=1'h0
  r_bypass_2nd_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[1:1]=1'h0
  r_dll_idle								   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[10:4]=7'h5a (Mirror: 7'h46)
  r_2nd_dll_idle							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[22:16]=7'h5a
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL, P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
		P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
		P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Exit
	mcDELAY_US(1);

	mcDELAY_US(1);

/*TINFO=---===BROADCAST OFF!===---*/
	 DramcBroadcastOnOff(DRAMC_BROADCAST_OFF);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Enter
	mcDELAY_US(1);

	mcDELAY_US(1);

/*TINFO=---===BROADCAST ON!===---*/
	 DramcBroadcastOnOff(DRAMC_BROADCAST_ON);
//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Exit
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DQSOSCR_0								   ral_reg_DRAMC_blk_SHU_DQSOSCR_0							  - 	@5338
  DQSOSCRCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[7:0]=8'h15 (Mirror: 8'h00)
  DQSOSC_ADV_SEL							   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[9:8]=2'h0
  DQSOSC_DRS_ADV_SEL						   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[11:10]=2'h0
  DQSOSC_DELTA								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[31:16]=16'hffff
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR, P_Fld(0x15, SHU_DQSOSCR_DQSOSCRCNT) |
		P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
		P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_DQSOSC_SET0_0							   ral_reg_DRAMC_blk_SHU_DQSOSC_SET0_0						  - 	@5332
  DQSOSCENDIS								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[0:0]=1'h1
  DQSOSC_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[13:4]=10'h012 (Mirror: 10'h00f)
  DQSOSCENCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[31:16]=16'h0002
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0, P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
		P_Fld(0x012, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_0_0							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_0						  - 	@4906
  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[15:0]=16'h025c (Mirror: 16'h0000)
  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[31:16]=16'h025c (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC, P_Fld(0x025c, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x025c, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_0_1							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_1						  - 	@4911
  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[15:0]=16'h0159 (Mirror: 16'h0000)
  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[31:16]=16'h0159 (Mirror: 16'h0000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0159, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
		P_Fld(0x0159, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_THRD_0_0						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_0					  - 	@4916
  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[11:0]=12'h00d (Mirror: 12'h001)
  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[27:16]=12'h009 (Mirror: 12'h001)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD, P_Fld(0x00d, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x009, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHURK_DQSOSC_THRD_0_1						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_1					  - 	@4921
  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[11:0]=12'h004 (Mirror: 12'h001)
  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[27:16]=12'h002 (Mirror: 12'h001)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x004, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
		P_Fld(0x002, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1
  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h17 (Mirror: 6'h0e)
  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
		P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
		P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
		P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
		P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
		P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
		P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x17, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
		P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0000
  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1f (Mirror: 5'h1b)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0000, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1f, SHU_ZQ_SET0_TZQLAT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0005 (Mirror: 16'h0000)
  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1f
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
		P_Fld(0x1f, SHU_ZQ_SET0_TZQLAT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h86
  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h005 (Mirror: 12'h000)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x86, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
		P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0100
  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0100, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
		P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
		P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0100
  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1
  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1
  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0100, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
		P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
		P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1
  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1
  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'ha (Mirror: 4'h0)
  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h1 (Mirror: 1'h0)
  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h1 (Mirror: 1'h0)
  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
		P_Fld(0xa, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
		P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x2, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
		P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1
  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1
  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'ha (Mirror: 4'h0)
  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h1 (Mirror: 1'h0)
  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h1 (Mirror: 1'h0)
  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h2
  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
		P_Fld(0xa, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
		P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x2, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
		P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B0_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ11_0 						  - 	@7794
  RG_RX_ARDQ_RANK_SEL_SER_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[0:0]=1'h0
  RG_RX_ARDQ_RANK_SEL_LAT_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[1:1]=1'h0
  RG_RX_ARDQ_OFFSETC_LAT_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[2:2]=1'h0
  RG_RX_ARDQ_OFFSETC_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[3:3]=1'h0
  RG_RX_ARDQ_OFFSETC_BIAS_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[4:4]=1'h0
  RG_RX_ARDQ_FRATE_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[5:5]=1'h0
  RG_RX_ARDQ_CDR_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[6:6]=1'h0
  RG_RX_ARDQ_DVS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQ_DVS_DLY_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[11:8]=4'h0
  RG_RX_ARDQ_DES_MODE_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[17:16]=2'h2
  RG_RX_ARDQ_BW_SEL_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[19:18]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11, P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
		P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
		P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
		P_Fld(0x2, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name										   Type 													  Size	Value
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHU_B1_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ11_0 						  - 	@9197
  RG_RX_ARDQ_RANK_SEL_SER_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[0:0]=1'h0
  RG_RX_ARDQ_RANK_SEL_LAT_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[1:1]=1'h0
  RG_RX_ARDQ_OFFSETC_LAT_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[2:2]=1'h0
  RG_RX_ARDQ_OFFSETC_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[3:3]=1'h0
  RG_RX_ARDQ_OFFSETC_BIAS_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[4:4]=1'h0
  RG_RX_ARDQ_FRATE_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[5:5]=1'h0
  RG_RX_ARDQ_CDR_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[6:6]=1'h0
  RG_RX_ARDQ_DVS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
  RG_RX_ARDQ_DVS_DLY_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[11:8]=4'h0
  RG_RX_ARDQ_DES_MODE_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[17:16]=2'h2
  RG_RX_ARDQ_BW_SEL_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[19:18]=2'h0
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
*/
vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11, P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
		P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
		P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
		P_Fld(0x2, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
//	  Exit body
}

void CInit_golden_mini_freq_related_vseq_LP5_5500(DRAMC_CTX_T *p)
{
	//	  Enter body
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING1_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING1_0					  - 	@12634
	  DQDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[4:0]=5'h08 (Mirror: 5'h00)
	  DQDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[9:5]=5'h06 (Mirror: 5'h00)
	  DQSDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[14:10]=5'h08 (Mirror: 5'h00)
	  DQSDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[19:15]=5'h06 (Mirror: 5'h00)
	  DQSDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[24:20]=5'h08 (Mirror: 5'h00)
	  DQSDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[29:25]=5'h06 (Mirror: 5'h00)
	  DIS_IMP_ODTN_track						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[30:30]=1'h0
	  DIS_IMPCAL_HW 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING1_0[31:31]=1'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING1, P_Fld(0x08, SHU_MISC_DRVING1_DQDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQDRVP2) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP1) | P_Fld(0x08, SHU_MISC_DRVING1_DQSDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING1_DQSDRVP2) | P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMP_ODTN_TRACK) |
			P_Fld(0x0, SHU_MISC_DRVING1_DIS_IMPCAL_HW));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING2_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING2_0					  - 	@12645
	  CMDDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[4:0]=5'h08 (Mirror: 5'h00)
	  CMDDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[9:5]=5'h06 (Mirror: 5'h00)
	  CMDDRVN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[14:10]=5'h08 (Mirror: 5'h00)
	  CMDDRVP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[19:15]=5'h06 (Mirror: 5'h00)
	  DQDRVN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[24:20]=5'h08 (Mirror: 5'h00)
	  DQDRVP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[29:25]=5'h06 (Mirror: 5'h00)
	  DIS_IMPCAL_ODT_EN 						   uvm_reg_field											  ...	 RW SHU_MISC_DRVING2_0[31:31]=1'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING2, P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP1) | P_Fld(0x08, SHU_MISC_DRVING2_CMDDRVN2) |
			P_Fld(0x06, SHU_MISC_DRVING2_CMDDRVP2) | P_Fld(0x08, SHU_MISC_DRVING2_DQDRVN1) |
			P_Fld(0x06, SHU_MISC_DRVING2_DQDRVP1) | P_Fld(0x0, SHU_MISC_DRVING2_DIS_IMPCAL_ODT_EN));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING3_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING3_0					  - 	@12655
	  DQODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[4:0]=5'h0a (Mirror: 5'h00)
	  DQODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[9:5]=5'h0a (Mirror: 5'h00)
	  DQSODTN									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[14:10]=5'h0a (Mirror: 5'h00)
	  DQSODTP									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQSODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQSODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING3_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING3, P_Fld(0x0a, SHU_MISC_DRVING3_DQODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQODTP2) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP) | P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING3_DQSODTP2));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING4_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING4_0					  - 	@12664
	  CMDODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[4:0]=5'h0a (Mirror: 5'h00)
	  CMDODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[9:5]=5'h0a (Mirror: 5'h00)
	  CMDODTN2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[14:10]=5'h0a (Mirror: 5'h00)
	  CMDODTP2									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[19:15]=5'h0a (Mirror: 5'h00)
	  DQODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[24:20]=5'h0a (Mirror: 5'h00)
	  DQODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING4_0[29:25]=5'h0a (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING4, P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP1) | P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTN2) |
			P_Fld(0x0a, SHU_MISC_DRVING4_CMDODTP2) | P_Fld(0x0a, SHU_MISC_DRVING4_DQODTN1) |
			P_Fld(0x0a, SHU_MISC_DRVING4_DQODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_DRVING6_0							   ral_reg_DDRPHY_blk_SHU_MISC_DRVING6_0					  - 	@12682
	  IMP_TXDLY_CMD 							   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[5:0]=6'h11 (Mirror: 6'h01)
	  DQCODTN1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[24:20]=5'h00
	  DQCODTP1									   uvm_reg_field											  ...	 RW SHU_MISC_DRVING6_0[29:25]=5'h00
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_DRVING6, P_Fld(0x11, SHU_MISC_DRVING6_IMP_TXDLY_CMD) |
			P_Fld(0x00, SHU_MISC_DRVING6_DQCODTN1) | P_Fld(0x00, SHU_MISC_DRVING6_DQCODTP1));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_IMPCAL1_0							   ral_reg_DDRPHY_blk_SHU_MISC_IMPCAL1_0					  - 	@12625
	  IMPCAL_CHKCYCLE							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[2:0]=3'h1 (Mirror: 3'h4)
	  IMPDRVP									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[8:4]=5'h00
	  IMPDRVN									   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[16:12]=5'h00
	  IMPCAL_CALEN_CYCLE						   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[19:17]=3'h4
	  IMPCALCNT 								   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[27:20]=8'h03 (Mirror: 8'h00)
	  IMPCAL_CALICNT							   uvm_reg_field											  ...	 RW SHU_MISC_IMPCAL1_0[31:28]=4'h8
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_IMPCAL1, P_Fld(0x1, SHU_MISC_IMPCAL1_IMPCAL_CHKCYCLE) |
			P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVP) | P_Fld(0x00, SHU_MISC_IMPCAL1_IMPDRVN) |
			P_Fld(0x4, SHU_MISC_IMPCAL1_IMPCAL_CALEN_CYCLE) | P_Fld(0x03, SHU_MISC_IMPCAL1_IMPCALCNT) |
			P_Fld(0x8, SHU_MISC_IMPCAL1_IMPCAL_CALICNT));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, IMP golden setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Enter:
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RDSEL_TRACK_0						   ral_reg_DDRPHY_blk_SHU_MISC_RDSEL_TRACK_0				  - 	@12734
	  DMDATLAT_i								   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[4:0]=5'h0d (Mirror: 5'h00)
	  RDSEL_HWSAVE_MSK							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[6:6]=1'h1 (Mirror: 1'h0)
	  RDSEL_TRACK_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[7:7]=1'h0
	  SHU_GW_THRD_NEG							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[19:8]=12'hfb9 (Mirror: 12'h000)
	  SHU_GW_THRD_POS							   uvm_reg_field											  ...	 RW SHU_MISC_RDSEL_TRACK_0[31:20]=12'h047 (Mirror: 12'h000)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RDSEL_TRACK, P_Fld(0x0d, SHU_MISC_RDSEL_TRACK_DMDATLAT_I) |
			P_Fld(0x1, SHU_MISC_RDSEL_TRACK_RDSEL_HWSAVE_MSK) | P_Fld(0x0, SHU_MISC_RDSEL_TRACK_RDSEL_TRACK_EN) |
			P_Fld(0xfb9, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_NEG) | P_Fld(0x047, SHU_MISC_RDSEL_TRACK_SHU_GW_THRD_POS));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RDAT_0 							   ral_reg_DDRPHY_blk_MISC_SHU_RDAT_0						  - 	@12604
	  DATLAT									   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[4:0]=5'h0d (Mirror: 5'h00)
	  DATLAT_DSEL								   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[12:8]=5'h0c (Mirror: 5'h00)
	  DATLAT_DSEL_PHY							   uvm_reg_field											  ...	 RW MISC_SHU_RDAT_0[20:16]=5'h0c (Mirror: 5'h00)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RDAT, P_Fld(0x0d, MISC_SHU_RDAT_DATLAT) |
			P_Fld(0x0c, MISC_SHU_RDAT_DATLAT_DSEL) | P_Fld(0x0c, MISC_SHU_RDAT_DATLAT_DSEL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_PHY_RX_CTRL_0						   ral_reg_DDRPHY_blk_MISC_SHU_PHY_RX_CTRL_0				  - 	@12540
	  RANK_RXDLY_UPDLAT_EN						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[8:8]=1'h1 (Mirror: 1'h0)
	  RANK_RXDLY_UPD_OFFSET 					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[11:9]=3'h2 (Mirror: 3'h0)
	  RX_IN_GATE_EN_PRE_OFFSET					   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[15:14]=2'h2 (Mirror: 2'h0)
	  RX_IN_GATE_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[18:16]=3'h0
	  RX_IN_GATE_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[22:20]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_HEAD						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[26:24]=3'h1 (Mirror: 3'h0)
	  RX_IN_BUFF_EN_TAIL						   uvm_reg_field											  ...	 RW MISC_SHU_PHY_RX_CTRL_0[30:28]=3'h0
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_PHY_RX_CTRL, P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN) |
			P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET) | P_Fld(0x2, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET) |
			P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD) | P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL) |
			P_Fld(0x1, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD) | P_Fld(0x0, MISC_SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANKCTL_0							   ral_reg_DDRPHY_blk_MISC_SHU_RANKCTL_0					  - 	@12530
	  RANKINCTL_RXDLY							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[3:0]=4'hf (Mirror: 4'h0)
	  RANK_RXDLY_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[4:4]=1'h1
	  RANKSEL_SELPH_FRUN						   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[15:15]=1'h0
	  RANKINCTL_STB 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[19:16]=4'h2 (Mirror: 4'h0)
	  RANKINCTL 								   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[23:20]=4'h0
	  RANKINCTL_ROOT1							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[27:24]=4'h0
	  RANKINCTL_PHY 							   uvm_reg_field											  ...	 RW MISC_SHU_RANKCTL_0[31:28]=4'h4 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANKCTL, P_Fld(0xf, MISC_SHU_RANKCTL_RANKINCTL_RXDLY) |
			P_Fld(0x1, MISC_SHU_RANKCTL_RANK_RXDLY_OPT) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKSEL_SELPH_FRUN) |
			P_Fld(0x2, MISC_SHU_RANKCTL_RANKINCTL_STB) | P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL) |
			P_Fld(0x0, MISC_SHU_RANKCTL_RANKINCTL_ROOT1) | P_Fld(0x4, MISC_SHU_RANKCTL_RANKINCTL_PHY));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RANK_SEL_LAT_0 					   ral_reg_DDRPHY_blk_MISC_SHU_RANK_SEL_LAT_0				  - 	@12757
	  RANK_SEL_LAT_B0							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[3:0]=4'h1 (Mirror: 4'h0)
	  RANK_SEL_LAT_B1							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[7:4]=4'h1 (Mirror: 4'h0)
	  RANK_SEL_LAT_CA							   uvm_reg_field											  ...	 RW MISC_SHU_RANK_SEL_LAT_0[11:8]=4'h1 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RANK_SEL_LAT, P_Fld(0x1, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B0) |
			P_Fld(0x1, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_B1) | P_Fld(0x1, MISC_SHU_RANK_SEL_LAT_RANK_SEL_LAT_CA));
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_0				  - 	@12352
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_0[3:0]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL, 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCTL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCTL_0_1				  - 	@12356
	  DQSINCTL									   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCTL_0_1[3:0]=4'h2 (Mirror: 4'h0)
	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_MISC_SHU_RK_DQSCTL+(1*DDRPHY_AO_RANK_OFFSET), 0x2, MISC_SHU_RK_DQSCTL_DQSINCTL);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0		  - 	@7624
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'hf (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h7 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h2 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY, P_Fld(0xf, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0x7, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x1, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x2, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_0			  - 	@7638
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY, 0x0b, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1		  - 	@7631
	  DQSIEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h2 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'ha (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h2 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h2 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0) |
			P_Fld(0xa, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0) | P_Fld(0x2, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0) |
			P_Fld(0x2, SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B0_DQSIEN_PI_DLY_0_1			  - 	@7642
	  DQSIEN_PI_B0								   uvm_reg_field											  ...	 RW SHU_RK_B0_DQSIEN_PI_DLY_0_1[6:0]=7'h1e (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B0_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1e, SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0		  - 	@9027
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[3:0]=4'hf (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[7:4]=4'h7 (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[19:16]=4'h1 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_0[23:20]=4'h2 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY, P_Fld(0xf, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0x7, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x1, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x2, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_0 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_0			  - 	@9041
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_0[6:0]=7'h0b (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY, 0x0b, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1		  - 	@9034
	  DQSIEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[3:0]=4'h2 (Mirror: 4'h0)
	  DQSIEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[7:4]=4'ha (Mirror: 4'h0)
	  DQSIEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[19:16]=4'h2 (Mirror: 4'h0)
	  DQSIEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_MCK_UI_DLY_0_1[23:20]=4'h2 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_DQSIEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x2, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1) |
			P_Fld(0xa, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1) | P_Fld(0x2, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1) |
			P_Fld(0x2, SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_DQSIEN_PI_DLY_0_1 				   ral_reg_DDRPHY_blk_SHU_RK_B1_DQSIEN_PI_DLY_0_1			  - 	@9045
	  DQSIEN_PI_B1								   uvm_reg_field											  ...	 RW SHU_RK_B1_DQSIEN_PI_DLY_0_1[6:0]=7'h1e (Mirror: 7'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_RK_B1_DQSIEN_PI_DLY+(1*DDRPHY_AO_RANK_OFFSET), 0x1e, SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_ODTCTRL_0							   ral_reg_DDRPHY_blk_MISC_SHU_ODTCTRL_0					  - 	@12550
	  RODTEN									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_CG_IG 					   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[1:1]=1'h0
	  RODT_LAT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[7:4]=4'h0
	  RODTEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[15:15]=1'h0
	  RODTDLY_LAT_OPT							   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[25:24]=2'h0
	  FIXRODT									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[27:27]=1'h0
	  RODTEN_OPT								   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[29:29]=1'h1
	  RODTE2									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[30:30]=1'h1 (Mirror: 1'h0)
	  RODTE 									   uvm_reg_field											  ...	 RW MISC_SHU_ODTCTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_ODTCTRL, P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODT_LAT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_RODTEN_SELPH_FRUN) | P_Fld(0x0, MISC_SHU_ODTCTRL_RODTDLY_LAT_OPT) |
			P_Fld(0x0, MISC_SHU_ODTCTRL_FIXRODT) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTEN_OPT) |
			P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE2) | P_Fld(0x1, MISC_SHU_ODTCTRL_RODTE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h0
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h0
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1 (Mirror: 3'h0)
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1 (Mirror: 1'h0)
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0		  - 	@7646
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY, P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x2, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1		  - 	@7653
	  RODTEN_UI_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h5 (Mirror: 3'h0)
	  RODTEN_UI_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h5 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B0							   uvm_reg_field											  ...	 RW SHU_RK_B0_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B0_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x5, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B0) |
			P_Fld(0x5, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B0) | P_Fld(0x3, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B0) |
			P_Fld(0x0, SHU_RK_B0_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0		  - 	@9049
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[2:0]=3'h2 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[6:4]=3'h2 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[18:16]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_0[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY, P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x2, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1 			   ral_reg_DDRPHY_blk_SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1		  - 	@9056
	  RODTEN_UI_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[2:0]=3'h5 (Mirror: 3'h0)
	  RODTEN_UI_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[6:4]=3'h5 (Mirror: 3'h0)
	  RODTEN_MCK_P0_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[18:16]=3'h3 (Mirror: 3'h0)
	  RODTEN_MCK_P1_B1							   uvm_reg_field											  ...	 RW SHU_RK_B1_RODTEN_MCK_UI_DLY_0_1[22:20]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_RK_B1_RODTEN_MCK_UI_DLY+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x5, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P0_B1) |
			P_Fld(0x5, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_UI_P1_B1) | P_Fld(0x3, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P0_B1) |
			P_Fld(0x0, SHU_RK_B1_RODTEN_MCK_UI_DLY_RODTEN_MCK_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_RX_CG_SET0_0							   ral_reg_DRAMC_blk_SHU_RX_CG_SET0_0						  - 	@5323
	  DLE_LAST_EXTEND3							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[0:0]=1'h0
	  READ_START_EXTEND3						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[1:1]=1'h0
	  DLE_LAST_EXTEND2							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[2:2]=1'h0
	  READ_START_EXTEND2						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[3:3]=1'h0
	  DLE_LAST_EXTEND1							   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[4:4]=1'h1 (Mirror: 1'h0)
	  READ_START_EXTEND1						   uvm_reg_field											  ...	 RW SHU_RX_CG_SET0_0[5:5]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_RX_CG_SET0, P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND3) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND3) | P_Fld(0x0, SHU_RX_CG_SET0_DLE_LAST_EXTEND2) |
			P_Fld(0x0, SHU_RX_CG_SET0_READ_START_EXTEND2) | P_Fld(0x1, SHU_RX_CG_SET0_DLE_LAST_EXTEND1) |
			P_Fld(0x1, SHU_RX_CG_SET0_READ_START_EXTEND1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_RANK_SELPH_UI_DLY_0					   ral_reg_DDRPHY_blk_SHU_B0_RANK_SELPH_UI_DLY_0			  - 	@7890
	  RANKSEL_UI_DLY_P0_B0						   uvm_reg_field											  ...	 RW SHU_B0_RANK_SELPH_UI_DLY_0[2:0]=3'h0
	  RANKSEL_UI_DLY_P1_B0						   uvm_reg_field											  ...	 RW SHU_B0_RANK_SELPH_UI_DLY_0[6:4]=3'h0
	  RANKSEL_MCK_DLY_P0_B0 					   uvm_reg_field											  ...	 RW SHU_B0_RANK_SELPH_UI_DLY_0[18:16]=3'h1 (Mirror: 3'h0)
	  RANKSEL_MCK_DLY_P1_B0 					   uvm_reg_field											  ...	 RW SHU_B0_RANK_SELPH_UI_DLY_0[22:20]=3'h1 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_RANK_SELPH_UI_DLY, P_Fld(0x0, SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_UI_DLY_P0_B0) |
			P_Fld(0x0, SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_UI_DLY_P1_B0) | P_Fld(0x1, SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P0_B0) |
			P_Fld(0x1, SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_RANK_SELPH_UI_DLY_0					   ral_reg_DDRPHY_blk_SHU_B1_RANK_SELPH_UI_DLY_0			  - 	@9293
	  RANKSEL_UI_DLY_P0_B1						   uvm_reg_field											  ...	 RW SHU_B1_RANK_SELPH_UI_DLY_0[2:0]=3'h0
	  RANKSEL_UI_DLY_P1_B1						   uvm_reg_field											  ...	 RW SHU_B1_RANK_SELPH_UI_DLY_0[6:4]=3'h0
	  RANKSEL_MCK_DLY_P0_B1 					   uvm_reg_field											  ...	 RW SHU_B1_RANK_SELPH_UI_DLY_0[18:16]=3'h1 (Mirror: 3'h0)
	  RANKSEL_MCK_DLY_P1_B1 					   uvm_reg_field											  ...	 RW SHU_B1_RANK_SELPH_UI_DLY_0[22:20]=3'h1 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_RANK_SELPH_UI_DLY, P_Fld(0x0, SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_UI_DLY_P0_B1) |
			P_Fld(0x0, SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_UI_DLY_P1_B1) | P_Fld(0x1, SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P0_B1) |
			P_Fld(0x1, SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_RANK_SEL_STB_0 					   ral_reg_DDRPHY_blk_SHU_MISC_RANK_SEL_STB_0				  - 	@12720
	  RANK_SEL_STB_EN							   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_STB_EN_B23						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[1:1]=1'h0
	  RANK_SEL_STB_SERMODE						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[3:2]=2'h0
	  RANK_SEL_STB_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[4:4]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_RXDLY_TRACK						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[5:5]=1'h0
	  RANK_SEL_STB_PHASE_EN 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[7:7]=1'h1 (Mirror: 1'h0)
	  RANK_SEL_PHSINCTL 						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[11:8]=4'h3 (Mirror: 4'h0)
	  RANK_SEL_STB_UI_PLUS						   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[19:16]=4'h0
	  RANK_SEL_STB_MCK_PLUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[23:20]=4'h0
	  RANK_SEL_STB_UI_MINUS 					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[27:24]=4'h0
	  RANK_SEL_STB_MCK_MINUS					   uvm_reg_field											  ...	 RW SHU_MISC_RANK_SEL_STB_0[31:28]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_MISC_RANK_SEL_STB, P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_EN_B23) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_SERMODE) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_TRACK) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK) |
			P_Fld(0x1, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN) | P_Fld(0x3, SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS) |
			P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS) | P_Fld(0x0, SHU_MISC_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_0						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_0				  - 	@12370
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_0[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL, P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RK_DQSCAL_0_1						   ral_reg_DDRPHY_blk_MISC_SHU_RK_DQSCAL_0_1				  - 	@12377
	  DQSIENLLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[6:0]=7'h60 (Mirror: 7'h00)
	  DQSIENLLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[7:7]=1'h1 (Mirror: 1'h0)
	  DQSIENHLMT								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[14:8]=7'h3f (Mirror: 7'h00)
	  DQSIENHLMTEN								   uvm_reg_field											  ...	 RW MISC_SHU_RK_DQSCAL_0_1[15:15]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RK_DQSCAL+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x60, MISC_SHU_RK_DQSCAL_DQSIENLLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENLLMTEN) | P_Fld(0x3f, MISC_SHU_RK_DQSCAL_DQSIENHLMT) |
			P_Fld(0x1, MISC_SHU_RK_DQSCAL_DQSIENHLMTEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_0				  - 	@7602
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_0[15:8]=8'h1f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x1f, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_0				  - 	@9005
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_0[15:8]=8'h1f (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x1f, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_INI_UIPI_0_1				  - 	@7607
	  CURR_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[6:0]=7'h1e (Mirror: 7'h00)
	  CURR_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_INI_UIPI_0_1[15:8]=8'h22 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1e, SHU_R0_B0_INI_UIPI_CURR_INI_PI_B0) |
			P_Fld(0x22, SHU_R0_B0_INI_UIPI_CURR_INI_UI_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_INI_UIPI_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_INI_UIPI_0_1				  - 	@9010
	  CURR_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[6:0]=7'h1e (Mirror: 7'h00)
	  CURR_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_INI_UIPI_0_1[15:8]=8'h22 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1e, SHU_R0_B1_INI_UIPI_CURR_INI_PI_B1) |
			P_Fld(0x22, SHU_R0_B1_INI_UIPI_CURR_INI_UI_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_0			  - 	@7612
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[15:8]=8'h1f (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_0[31:24]=8'h27 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x1f, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x27, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_0 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_0			  - 	@9015
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[6:0]=7'h0b (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[15:8]=8'h1f (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_0[31:24]=8'h27 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI, P_Fld(0x0b, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x1f, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x27, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B0_NEXT_INI_UIPI_0_1			  - 	@7618
	  NEXT_INI_PI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[6:0]=7'h1e (Mirror: 7'h00)
	  NEXT_INI_UI_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[15:8]=8'h22 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_NEXT_INI_UIPI_0_1[31:24]=8'h2a (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1e, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_PI_B0) |
			P_Fld(0x22, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_B0) | P_Fld(0x2a, SHU_R0_B0_NEXT_INI_UIPI_NEXT_INI_UI_P1_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_NEXT_INI_UIPI_0_1 				   ral_reg_DDRPHY_blk_SHU_R0_B1_NEXT_INI_UIPI_0_1			  - 	@9021
	  NEXT_INI_PI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[6:0]=7'h1e (Mirror: 7'h00)
	  NEXT_INI_UI_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[15:8]=8'h22 (Mirror: 8'h00)
	  NEXT_INI_UI_P1_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_NEXT_INI_UIPI_0_1[31:24]=8'h2a (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_NEXT_INI_UIPI+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1e, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_PI_B1) |
			P_Fld(0x22, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_B1) | P_Fld(0x2a, SHU_R0_B1_NEXT_INI_UIPI_NEXT_INI_UI_P1_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_0					  - 	@10426
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[21:16]=6'h10 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0, P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_0 					  - 	@7582
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[13:8]=6'h26 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[21:16]=6'h26 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0, P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x26, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x26, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_0							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_0 					  - 	@8985
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[13:8]=6'h21 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[21:16]=6'h21 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0, P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x21, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x21, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_CA_CMD0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_CA_CMD0_0_1					  - 	@10436
	  RG_RX_ARCLK_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[2:0]=3'h0
	  RG_RX_ARCLK_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[6:4]=3'h0
	  RG_ARPI_CS								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[13:8]=6'h00
	  RG_ARPI_CMD								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[21:16]=6'h10 (Mirror: 6'h00)
	  RG_ARPI_CLK								   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_CA				   uvm_reg_field											  ...	 RW SHU_R0_CA_CMD0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_CA_CMD0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_CA_CMD0_RG_RX_ARCLK_F_DLY_DUTY) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CS) |
			P_Fld(0x10, SHU_R0_CA_CMD0_RG_ARPI_CMD) | P_Fld(0x00, SHU_R0_CA_CMD0_RG_ARPI_CLK) |
			P_Fld(0x0, SHU_R0_CA_CMD0_DA_ARPI_DDR400_0D5UI_RK0_CA) | P_Fld(0x0, SHU_R0_CA_CMD0_DA_RX_ARDQSIEN_0D5UI_RK0_CA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B0_DQ0_0_1 					  - 	@7592
	  RG_RX_ARDQS0_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS0_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[13:8]=6'h21 (Mirror: 6'h00)
	  SW_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[21:16]=6'h21 (Mirror: 6'h00)
	  ARPI_PBYTE_B0 							   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B0				   uvm_reg_field											  ...	 RW SHU_R0_B0_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B0_DQ0_RG_RX_ARDQS0_F_DLY_DUTY) | P_Fld(0x21, SHU_R0_B0_DQ0_SW_ARPI_DQ_B0) |
			P_Fld(0x21, SHU_R0_B0_DQ0_SW_ARPI_DQM_B0) | P_Fld(0x00, SHU_R0_B0_DQ0_ARPI_PBYTE_B0) |
			P_Fld(0x0, SHU_R0_B0_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B0) | P_Fld(0x0, SHU_R0_B0_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_DQ0_0_1							   ral_reg_DDRPHY_blk_SHU_R0_B1_DQ0_0_1 					  - 	@8995
	  RG_RX_ARDQS1_R_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[2:0]=3'h0
	  RG_RX_ARDQS1_F_DLY_DUTY					   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[6:4]=3'h0
	  SW_ARPI_DQ_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[13:8]=6'h22 (Mirror: 6'h00)
	  SW_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[21:16]=6'h22 (Mirror: 6'h00)
	  ARPI_PBYTE_B1 							   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[29:24]=6'h00
	  DA_ARPI_DDR400_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[30:30]=1'h0
	  DA_RX_ARDQSIEN_0D5UI_RK0_B1				   uvm_reg_field											  ...	 RW SHU_R0_B1_DQ0_0_1[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_DQ0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_R_DLY_DUTY) |
			P_Fld(0x0, SHU_R0_B1_DQ0_RG_RX_ARDQS1_F_DLY_DUTY) | P_Fld(0x22, SHU_R0_B1_DQ0_SW_ARPI_DQ_B1) |
			P_Fld(0x22, SHU_R0_B1_DQ0_SW_ARPI_DQM_B1) | P_Fld(0x00, SHU_R0_B1_DQ0_ARPI_PBYTE_B1) |
			P_Fld(0x0, SHU_R0_B1_DQ0_DA_ARPI_DDR400_0D5UI_RK0_B1) | P_Fld(0x0, SHU_R0_B1_DQ0_DA_RX_ARDQSIEN_0D5UI_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1 (Mirror: 1'h0)
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5 (Mirror: 4'h0)
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h0
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x0, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_APHY_TX_PICG_CTRL_0 					   ral_reg_DRAMC_blk_SHU_APHY_TX_PICG_CTRL_0				  - 	@5377
	  DDRPHY_CLK_EN_COMB_TX_PICG_CNT			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[3:0]=4'h8 (Mirror: 4'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[6:4]=3'h1 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0			   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[10:8]=3'h1 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_OPT 				   uvm_reg_field											  ...	 RW SHU_APHY_TX_PICG_CTRL_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_APHY_TX_PICG_CTRL, P_Fld(0x8, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1) | P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0) |
			P_Fld(0x1, SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_0 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_0			  - 	@4926
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[2:0]=3'h2 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_0[6:4]=3'h2 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL, P_Fld(0x2, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x2, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_APHY_TX_PICG_CTRL_0_1 				   ral_reg_DRAMC_blk_SHURK_APHY_TX_PICG_CTRL_0_1			  - 	@4931
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[2:0]=3'h2 (Mirror: 3'h0)
	  DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0		   uvm_reg_field											  ...	 RW SHURK_APHY_TX_PICG_CTRL_0_1[6:4]=3'h2 (Mirror: 3'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_APHY_TX_PICG_CTRL+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P1) |
			P_Fld(0x2, SHURK_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK_SEL_P0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_NEW_XRW2W_CTRL_0						   ral_reg_DRAMC_blk_SHU_NEW_XRW2W_CTRL_0					  - 	@5371
	  TX_PI_UPDCTL_B0							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[18:16]=3'h2 (Mirror: 3'h0)
	  TX_PI_UPDCTL_B1							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[26:24]=3'h2 (Mirror: 3'h0)
	  TXPI_UPD_MODE 							   uvm_reg_field											  ...	 RW SHU_NEW_XRW2W_CTRL_0[31:31]=1'h0 (Mirror: 1'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_NEW_XRW2W_CTRL, P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B0) |
			P_Fld(0x2, SHU_NEW_XRW2W_CTRL_TX_PI_UPDCTL_B1) | P_Fld(0x0, SHU_NEW_XRW2W_CTRL_TXPI_UPD_MODE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS0_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS0_0						  - 	@5271
	  TXDLY_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[10:8]=3'h1
	  TXDLY_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[14:12]=3'h1
	  TXDLY_OEN_DQS0							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[18:16]=3'h2 (Mirror: 3'h1)
	  TXDLY_OEN_DQS1							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[22:20]=3'h2 (Mirror: 3'h1)
	  TXDLY_OEN_DQS2							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[26:24]=3'h1
	  TXDLY_OEN_DQS3							   uvm_reg_field											  ...	 RW SHU_SELPH_DQS0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS0, P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS0) |
			P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_DQS3) | P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_OEN_DQS0) |
			P_Fld(0x2, SHU_SELPH_DQS0_TXDLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS0_TXDLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_DQS1_0							   ral_reg_DRAMC_blk_SHU_SELPH_DQS1_0						  - 	@5282
	  dly_DQS0									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[3:0]=4'hd (Mirror: 4'h1)
	  dly_DQS1									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[7:4]=4'he (Mirror: 4'h1)
	  dly_DQS2									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[11:8]=4'h1
	  dly_DQS3									   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[15:12]=4'h1
	  dly_oen_DQS0								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[19:16]=4'ha (Mirror: 4'h1)
	  dly_oen_DQS1								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[23:20]=4'hb (Mirror: 4'h1)
	  dly_oen_DQS2								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[27:24]=4'h1
	  dly_oen_DQS3								   uvm_reg_field											  ...	 RW SHU_SELPH_DQS1_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_DQS1, P_Fld(0xd, SHU_SELPH_DQS1_DLY_DQS0) |
			P_Fld(0xe, SHU_SELPH_DQS1_DLY_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_DQS3) | P_Fld(0xa, SHU_SELPH_DQS1_DLY_OEN_DQS0) |
			P_Fld(0xb, SHU_SELPH_DQS1_DLY_OEN_DQS1) | P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS2) |
			P_Fld(0x1, SHU_SELPH_DQS1_DLY_OEN_DQS3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_0					  - 	@4746
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0, P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_0					  - 	@4768
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1, P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_0					  - 	@4790
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[3:0]=4'hb (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[7:4]=4'hb (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2, P_Fld(0xb, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0xb, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x7, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_0 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_0					  - 	@4812
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[3:0]=4'hb (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[7:4]=4'hb (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[19:16]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[23:20]=4'h7 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_0[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3, P_Fld(0xb, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0xb, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x7, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ0_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ0_0_1					  - 	@4757
	  TXDLY_DQ0 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ1 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQ2 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[10:8]=3'h1
	  TXDLY_DQ3 								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[14:12]=3'h1
	  TXDLY_OEN_DQ0 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ1 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQ2 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[26:24]=3'h1
	  TXDLY_OEN_DQ3 							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ0_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ0+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ0) |
			P_Fld(0x2, SHURK_SELPH_DQ0_TXDLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_DQ3) | P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ0) |
			P_Fld(0x3, SHURK_SELPH_DQ0_TXDLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ0_TXDLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ1_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ1_0_1					  - 	@4779
	  TXDLY_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[2:0]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[6:4]=3'h2 (Mirror: 3'h1)
	  TXDLY_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[10:8]=3'h1
	  TXDLY_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[14:12]=3'h1
	  TXDLY_OEN_DQM0							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[18:16]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM1							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[22:20]=3'h3 (Mirror: 3'h1)
	  TXDLY_OEN_DQM2							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[26:24]=3'h1
	  TXDLY_OEN_DQM3							   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ1_0_1[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM0) |
			P_Fld(0x2, SHURK_SELPH_DQ1_TXDLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_DQM3) | P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM0) |
			P_Fld(0x3, SHURK_SELPH_DQ1_TXDLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ1_TXDLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ2_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ2_0_1					  - 	@4801
	  dly_DQ0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[3:0]=4'hd (Mirror: 4'h1)
	  dly_DQ1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[7:4]=4'hd (Mirror: 4'h1)
	  dly_DQ2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[11:8]=4'h1
	  dly_DQ3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[15:12]=4'h1
	  dly_oen_DQ0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[19:16]=4'h9 (Mirror: 4'h1)
	  dly_oen_DQ1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[23:20]=4'h9 (Mirror: 4'h1)
	  dly_oen_DQ2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[27:24]=4'h1
	  dly_oen_DQ3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ2_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0xd, SHURK_SELPH_DQ2_DLY_DQ0) |
			P_Fld(0xd, SHURK_SELPH_DQ2_DLY_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_DQ3) | P_Fld(0x9, SHURK_SELPH_DQ2_DLY_OEN_DQ0) |
			P_Fld(0x9, SHURK_SELPH_DQ2_DLY_OEN_DQ1) | P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ2) |
			P_Fld(0x1, SHURK_SELPH_DQ2_DLY_OEN_DQ3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_SELPH_DQ3_0_1 						   ral_reg_DRAMC_blk_SHURK_SELPH_DQ3_0_1					  - 	@4823
	  dly_DQM0									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[3:0]=4'hd (Mirror: 4'h1)
	  dly_DQM1									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[7:4]=4'hd (Mirror: 4'h1)
	  dly_DQM2									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[11:8]=4'h1
	  dly_DQM3									   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[15:12]=4'h1
	  dly_oen_DQM0								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[19:16]=4'h9 (Mirror: 4'h1)
	  dly_oen_DQM1								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[23:20]=4'h9 (Mirror: 4'h1)
	  dly_oen_DQM2								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[27:24]=4'h1
	  dly_oen_DQM3								   uvm_reg_field											  ...	 RW SHURK_SELPH_DQ3_0_1[31:28]=4'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_SELPH_DQ3+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0xd, SHURK_SELPH_DQ3_DLY_DQM0) |
			P_Fld(0xd, SHURK_SELPH_DQ3_DLY_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_DQM3) | P_Fld(0x9, SHURK_SELPH_DQ3_DLY_OEN_DQM0) |
			P_Fld(0x9, SHURK_SELPH_DQ3_DLY_OEN_DQM1) | P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM2) |
			P_Fld(0x1, SHURK_SELPH_DQ3_DLY_OEN_DQM3));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_0					  - 	@4834
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[10:0]=11'h026 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_0[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1, P_Fld(0x026, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_0					  - 	@4844
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[10:0]=11'h026 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_0[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2, P_Fld(0x026, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_0						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_0					  - 	@4882
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[10:0]=11'h026 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_0[26:16]=11'h021 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5, P_Fld(0x026, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x021, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL1_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL1_0_1					  - 	@4839
	  BOOT_ORIG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[10:0]=11'h021 (Mirror: 11'h000)
	  BOOT_ORIG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL1_0_1[26:16]=11'h022 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL1+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x021, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0) |
			P_Fld(0x022, SHURK_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL2_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL2_0_1					  - 	@4849
	  BOOT_TARG_UI_RK0_DQ0						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[10:0]=11'h021 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQ1						   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL2_0_1[26:16]=11'h022 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL2+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x021, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0) |
			P_Fld(0x022, SHURK_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQS2DQ_CAL5_0_1						   ral_reg_DRAMC_blk_SHURK_DQS2DQ_CAL5_0_1					  - 	@4887
	  BOOT_TARG_UI_RK0_DQM0 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[10:0]=11'h021 (Mirror: 11'h000)
	  BOOT_TARG_UI_RK0_DQM1 					   uvm_reg_field											  ...	 RW SHURK_DQS2DQ_CAL5_0_1[26:16]=11'h022 (Mirror: 11'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQS2DQ_CAL5+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x021, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0) |
			P_Fld(0x022, SHURK_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_0								   ral_reg_DRAMC_blk_SHURK_PI_0_0							  - 	@4892
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[5:0]=6'h21 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[13:8]=6'h26 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[21:16]=6'h21 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_0[29:24]=6'h26 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI, P_Fld(0x21, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x26, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x21, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x26, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_PI_0_1								   ral_reg_DRAMC_blk_SHURK_PI_0_1							  - 	@4899
	  RK0_ARPI_DQ_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[5:0]=6'h22 (Mirror: 6'h00)
	  RK0_ARPI_DQ_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[13:8]=6'h21 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B1							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[21:16]=6'h22 (Mirror: 6'h00)
	  RK0_ARPI_DQM_B0							   uvm_reg_field											  ...	 RW SHURK_PI_0_1[29:24]=6'h21 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_PI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x22, SHURK_PI_RK0_ARPI_DQ_B1) |
			P_Fld(0x21, SHURK_PI_RK0_ARPI_DQ_B0) | P_Fld(0x22, SHURK_PI_RK0_ARPI_DQM_B1) |
			P_Fld(0x21, SHURK_PI_RK0_ARPI_DQM_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_0					  - 	@7428
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_0[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0, P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_0					  - 	@7442
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[15:8]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[23:16]=8'h2c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_0[31:24]=8'h2c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1, P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x2c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_0					  - 	@7470
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[7:0]=8'h2c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3, P_Fld(0x2c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_0					  - 	@8831
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[15:8]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[23:16]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_0[31:24]=8'h3c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0, P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x3c, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_0					  - 	@8845
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[15:8]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[23:16]=8'h3c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_0[31:24]=8'h3c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1, P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x3c, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_0					  - 	@8873
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[7:0]=8'h3c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_0[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3, P_Fld(0x3c, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY0_0_1					  - 	@7435
	  TX_ARDQ0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[7:0]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[15:8]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[23:16]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY0_0_1[31:24]=8'h1c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ0_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ1_DLY_B0) | P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ2_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY0_TX_ARDQ3_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY1_0_1					  - 	@7449
	  TX_ARDQ4_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[7:0]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[15:8]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[23:16]=8'h1c (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY1_0_1[31:24]=8'h1c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ4_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ5_DLY_B0) | P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ6_DLY_B0) |
			P_Fld(0x1c, SHU_R0_B0_TXDLY1_TX_ARDQ7_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_TXDLY3_0_1					  - 	@7476
	  TX_ARDQM0_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[7:0]=8'h1c (Mirror: 8'h00)
	  TX_ARWCK_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B0							   uvm_reg_field											  ...	 RW SHU_R0_B0_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x1c, SHU_R0_B0_TXDLY3_TX_ARDQM0_DLY_B0) |
			P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0) | P_Fld(0x00, SHU_R0_B0_TXDLY3_TX_ARWCKB_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY0_0_1					  - 	@8838
	  TX_ARDQ0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[7:0]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ1_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[15:8]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ2_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[23:16]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ3_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY0_0_1[31:24]=8'h18 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x18, SHU_R0_B1_TXDLY0_TX_ARDQ0_DLY_B1) |
			P_Fld(0x18, SHU_R0_B1_TXDLY0_TX_ARDQ1_DLY_B1) | P_Fld(0x18, SHU_R0_B1_TXDLY0_TX_ARDQ2_DLY_B1) |
			P_Fld(0x18, SHU_R0_B1_TXDLY0_TX_ARDQ3_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY1_0_1					  - 	@8852
	  TX_ARDQ4_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[7:0]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ5_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[15:8]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ6_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[23:16]=8'h18 (Mirror: 8'h00)
	  TX_ARDQ7_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY1_0_1[31:24]=8'h18 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x18, SHU_R0_B1_TXDLY1_TX_ARDQ4_DLY_B1) |
			P_Fld(0x18, SHU_R0_B1_TXDLY1_TX_ARDQ5_DLY_B1) | P_Fld(0x18, SHU_R0_B1_TXDLY1_TX_ARDQ6_DLY_B1) |
			P_Fld(0x18, SHU_R0_B1_TXDLY1_TX_ARDQ7_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_TXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_TXDLY3_0_1					  - 	@8879
	  TX_ARDQM0_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[7:0]=8'h18 (Mirror: 8'h00)
	  TX_ARWCK_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[23:16]=8'h00
	  TX_ARWCKB_DLY_B1							   uvm_reg_field											  ...	 RW SHU_R0_B1_TXDLY3_0_1[31:24]=8'h00
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_TXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x18, SHU_R0_B1_TXDLY3_TX_ARDQM0_DLY_B1) |
			P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCK_DLY_B1) | P_Fld(0x00, SHU_R0_B1_TXDLY3_TX_ARWCKB_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_RANKCTL_0							   ral_reg_DRAMC_blk_SHU_TX_RANKCTL_0						  - 	@5345
	  TXRANKINCTL_TXDLY 						   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[3:0]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL								   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[7:4]=4'h1 (Mirror: 4'h0)
	  TXRANKINCTL_ROOT							   uvm_reg_field											  ...	 RW SHU_TX_RANKCTL_0[11:8]=4'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_RANKCTL, P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL_TXDLY) |
			P_Fld(0x1, SHU_TX_RANKCTL_TXRANKINCTL) | P_Fld(0x0, SHU_TX_RANKCTL_TXRANKINCTL_ROOT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ9_0							  - 	@7845
	  RG_ARPI_RESERVE_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ9_0[31:0]=32'h0c410eb3 (Mirror: 32'h0c430eb3)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B0_DQ9, 0x0c410eb3, SHU_B0_DQ9_RG_ARPI_RESERVE_B0);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ9_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ9_0							  - 	@9248
	  RG_ARPI_RESERVE_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ9_0[31:0]=32'hfa89b179 (Mirror: 32'hfa8bb179)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DDRPHY_REG_SHU_B1_DQ9, 0xfa89b179, SHU_B1_DQ9_RG_ARPI_RESERVE_B1);
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX data path setting Exit:
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_0					  - 	@4936
	  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_0[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK, P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_WR_MCK_0_1					  - 	@4941
	  WCK_WR_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_WR_MCK_0_1[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B0_MCK) |
			P_Fld(0x3, SHURK_WCK_WR_MCK_WCK_WR_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_0					  - 	@4946
	  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[3:0]=4'h5 (Mirror: 4'h1)
	  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_0[7:4]=4'h5 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if LP5_DDR4266_RDBI_WORKAROUND
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK, P_Fld(0x5, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x5, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	#else
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK, P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_RD_MCK_0_1					  - 	@4951
	  WCK_RD_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[3:0]=4'h5 (Mirror: 4'h1)
	  WCK_RD_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_RD_MCK_0_1[7:4]=4'h5 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if LP5_DDR4266_RDBI_WORKAROUND
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x5, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x5, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	#else
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B0_MCK) |
			P_Fld(0x4, SHURK_WCK_RD_MCK_WCK_RD_B1_MCK));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_MCK_0_0						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_0					  - 	@4956
	  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[3:0]=4'h2 (Mirror: 4'h1)
	  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_0[7:4]=4'h2 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK, P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_MCK_0_1						   ral_reg_DRAMC_blk_SHURK_WCK_FS_MCK_0_1					  - 	@4961
	  WCK_FS_B0_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[3:0]=4'h2 (Mirror: 4'h1)
	  WCK_FS_B1_MCK 							   uvm_reg_field											  ...	 RW SHURK_WCK_FS_MCK_0_1[7:4]=4'h2 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_MCK+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B0_MCK) |
			P_Fld(0x2, SHURK_WCK_FS_MCK_WCK_FS_B1_MCK));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_UI_0_0 						   ral_reg_DRAMC_blk_SHURK_WCK_WR_UI_0_0					  - 	@4966
	  WCK_WR_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_WR_UI_0_0[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_WR_UI_0_0[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_UI, P_Fld(0x3, SHURK_WCK_WR_UI_WCK_WR_B0_UI) |
			P_Fld(0x3, SHURK_WCK_WR_UI_WCK_WR_B1_UI));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_WR_UI_0_1 						   ral_reg_DRAMC_blk_SHURK_WCK_WR_UI_0_1					  - 	@4971
	  WCK_WR_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_WR_UI_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_WR_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_WR_UI_0_1[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_WR_UI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_WCK_WR_UI_WCK_WR_B0_UI) |
			P_Fld(0x3, SHURK_WCK_WR_UI_WCK_WR_B1_UI));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_UI_0_0 						   ral_reg_DRAMC_blk_SHURK_WCK_RD_UI_0_0					  - 	@4976
	  WCK_RD_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_RD_UI_0_0[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_RD_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_RD_UI_0_0[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if LP5_DDR4266_RDBI_WORKAROUND
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI, P_Fld(0x3, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0x3, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	#else
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI, P_Fld(0xb, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0xb, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_RD_UI_0_1 						   ral_reg_DRAMC_blk_SHURK_WCK_RD_UI_0_1					  - 	@4981
	  WCK_RD_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_RD_UI_0_1[3:0]=4'h3 (Mirror: 4'h1)
	  WCK_RD_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_RD_UI_0_1[7:4]=4'h3 (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	#if LP5_DDR4266_RDBI_WORKAROUND
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x3, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0x3, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	#else
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_RD_UI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0xb, SHURK_WCK_RD_UI_WCK_RD_B0_UI) |
			P_Fld(0xb, SHURK_WCK_RD_UI_WCK_RD_B1_UI));
	#endif
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_UI_0_0 						   ral_reg_DRAMC_blk_SHURK_WCK_FS_UI_0_0					  - 	@4986
	  WCK_FS_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_0[3:0]=4'hb (Mirror: 4'h1)
	  WCK_FS_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_0[7:4]=4'hb (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI, P_Fld(0xb, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0xb, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_WCK_FS_UI_0_1 						   ral_reg_DRAMC_blk_SHURK_WCK_FS_UI_0_1					  - 	@4991
	  WCK_FS_B0_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_1[3:0]=4'hb (Mirror: 4'h1)
	  WCK_FS_B1_UI								   uvm_reg_field											  ...	 RW SHURK_WCK_FS_UI_0_1[7:4]=4'hb (Mirror: 4'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_WCK_FS_UI+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0xb, SHURK_WCK_FS_UI_WCK_FS_B0_UI) |
			P_Fld(0xb, SHURK_WCK_FS_UI_WCK_FS_B1_UI));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX WCK auto-generation set Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA1_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA1_0						  - 	@5041
	  TXDLY_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_CKE 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_ODT 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RESET								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_CAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RAS 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_CS1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA1_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA1, P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CKE) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_ODT) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RESET) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_WE) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CAS) | P_Fld(0x0, SHU_SELPH_CA1_TXDLY_RAS) |
			P_Fld(0x0, SHU_SELPH_CA1_TXDLY_CS1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA2_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA2_0						  - 	@5052
	  TXDLY_BA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_BA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_CMD 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[20:16]=5'h01
	  TXDLY_CKE1								   uvm_reg_field											  ...	 RW SHU_SELPH_CA2_0[26:24]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA2, P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA0) |
			P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA1) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_BA2) |
			P_Fld(0x01, SHU_SELPH_CA2_TXDLY_CMD) | P_Fld(0x0, SHU_SELPH_CA2_TXDLY_CKE1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA3_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA3_0						  - 	@5060
	  TXDLY_RA0 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA1 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA2 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA3 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA4 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA5 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA6 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA7 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA3_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA3, P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA0) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA1) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA2) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA3) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA4) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA5) | P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA6) |
			P_Fld(0x0, SHU_SELPH_CA3_TXDLY_RA7));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA4_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA4_0						  - 	@5071
	  TXDLY_RA8 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[2:0]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA9 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[6:4]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA10								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[10:8]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA11								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[14:12]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA12								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[18:16]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA13								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[22:20]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA14								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[26:24]=3'h0 (Mirror: 3'h1)
	  TXDLY_RA15								   uvm_reg_field											  ...	 RW SHU_SELPH_CA4_0[30:28]=3'h0 (Mirror: 3'h1)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA4, P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA8) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA9) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA10) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA11) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA12) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA13) | P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA14) |
			P_Fld(0x0, SHU_SELPH_CA4_TXDLY_RA15));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SELPH_CA5_0 							   ral_reg_DRAMC_blk_SHU_SELPH_CA5_0						  - 	@5082
	  dly_CS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[2:0]=3'h1
	  dly_CKE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[6:4]=3'h1
	  dly_ODT									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[10:8]=3'h0 (Mirror: 3'h1)
	  dly_RESET 								   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[14:12]=3'h1
	  dly_WE									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[18:16]=3'h1
	  dly_CAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[22:20]=3'h1
	  dly_RAS									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[26:24]=3'h1
	  dly_CS1									   uvm_reg_field											  ...	 RW SHU_SELPH_CA5_0[30:28]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SELPH_CA5, P_Fld(0x1, SHU_SELPH_CA5_DLY_CS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CKE) | P_Fld(0x0, SHU_SELPH_CA5_DLY_ODT) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_RESET) | P_Fld(0x1, SHU_SELPH_CA5_DLY_WE) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CAS) | P_Fld(0x1, SHU_SELPH_CA5_DLY_RAS) |
			P_Fld(0x1, SHU_SELPH_CA5_DLY_CS1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, TX CA golden setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Enter:
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SREF_CTRL_0 							   ral_reg_DRAMC_blk_SHU_SREF_CTRL_0						  - 	@5018
	  CKEHCMD									   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[5:4]=2'h0 (Mirror: 2'h3)
	  SREF_CK_DLY								   uvm_reg_field											  ...	 RW SHU_SREF_CTRL_0[29:28]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_SREF_CTRL, P_Fld(0x0, SHU_SREF_CTRL_CKEHCMD) |
			P_Fld(0x0, SHU_SREF_CTRL_SREF_CK_DLY));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h67 (Mirror: 8'h00)
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x67, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x000, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_AC_TIME_05T_0							   ral_reg_DRAMC_blk_SHU_AC_TIME_05T_0						  - 	@5199
	  TRC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[0:0]=1'h1 (Mirror: 1'h0)
	  TRFCPB_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[1:1]=1'h0
	  TRFC_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[2:2]=1'h1 (Mirror: 1'h0)
	  TPBR2PBR_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[3:3]=1'h1 (Mirror: 1'h0)
	  TXP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[4:4]=1'h1 (Mirror: 1'h0)
	  TRTP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[5:5]=1'h0
	  TRCD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[6:6]=1'h1 (Mirror: 1'h0)
	  TRP_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[7:7]=1'h0
	  TRPAB_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[8:8]=1'h0
	  TRAS_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[9:9]=1'h0
	  TWR_M05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[10:10]=1'h1 (Mirror: 1'h0)
	  TRRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[12:12]=1'h1 (Mirror: 1'h0)
	  TFAW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[13:13]=1'h1 (Mirror: 1'h0)
	  TCKEPRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[14:14]=1'h0
	  TR2PD_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[15:15]=1'h0
	  TWTPD_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[16:16]=1'h0
	  TMRRI_05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[17:17]=1'h1 (Mirror: 1'h0)
	  TMRWCKEL_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[18:18]=1'h1 (Mirror: 1'h0)
	  BGTRRD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[19:19]=1'h0
	  BGTCCD_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[20:20]=1'h0
	  BGTWTR_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[21:21]=1'h0
	  TR2W_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[22:22]=1'h1 (Mirror: 1'h0)
	  TWTR_M05T 								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[23:23]=1'h0
	  XRTR2W_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[24:24]=1'h0
	  TMRD_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[25:25]=1'h1 (Mirror: 1'h0)
	  TMRW_05T									   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[26:26]=1'h0
	  TMRR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[27:27]=1'h1 (Mirror: 1'h0)
	  TW2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[28:28]=1'h1 (Mirror: 1'h0)
	  TR2MRW_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[29:29]=1'h0
	  TPBR2ACT_05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[30:30]=1'h1 (Mirror: 1'h0)
	  XRTW2R_M05T								   uvm_reg_field											  ...	 RW SHU_AC_TIME_05T_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(0x1, SHU_AC_TIME_05T_TRC_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRFCPB_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRFC_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TPBR2PBR_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TXP_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRTP_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TRCD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRP_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TRPAB_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TRAS_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TWR_M05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TRRD_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TFAW_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TCKEPRD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2PD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TWTPD_M05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRRI_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TMRWCKEL_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTRRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_BGTCCD_05T) | P_Fld(0x0, SHU_AC_TIME_05T_BGTWTR_M05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TR2W_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TWTR_M05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_XRTR2W_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRD_05T) |
			P_Fld(0x0, SHU_AC_TIME_05T_TMRW_05T) | P_Fld(0x1, SHU_AC_TIME_05T_TMRR2MRW_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TW2MRW_05T) | P_Fld(0x0, SHU_AC_TIME_05T_TR2MRW_05T) |
			P_Fld(0x1, SHU_AC_TIME_05T_TPBR2ACT_05T) | P_Fld(0x1, SHU_AC_TIME_05T_XRTW2R_M05T));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM_XRT_0 							   ral_reg_DRAMC_blk_SHU_ACTIM_XRT_0						  - 	@5192
	  XRTR2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[4:0]=5'h1b (Mirror: 5'h01)
	  XRTR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[13:8]=6'h27 (Mirror: 6'h01)
	  XRTW2R									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[19:16]=4'h8 (Mirror: 4'h1)
	  XRTW2W									   uvm_reg_field											  ...	 RW SHU_ACTIM_XRT_0[28:24]=5'h00 (Mirror: 5'h01)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(0x1b, SHU_ACTIM_XRT_XRTR2R) |
			P_Fld(0x27, SHU_ACTIM_XRT_XRTR2W) | P_Fld(0x8, SHU_ACTIM_XRT_XRTW2R) |
			P_Fld(0x00, SHU_ACTIM_XRT_XRTW2W));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM0_0								   ral_reg_DRAMC_blk_SHU_ACTIM0_0							  - 	@5138
	  TWTR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[3:0]=4'h6 (Mirror: 4'h1)
	  CKELCKCNT 								   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[6:4]=3'h2 (Mirror: 3'h0)
	  TWR										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[15:8]=8'hba (Mirror: 8'h06)
	  TRRD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[18:16]=3'h0
	  TRCD										   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[27:24]=4'ha (Mirror: 4'h2)
	  TWTR_L									   uvm_reg_field											  ...	 RW SHU_ACTIM0_0[31:28]=4'hf (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM0, P_Fld(0x6, SHU_ACTIM0_TWTR) |
			P_Fld(0x2, SHU_ACTIM0_CKELCKCNT) | P_Fld(0xba, SHU_ACTIM0_TWR) |
			P_Fld(0x0, SHU_ACTIM0_TRRD) | P_Fld(0xa, SHU_ACTIM0_TRCD) |
			P_Fld(0xf, SHU_ACTIM0_TWTR_L));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM1_0								   ral_reg_DRAMC_blk_SHU_ACTIM1_0							  - 	@5147
	  TRPAB 									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[3:0]=4'hd (Mirror: 4'ha)
	  TMRWCKEL									   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[7:4]=4'h1 (Mirror: 4'h8)
	  TRP										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[11:8]=4'h6 (Mirror: 4'h2)
	  TRAS										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[21:16]=6'h07 (Mirror: 6'h04)
	  TRC										   uvm_reg_field											  ...	 RW SHU_ACTIM1_0[28:24]=5'h13 (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM1, P_Fld(0xd, SHU_ACTIM1_TRPAB) |
			P_Fld(0x1, SHU_ACTIM1_TMRWCKEL) | P_Fld(0x6, SHU_ACTIM1_TRP) |
			P_Fld(0x07, SHU_ACTIM1_TRAS) | P_Fld(0x13, SHU_ACTIM1_TRC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM2_0								   ral_reg_DRAMC_blk_SHU_ACTIM2_0							  - 	@5155
	  TXP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[3:0]=4'ha (Mirror: 4'h0)
	  TMRRI 									   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[8:4]=5'h17 (Mirror: 5'h0e)
	  TRTP										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[14:12]=3'h3 (Mirror: 3'h0)
	  TR2W										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[21:16]=6'h33 (Mirror: 6'h00)
	  TFAW										   uvm_reg_field											  ...	 RW SHU_ACTIM2_0[28:24]=5'h1c (Mirror: 5'h05)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM2, P_Fld(0xa, SHU_ACTIM2_TXP) |
			P_Fld(0x17, SHU_ACTIM2_TMRRI) | P_Fld(0x3, SHU_ACTIM2_TRTP) |
			P_Fld(0x33, SHU_ACTIM2_TR2W) | P_Fld(0x1c, SHU_ACTIM2_TFAW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM3_0								   ral_reg_DRAMC_blk_SHU_ACTIM3_0							  - 	@5163
	  TRFCPB									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[7:0]=8'h2b (Mirror: 8'h00)
	  MANTMRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[11:8]=4'h4 (Mirror: 4'h0)
	  TR2MRR									   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[15:12]=4'h4 (Mirror: 4'h0)
	  TRFC										   uvm_reg_field											  ...	 RW SHU_ACTIM3_0[23:16]=8'h4c (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM3, P_Fld(0x2b, SHU_ACTIM3_TRFCPB) |
			P_Fld(0x4, SHU_ACTIM3_MANTMRR) | P_Fld(0x4, SHU_ACTIM3_TR2MRR) |
			P_Fld(0x4c, SHU_ACTIM3_TRFC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM4_0								   ral_reg_DRAMC_blk_SHU_ACTIM4_0							  - 	@5170
	  TXREFCNT									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[9:0]=10'h197 (Mirror: 10'h028)
	  TMRR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[15:10]=6'h0d (Mirror: 6'h00)
	  TMRR2W									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[21:16]=6'h1f (Mirror: 6'h00)
	  TZQCS 									   uvm_reg_field											  ...	 RW SHU_ACTIM4_0[31:24]=8'h12 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM4, P_Fld(0x197, SHU_ACTIM4_TXREFCNT) |
			P_Fld(0x0d, SHU_ACTIM4_TMRR2MRW) | P_Fld(0x1f, SHU_ACTIM4_TMRR2W) |
			P_Fld(0x12, SHU_ACTIM4_TZQCS));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM5_0								   ral_reg_DRAMC_blk_SHU_ACTIM5_0							  - 	@5177
	  TR2PD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[6:0]=7'h0a (Mirror: 7'h00)
	  TWTPD 									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[14:8]=7'h6a (Mirror: 7'h00)
	  TPBR2PBR									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[23:16]=8'h82 (Mirror: 8'h00)
	  TPBR2ACT									   uvm_reg_field											  ...	 RW SHU_ACTIM5_0[29:28]=2'h3 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM5, P_Fld(0x0a, SHU_ACTIM5_TR2PD) |
			P_Fld(0x6a, SHU_ACTIM5_TWTPD) | P_Fld(0x82, SHU_ACTIM5_TPBR2PBR) |
			P_Fld(0x3, SHU_ACTIM5_TPBR2ACT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM6_0								   ral_reg_DRAMC_blk_SHU_ACTIM6_0							  - 	@5184
	  TZQLAT2									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[4:0]=5'h04 (Mirror: 5'h1f)
	  TMRD										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[11:8]=4'h7 (Mirror: 4'h0)
	  TMRW										   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[15:12]=4'h4 (Mirror: 4'h0)
	  TW2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[25:20]=6'h30 (Mirror: 6'h00)
	  TR2MRW									   uvm_reg_field											  ...	 RW SHU_ACTIM6_0[31:26]=6'h1c (Mirror: 6'h13)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM6, P_Fld(0x04, SHU_ACTIM6_TZQLAT2) |
			P_Fld(0x7, SHU_ACTIM6_TMRD) | P_Fld(0x4, SHU_ACTIM6_TMRW) |
			P_Fld(0x30, SHU_ACTIM6_TW2MRW) | P_Fld(0x1c, SHU_ACTIM6_TR2MRW));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CKECTRL_0								   ral_reg_DRAMC_blk_SHU_CKECTRL_0							  - 	@5262
	  TPDE_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[0:0]=1'h1 (Mirror: 1'h0)
	  TPDX_05T									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[1:1]=1'h0
	  TPDE										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[14:12]=3'h4 (Mirror: 3'h1)
	  TPDX										   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[18:16]=3'h0 (Mirror: 3'h1)
	  TCKEPRD									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[22:20]=3'h5 (Mirror: 3'h2)
	  TCKESRX									   uvm_reg_field											  ...	 RW SHU_CKECTRL_0[25:24]=2'h1 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CKECTRL, P_Fld(0x1, SHU_CKECTRL_TPDE_05T) |
			P_Fld(0x0, SHU_CKECTRL_TPDX_05T) | P_Fld(0x4, SHU_CKECTRL_TPDE) |
			P_Fld(0x0, SHU_CKECTRL_TPDX) | P_Fld(0x5, SHU_CKECTRL_TCKEPRD) |
			P_Fld(0x1, SHU_CKECTRL_TCKESRX));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MISC_0									   ral_reg_DRAMC_blk_SHU_MISC_0 							  - 	@5365
	  REQQUE_MAXCNT 							   uvm_reg_field											  ...	 RW SHU_MISC_0[3:0]=4'h2
	  DCMDLYREF 								   uvm_reg_field											  ...	 RW SHU_MISC_0[18:16]=3'h1 (Mirror: 3'h4)
	  DAREFEN									   uvm_reg_field											  ...	 RW SHU_MISC_0[30:30]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MISC, P_Fld(0x2, SHU_MISC_REQQUE_MAXCNT) |
			P_Fld(0x1, SHU_MISC_DCMDLYREF) | P_Fld(0x0, SHU_MISC_DAREFEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_LP5_CMD_0								   ral_reg_DRAMC_blk_SHU_LP5_CMD_0							  - 	@5427
	  LP5_CMD1TO2EN 							   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[0:0]=1'h0
	  TCSH										   uvm_reg_field											  ...	 RW SHU_LP5_CMD_0[7:4]=4'hb (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_LP5_CMD, P_Fld(0x0, SHU_LP5_CMD_LP5_CMD1TO2EN) |
			P_Fld(0xb, SHU_LP5_CMD_TCSH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIM7_0								   ral_reg_DRAMC_blk_SHU_ACTIM7_0							  - 	@5436
	  TCSH_CSCAL								   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[3:0]=4'hb (Mirror: 4'h0)
	  TCACSH									   uvm_reg_field											  ...	 RW SHU_ACTIM7_0[7:4]=4'h2 (Mirror: 4'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIM7, P_Fld(0xb, SHU_ACTIM7_TCSH_CSCAL) |
			P_Fld(0x2, SHU_ACTIM7_TCACSH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_WCKCTRL_0								   ral_reg_DRAMC_blk_SHU_WCKCTRL_0							  - 	@5407
	  WCKRDOFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[5:0]=6'h18 (Mirror: 6'h00)
	  WCKRDOFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[7:7]=1'h1 (Mirror: 1'h0)
	  WCKWROFF									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[13:8]=6'h02 (Mirror: 6'h00)
	  WCKWROFF_05T								   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[15:15]=1'h1 (Mirror: 1'h0)
	  WCKDUAL									   uvm_reg_field											  ...	 RW SHU_WCKCTRL_0[16:16]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_WCKCTRL, P_Fld(0x18, SHU_WCKCTRL_WCKRDOFF) |
			P_Fld(0x1, SHU_WCKCTRL_WCKRDOFF_05T) | P_Fld(0x02, SHU_WCKCTRL_WCKWROFF) |
			P_Fld(0x1, SHU_WCKCTRL_WCKWROFF_05T) | P_Fld(0x0, SHU_WCKCTRL_WCKDUAL));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, AC timing Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Enter.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX cross-rank improve setting Exit.
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0157 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0157, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0157 (Mirror: 15'h0000)
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h0
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1 (Mirror: 1'h0)
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0157, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ5_0							  - 	@7728
	  RG_RX_ARDQ_VREF_SEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[23:20]=4'h2 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ5, P_Fld(0x0e, SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0) | P_Fld(0x00, SHU_B0_DQ5_RG_ARPI_FB_B0) |
			P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B0) |
			P_Fld(0x2, SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0) | P_Fld(0x0, SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ5_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ5_0							  - 	@9131
	  RG_RX_ARDQ_VREF_SEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[5:0]=6'h0e
	  RG_RX_ARDQ_VREF_BYPASS_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[6:6]=1'h0
	  RG_ARPI_FB_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[13:8]=6'h00
	  RG_RX_ARDQS0_DQSIEN_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[18:16]=3'h0
	  RG_RX_ARDQS_DQSIEN_RB_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[19:19]=1'h0
	  RG_RX_ARDQS0_DVS_DLY_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[23:20]=4'h2 (Mirror: 4'h0)
	  RG_RX_ARDQ_FIFO_DQSI_DLY_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ5_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ5, P_Fld(0x0e, SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1) | P_Fld(0x00, SHU_B1_DQ5_RG_ARPI_FB_B1) |
			P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQS_DQSIEN_RB_DLY_B1) |
			P_Fld(0x2, SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1) | P_Fld(0x0, SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_0					  - 	@7490
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0, P_Fld(0x53, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x53, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_0					  - 	@7504
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1, P_Fld(0x53, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x53, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_0					  - 	@7518
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2, P_Fld(0x53, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x53, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_0					  - 	@7532
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3, P_Fld(0x53, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x53, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_0					  - 	@7546
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_0[15:8]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4, P_Fld(0x53, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x53, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_0					  - 	@7556
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[8:0]=9'h00b (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_0[24:16]=9'h00b (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5, P_Fld(0x00b, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x00b, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY0_0_1					  - 	@7497
	  RX_ARDQ0_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY0_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B0_RXDLY0_RX_ARDQ0_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY0_RX_ARDQ0_F_DLY_B0) | P_Fld(0x52, SHU_R0_B0_RXDLY0_RX_ARDQ1_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY0_RX_ARDQ1_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY1_0_1					  - 	@7511
	  RX_ARDQ2_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY1_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B0_RXDLY1_RX_ARDQ2_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY1_RX_ARDQ2_F_DLY_B0) | P_Fld(0x52, SHU_R0_B0_RXDLY1_RX_ARDQ3_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY1_RX_ARDQ3_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY2_0_1					  - 	@7525
	  RX_ARDQ4_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY2_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B0_RXDLY2_RX_ARDQ4_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY2_RX_ARDQ4_F_DLY_B0) | P_Fld(0x52, SHU_R0_B0_RXDLY2_RX_ARDQ5_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY2_RX_ARDQ5_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY3_0_1					  - 	@7539
	  RX_ARDQ6_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B0 						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY3_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B0_RXDLY3_RX_ARDQ6_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY3_RX_ARDQ6_F_DLY_B0) | P_Fld(0x52, SHU_R0_B0_RXDLY3_RX_ARDQ7_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY3_RX_ARDQ7_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY4_0_1					  - 	@7551
	  RX_ARDQM0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY4_0_1[15:8]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B0_RXDLY4_RX_ARDQM0_R_DLY_B0) |
			P_Fld(0x52, SHU_R0_B0_RXDLY4_RX_ARDQM0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B0_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B0_RXDLY5_0_1					  - 	@7561
	  RX_ARDQS0_R_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[8:0]=9'h00a (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B0						   uvm_reg_field											  ...	 RW SHU_R0_B0_RXDLY5_0_1[24:16]=9'h00a (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B0_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x00a, SHU_R0_B0_RXDLY5_RX_ARDQS0_R_DLY_B0) |
			P_Fld(0x00a, SHU_R0_B0_RXDLY5_RX_ARDQS0_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_0					  - 	@8893
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0, P_Fld(0x53, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x53, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_0					  - 	@8907
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1, P_Fld(0x53, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x53, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_0					  - 	@8921
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2, P_Fld(0x53, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x53, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_0					  - 	@8935
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[15:8]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[23:16]=8'h53 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_0[31:24]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3, P_Fld(0x53, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x53, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_0					  - 	@8949
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[7:0]=8'h53 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_0[15:8]=8'h53 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4, P_Fld(0x53, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x53, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_0						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_0					  - 	@8959
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[8:0]=9'h00b (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_0[24:16]=9'h00b (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5, P_Fld(0x00b, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x00b, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY0_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY0_0_1					  - 	@8900
	  RX_ARDQ0_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ0_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ1_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ1_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY0_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY0+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B1_RXDLY0_RX_ARDQ0_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY0_RX_ARDQ0_F_DLY_B1) | P_Fld(0x52, SHU_R0_B1_RXDLY0_RX_ARDQ1_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY0_RX_ARDQ1_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY1_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY1_0_1					  - 	@8914
	  RX_ARDQ2_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ2_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ3_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ3_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY1_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY1+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B1_RXDLY1_RX_ARDQ2_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY1_RX_ARDQ2_F_DLY_B1) | P_Fld(0x52, SHU_R0_B1_RXDLY1_RX_ARDQ3_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY1_RX_ARDQ3_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY2_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY2_0_1					  - 	@8928
	  RX_ARDQ4_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ4_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ5_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ5_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY2_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY2+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B1_RXDLY2_RX_ARDQ4_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY2_RX_ARDQ4_F_DLY_B1) | P_Fld(0x52, SHU_R0_B1_RXDLY2_RX_ARDQ5_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY2_RX_ARDQ5_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY3_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY3_0_1					  - 	@8942
	  RX_ARDQ6_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ6_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[15:8]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ7_R_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[23:16]=8'h52 (Mirror: 8'h00)
	  RX_ARDQ7_F_DLY_B1 						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY3_0_1[31:24]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY3+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B1_RXDLY3_RX_ARDQ6_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY3_RX_ARDQ6_F_DLY_B1) | P_Fld(0x52, SHU_R0_B1_RXDLY3_RX_ARDQ7_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY3_RX_ARDQ7_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY4_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY4_0_1					  - 	@8954
	  RX_ARDQM0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[7:0]=8'h52 (Mirror: 8'h00)
	  RX_ARDQM0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY4_0_1[15:8]=8'h52 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY4+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x52, SHU_R0_B1_RXDLY4_RX_ARDQM0_R_DLY_B1) |
			P_Fld(0x52, SHU_R0_B1_RXDLY4_RX_ARDQM0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_R0_B1_RXDLY5_0_1						   ral_reg_DDRPHY_blk_SHU_R0_B1_RXDLY5_0_1					  - 	@8964
	  RX_ARDQS0_R_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[8:0]=9'h00a (Mirror: 9'h000)
	  RX_ARDQS0_F_DLY_B1						   uvm_reg_field											  ...	 RW SHU_R0_B1_RXDLY5_0_1[24:16]=9'h00a (Mirror: 9'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_R0_B1_RXDLY5+(1*DDRPHY_AO_RANK_OFFSET), P_Fld(0x00a, SHU_R0_B1_RXDLY5_RX_ARDQS0_R_DLY_B1) |
			P_Fld(0x00a, SHU_R0_B1_RXDLY5_RX_ARDQS0_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x0, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h0 (Mirror: 1'h1)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x0, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ9										   ral_reg_DDRPHY_blk_B0_DQ9								  - 	@7384
	  RG_RX_ARDQ_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B0				   uvm_reg_field											  ...	 RW B0_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B0				   uvm_reg_field											  ...	 RW B0_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B0				   uvm_reg_field											  ...	 RW B0_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B0					   uvm_reg_field											  ...	 RW B0_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ9, P_Fld(0x1, B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0) |
			P_Fld(0x1, B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0) |
			P_Fld(0x1, B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0) |
			P_Fld(0x00, B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0) | P_Fld(0x0, B0_DQ9_R_DMDQSIEN_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0) | P_Fld(0x0, B0_DQ9_R_DMRXDVS_VALID_LAT_B0) |
			P_Fld(0x0, B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ9										   ral_reg_DDRPHY_blk_B1_DQ9								  - 	@8787
	  RG_RX_ARDQ_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[0:0]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_STBEN_RESETB_B1				   uvm_reg_field											  ...	 RW B1_DQ9[4:4]=1'h1
	  RG_RX_ARDQS0_DQSIENMODE_B1				   uvm_reg_field											  ...	 RW B1_DQ9[5:5]=1'h0
	  R_DMRXDVS_R_F_DLY_RK_OPT_B1				   uvm_reg_field											  ...	 RW B1_DQ9[6:6]=1'h1
	  R_DMRXFIFO_STBENCMP_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ9[7:7]=1'h0
	  R_IN_GATE_EN_LOW_OPT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[15:8]=8'h00
	  R_DMDQSIEN_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[18:16]=3'h0
	  R_DMDQSIEN_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[22:20]=3'h0
	  R_DMRXDVS_VALID_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[26:24]=3'h0
	  R_DMRXDVS_RDSEL_LAT_B1					   uvm_reg_field											  ...	 RW B1_DQ9[30:28]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ9, P_Fld(0x1, B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1) |
			P_Fld(0x1, B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1) |
			P_Fld(0x1, B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1) |
			P_Fld(0x00, B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1) | P_Fld(0x0, B1_DQ9_R_DMDQSIEN_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1) | P_Fld(0x0, B1_DQ9_R_DMRXDVS_VALID_LAT_B1) |
			P_Fld(0x0, B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ4										   ral_reg_DDRPHY_blk_B0_DQ4								  - 	@7313
	  RG_RX_ARDQS_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[6:0]=7'h57 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[14:8]=7'h57 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[21:16]=6'h13 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B0					   uvm_reg_field											  ...	 RW B0_DQ4[29:24]=6'h13 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ4, P_Fld(0x57, B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0) |
			P_Fld(0x57, B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0) | P_Fld(0x13, B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0) |
			P_Fld(0x13, B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ4										   ral_reg_DDRPHY_blk_B1_DQ4								  - 	@8716
	  RG_RX_ARDQS_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[6:0]=7'h57 (Mirror: 7'h00)
	  RG_RX_ARDQS_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[14:8]=7'h57 (Mirror: 7'h00)
	  RG_RX_ARDQ_EYE_R_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[21:16]=6'h13 (Mirror: 6'h00)
	  RG_RX_ARDQ_EYE_F_DLY_B1					   uvm_reg_field											  ...	 RW B1_DQ4[29:24]=6'h13 (Mirror: 6'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ4, P_Fld(0x57, B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1) |
			P_Fld(0x57, B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1) | P_Fld(0x13, B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1) |
			P_Fld(0x13, B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B0_DQ5										   ral_reg_DDRPHY_blk_B0_DQ5								  - 	@7320
	  RG_RX_ARDQ_EYE_VREF_SEL_B0				   uvm_reg_field											  ...	 RW B0_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B0 				   uvm_reg_field											  ...	 RW B0_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B0 					   uvm_reg_field											  ...	 RW B0_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B0						   uvm_reg_field											  ...	 RW B0_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B0			   uvm_reg_field											  ...	 RW B0_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B0					   uvm_reg_field											  ...	 RW B0_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B0_DQ5, P_Fld(0x10, B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_VREF_EN_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0) |
			P_Fld(0x0, B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0) | P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_EN_B0) |
			P_Fld(0x1, B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0) | P_Fld(0x0, B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	B1_DQ5										   ral_reg_DDRPHY_blk_B1_DQ5								  - 	@8723
	  RG_RX_ARDQ_EYE_VREF_SEL_B1				   uvm_reg_field											  ...	 RW B1_DQ5[13:8]=6'h10
	  RG_RX_ARDQ_VREF_EN_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[16:16]=1'h1
	  RG_RX_ARDQ_EYE_VREF_EN_B1 				   uvm_reg_field											  ...	 RW B1_DQ5[17:17]=1'h1
	  RG_RX_ARDQ_EYE_SEL_B1 					   uvm_reg_field											  ...	 RW B1_DQ5[23:20]=4'h0
	  RG_RX_ARDQ_EYE_EN_B1						   uvm_reg_field											  ...	 RW B1_DQ5[24:24]=1'h1
	  RG_RX_ARDQ_EYE_STBEN_RESETB_B1			   uvm_reg_field											  ...	 RW B1_DQ5[25:25]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQS0_DVS_EN_B1					   uvm_reg_field											  ...	 RW B1_DQ5[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_B1_DQ5, P_Fld(0x10, B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_VREF_EN_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1) |
			P_Fld(0x0, B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1) | P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_EN_B1) |
			P_Fld(0x1, B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1) | P_Fld(0x0, B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, RX input delay line set EXIT
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_COMMON0_0								   ral_reg_DRAMC_blk_SHU_COMMON0_0							  - 	@5001
	  FREQDIV4									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[0:0]=1'h0
	  FDIV2 									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[1:1]=1'h0
	  FREQDIV8									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[2:2]=1'h1 (Mirror: 1'h0)
	  DM64BITEN 								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[4:4]=1'h0
	  DLE256EN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[5:5]=1'h1 (Mirror: 1'h0)
	  LP5BGEN									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[6:6]=1'h1 (Mirror: 1'h0)
	  LP5WCKON									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[7:7]=1'h1 (Mirror: 1'h0)
	  CL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[8:8]=1'h0
	  BL2										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[9:9]=1'h0
	  BL4										   uvm_reg_field											  ...	 RW SHU_COMMON0_0[10:10]=1'h1 (Mirror: 1'h0)
	  LP5BGOTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[11:11]=1'h0
	  BC4OTF									   uvm_reg_field											  ...	 RW SHU_COMMON0_0[12:12]=1'h1
	  LP5HEFF_MODE								   uvm_reg_field											  ...	 RW SHU_COMMON0_0[13:13]=1'h1 (Mirror: 1'h0)
	  SHU_COMMON0_RSV							   uvm_reg_field											  ...	 RW SHU_COMMON0_0[31:15]=17'h00000
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_COMMON0, P_Fld(0x0, SHU_COMMON0_FREQDIV4) |
			P_Fld(0x0, SHU_COMMON0_FDIV2) | P_Fld(0x1, SHU_COMMON0_FREQDIV8) |
			P_Fld(0x0, SHU_COMMON0_DM64BITEN) | P_Fld(0x1, SHU_COMMON0_DLE256EN) |
			P_Fld(0x1, SHU_COMMON0_LP5BGEN) | P_Fld(0x1, SHU_COMMON0_LP5WCKON) |
			P_Fld(0x0, SHU_COMMON0_CL2) | P_Fld(0x0, SHU_COMMON0_BL2) |
			P_Fld(0x1, SHU_COMMON0_BL4) | P_Fld(0x0, SHU_COMMON0_LP5BGOTF) |
			P_Fld(0x1, SHU_COMMON0_BC4OTF) | P_Fld(0x1, SHU_COMMON0_LP5HEFF_MODE) |
			P_Fld(0x00000, SHU_COMMON0_SHU_COMMON0_RSV));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ACTIMING_CONF_0 						   ral_reg_DRAMC_blk_SHU_ACTIMING_CONF_0					  - 	@5255
	  SCINTV									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[5:0]=6'h26 (Mirror: 6'h2a)
	  TRFCPBIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[8:8]=1'h0
	  REFBW_FR									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[25:16]=10'h000
	  TREFBWIG									   uvm_reg_field											  ...	 RW SHU_ACTIMING_CONF_0[31:31]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ACTIMING_CONF, P_Fld(0x26, SHU_ACTIMING_CONF_SCINTV) |
			P_Fld(0x0, SHU_ACTIMING_CONF_TRFCPBIG) | P_Fld(0x000, SHU_ACTIMING_CONF_REFBW_FR) |
			P_Fld(0x1, SHU_ACTIMING_CONF_TREFBWIG));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DCM_CTRL0_0 							   ral_reg_DRAMC_blk_SHU_DCM_CTRL0_0						  - 	@5027
	  DDRPHY_CLK_EN_OPT 						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[7:7]=1'h1
	  DPHY_CMDDCM_EXTCNT						   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[11:8]=4'h4
	  DDRPHY_CLK_DYN_GATING_SEL 				   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[15:12]=4'h5
	  CKE_EXTNONPD_CNT							   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[19:16]=4'h0
	  FASTWAKE2 								   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[29:29]=1'h1 (Mirror: 1'h0)
	  FASTWAKE									   uvm_reg_field											  ...	 RW SHU_DCM_CTRL0_0[31:31]=1'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DCM_CTRL0, P_Fld(0x1, SHU_DCM_CTRL0_DDRPHY_CLK_EN_OPT) |
			P_Fld(0x4, SHU_DCM_CTRL0_DPHY_CMDDCM_EXTCNT) | P_Fld(0x5, SHU_DCM_CTRL0_DDRPHY_CLK_DYN_GATING_SEL) |
			P_Fld(0x0, SHU_DCM_CTRL0_CKE_EXTNONPD_CNT) | P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE2) |
			P_Fld(0x1, SHU_DCM_CTRL0_FASTWAKE));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_CONF0_0 								   ral_reg_DRAMC_blk_SHU_CONF0_0							  - 	@5356
	  DMPGTIM									   uvm_reg_field											  ...	 RW SHU_CONF0_0[5:0]=6'h3f (Mirror: 6'h08)
	  ADVREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[6:6]=1'h0
	  ADVPREEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[7:7]=1'h1 (Mirror: 1'h0)
	  PBREFEN									   uvm_reg_field											  ...	 RW SHU_CONF0_0[8:8]=1'h1 (Mirror: 1'h0)
	  REFTHD									   uvm_reg_field											  ...	 RW SHU_CONF0_0[15:12]=4'h1 (Mirror: 4'h0)
	  REQQUE_DEPTH								   uvm_reg_field											  ...	 RW SHU_CONF0_0[19:16]=4'h8
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_CONF0, P_Fld(0x3f, SHU_CONF0_DMPGTIM) |
			P_Fld(0x0, SHU_CONF0_ADVREFEN) | P_Fld(0x1, SHU_CONF0_ADVPREEN) |
			P_Fld(0x1, SHU_CONF0_PBREFEN) | P_Fld(0x1, SHU_CONF0_REFTHD) |
			P_Fld(0x8, SHU_CONF0_REQQUE_DEPTH));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_MATYPE_0								   ral_reg_DRAMC_blk_SHU_MATYPE_0							  - 	@4996
	  MATYPE									   uvm_reg_field											  ...	 RW SHU_MATYPE_0[1:0]=2'h2 (Mirror: 2'h0)
	  NORMPOP_LEN								   uvm_reg_field											  ...	 RW SHU_MATYPE_0[6:4]=3'h1
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_MATYPE, P_Fld(0x2, SHU_MATYPE_MATYPE) |
			P_Fld(0x1, SHU_MATYPE_NORMPOP_LEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_SCHEDULER_0 							   ral_reg_DRAMC_blk_SHU_SCHEDULER_0						  - 	@5023
	  DUALSCHEN 								   uvm_reg_field											  ...	 RW SHU_SCHEDULER_0[2:2]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldAlign(DRAMC_REG_SHU_SCHEDULER, 0x1, SHU_SCHEDULER_DUALSCHEN);
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	TX_SET0 									   ral_reg_DRAMC_blk_TX_SET0								  - 	@3899
	  TXRANK									   uvm_reg_field											  ...	 RW TX_SET0[1:0]=2'h0
	  TXRANKFIX 								   uvm_reg_field											  ...	 RW TX_SET0[2:2]=1'h0
	  DDRPHY_COMB_CG_SEL						   uvm_reg_field											  ...	 RW TX_SET0[3:3]=1'h0
	  TX_DQM_DEFAULT							   uvm_reg_field											  ...	 RW TX_SET0[4:4]=1'h1
	  DQBUS_X32 								   uvm_reg_field											  ...	 RW TX_SET0[5:5]=1'h0
	  OE_DOWNGRADE								   uvm_reg_field											  ...	 RW TX_SET0[6:6]=1'h0
	  DQ16COM1									   uvm_reg_field											  ...	 RW TX_SET0[21:21]=1'h0
	  WPRE2T									   uvm_reg_field											  ...	 RW TX_SET0[22:22]=1'h1 (Mirror: 1'h0)
	  DRSCLR_EN 								   uvm_reg_field											  ...	 RW TX_SET0[24:24]=1'h0
	  DRSCLR_RK0_EN 							   uvm_reg_field											  ...	 RW TX_SET0[25:25]=1'h0
	  ARPI_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[26:26]=1'h0
	  TX_DLY_CAL_E2OPT							   uvm_reg_field											  ...	 RW TX_SET0[27:27]=1'h0
	  DQS_OE_OP1_DIS							   uvm_reg_field											  ...	 RW TX_SET0[28:28]=1'h0
	  DQS_OE_OP2_EN 							   uvm_reg_field											  ...	 RW TX_SET0[29:29]=1'h0
	  RK_SCINPUT_OPT							   uvm_reg_field											  ...	 RW TX_SET0[30:30]=1'h0
	  DRAMOEN									   uvm_reg_field											  ...	 RW TX_SET0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_TX_SET0, P_Fld(0x0, TX_SET0_TXRANK) |
			P_Fld(0x0, TX_SET0_TXRANKFIX) | P_Fld(0x0, TX_SET0_DDRPHY_COMB_CG_SEL) |
			P_Fld(0x1, TX_SET0_TX_DQM_DEFAULT) | P_Fld(0x0, TX_SET0_DQBUS_X32) |
			P_Fld(0x0, TX_SET0_OE_DOWNGRADE) | P_Fld(0x0, TX_SET0_DQ16COM1) |
			P_Fld(0x1, TX_SET0_WPRE2T) | P_Fld(0x0, TX_SET0_DRSCLR_EN) |
			P_Fld(0x0, TX_SET0_DRSCLR_RK0_EN) | P_Fld(0x0, TX_SET0_ARPI_CAL_E2OPT) |
			P_Fld(0x0, TX_SET0_TX_DLY_CAL_E2OPT) | P_Fld(0x0, TX_SET0_DQS_OE_OP1_DIS) |
			P_Fld(0x0, TX_SET0_DQS_OE_OP2_EN) | P_Fld(0x0, TX_SET0_RK_SCINPUT_OPT) |
			P_Fld(0x0, TX_SET0_DRAMOEN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2 (Mirror: 3'h0)
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h0
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1 (Mirror: 1'h0)
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1 (Mirror: 3'h0)
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x0, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL1_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL1_0					  - 	@12514
	  DLLFRZRFCOPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[1:0]=2'h0
	  DLLFRZWROPT								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[5:4]=2'h0
	  r_rstbcnt_latch_opt						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[10:8]=3'h0
	  STB_UPDMASK_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[11:11]=1'h1 (Mirror: 1'h0)
	  STB_UPDMASKCYC							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[15:12]=4'h9 (Mirror: 4'h0)
	  DQSINCTL_PRE_SEL							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL1_0[16:16]=1'h1 (Mirror: 1'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL1, P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZRFCOPT) |
			P_Fld(0x0, MISC_SHU_STBCAL1_DLLFRZWROPT) | P_Fld(0x0, MISC_SHU_STBCAL1_R_RSTBCNT_LATCH_OPT) |
			P_Fld(0x1, MISC_SHU_STBCAL1_STB_UPDMASK_EN) | P_Fld(0x9, MISC_SHU_STBCAL1_STB_UPDMASKCYC) |
			P_Fld(0x1, MISC_SHU_STBCAL1_DQSINCTL_PRE_SEL));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_STBCAL_0							   ral_reg_DDRPHY_blk_MISC_SHU_STBCAL_0 					  - 	@12499
	  DMSTBLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[3:0]=4'h2 (Mirror: 4'h0)
	  PICGLAT									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[6:4]=3'h1 (Mirror: 3'h0)
	  DQSG_MODE 								   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[8:8]=1'h1 (Mirror: 1'h0)
	  DQSIEN_PICG_MODE							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[9:9]=1'h1 (Mirror: 1'h0)
	  DQSIEN_DQSSTB_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[13:12]=2'h3 (Mirror: 2'h1)
	  DQSIEN_BURST_MODE 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[14:14]=1'h1
	  DQSIEN_SELPH_FRUN 						   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[15:15]=1'h0
	  STBCALEN									   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[16:16]=1'h1 (Mirror: 1'h0)
	  STB_SELPHCALEN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[17:17]=1'h1 (Mirror: 1'h0)
	  DQSIEN_4TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[20:20]=1'h0
	  DQSIEN_8TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[21:21]=1'h0
	  DQSIEN_16TO1_EN							   uvm_reg_field											  ...	 RW MISC_SHU_STBCAL_0[22:22]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_STBCAL, P_Fld(0x2, MISC_SHU_STBCAL_DMSTBLAT) |
			P_Fld(0x1, MISC_SHU_STBCAL_PICGLAT) | P_Fld(0x1, MISC_SHU_STBCAL_DQSG_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_PICG_MODE) | P_Fld(0x3, MISC_SHU_STBCAL_DQSIEN_DQSSTB_MODE) |
			P_Fld(0x1, MISC_SHU_STBCAL_DQSIEN_BURST_MODE) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_SELPH_FRUN) |
			P_Fld(0x1, MISC_SHU_STBCAL_STBCALEN) | P_Fld(0x1, MISC_SHU_STBCAL_STB_SELPHCALEN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_4TO1_EN) | P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_8TO1_EN) |
			P_Fld(0x0, MISC_SHU_STBCAL_DQSIEN_16TO1_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RODTENSTB_0						   ral_reg_DDRPHY_blk_MISC_SHU_RODTENSTB_0					  - 	@12562
	  RODTENSTB_TRACK_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[0:0]=1'h1 (Mirror: 1'h0)
	  RODTEN_P1_ENABLE							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[1:1]=1'h0
	  RODTENSTB_4BYTE_EN						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[2:2]=1'h0
	  RODTENSTB_TRACK_UDFLWCTRL 				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[3:3]=1'h1 (Mirror: 1'h0)
	  RODTENSTB_SELPH_MODE						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[4:4]=1'h1
	  RODTENSTB_SELPH_BY_BITTIME				   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[5:5]=1'h0
	  RODTENSTB__UI_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[11:8]=4'h4 (Mirror: 4'h0)
	  RODTENSTB_MCK_OFFSET						   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[15:12]=4'h0
	  RODTENSTB_EXT 							   uvm_reg_field											  ...	 RW MISC_SHU_RODTENSTB_0[31:16]=16'h0008 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RODTENSTB, P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_EN) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTEN_P1_ENABLE) | P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_4BYTE_EN) |
			P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL) | P_Fld(0x1, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_MODE) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_SELPH_BY_BITTIME) | P_Fld(0x4, MISC_SHU_RODTENSTB_RODTENSTB__UI_OFFSET) |
			P_Fld(0x0, MISC_SHU_RODTENSTB_RODTENSTB_MCK_OFFSET) | P_Fld(0x0008, MISC_SHU_RODTENSTB_RODTENSTB_EXT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_RX_SELPH_MODE_0					   ral_reg_DDRPHY_blk_MISC_SHU_RX_SELPH_MODE_0				  - 	@12751
	  DQSIEN_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[1:0]=2'h3 (Mirror: 2'h0)
	  RODT_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[5:4]=2'h2 (Mirror: 2'h0)
	  RANK_SELPH_SERMODE						   uvm_reg_field											  ...	 RW MISC_SHU_RX_SELPH_MODE_0[7:6]=2'h2 (Mirror: 2'h0)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_RX_SELPH_MODE, P_Fld(0x3, MISC_SHU_RX_SELPH_MODE_DQSIEN_SELPH_SERMODE) |
			P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_RODT_SELPH_SERMODE) | P_Fld(0x2, MISC_SHU_RX_SELPH_MODE_RANK_SELPH_SERMODE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DRAMC other fixed register Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1 (Mirror: 1'h0)
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1 (Mirror: 1'h0)
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h0
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1 (Mirror: 1'h0)
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h0e
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x0e, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DBI gen by frequency Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HWSET_MR2_0 							   ral_reg_DRAMC_blk_SHU_HWSET_MR2_0						  - 	@5122
	  HWSET_MR2_MRSMA							   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[12:0]=13'h0002
	  HWSET_MR2_OP								   uvm_reg_field											  ...	 RW SHU_HWSET_MR2_0[23:16]=8'h09 (Mirror: 8'h12)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HWSET_MR2, P_Fld(0x0002, SHU_HWSET_MR2_HWSET_MR2_MRSMA) |
			P_Fld(0x09, SHU_HWSET_MR2_HWSET_MR2_OP));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, DVFS_WLRL_setting Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_FREQ_RATIO_SET0_0						   ral_reg_DRAMC_blk_SHU_FREQ_RATIO_SET0_0					  - 	@5384
	  tDQSCK_JUMP_RATIO3						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[7:0]=8'h20 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO2						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[15:8]=8'h93 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO1						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[23:16]=8'h07 (Mirror: 8'h00)
	  tDQSCK_JUMP_RATIO0						   uvm_reg_field											  ...	 RW SHU_FREQ_RATIO_SET0_0[31:24]=8'h20 (Mirror: 8'h00)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_FREQ_RATIO_SET0, P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO3) |
			P_Fld(0x93, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO2) | P_Fld(0x07, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO1) |
			P_Fld(0x20, SHU_FREQ_RATIO_SET0_TDQSCK_JUMP_RATIO0));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, jump_ratio_setting_txrx_SHU_8_group Exit
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Enter
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	MISC_SHU_DVFSDLL_0							   ral_reg_DDRPHY_blk_MISC_SHU_DVFSDLL_0					  - 	@12523
	  r_bypass_1st_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[0:0]=1'h0
	  r_bypass_2nd_dll							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[1:1]=1'h0
	  r_dll_idle								   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[10:4]=7'h5a (Mirror: 7'h46)
	  r_2nd_dll_idle							   uvm_reg_field											  ...	 RW MISC_SHU_DVFSDLL_0[22:16]=7'h5a
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_MISC_SHU_DVFSDLL, P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_1ST_DLL) |
			P_Fld(0x0, MISC_SHU_DVFSDLL_R_BYPASS_2ND_DLL) | P_Fld(0x5a, MISC_SHU_DVFSDLL_R_DLL_IDLE) |
			P_Fld(0x5a, MISC_SHU_DVFSDLL_R_2ND_DLL_IDLE));
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, dvfs_config_shuffle_registers Exit
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST OFF!===---*/
		 broadcast_off();
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Enter
		mcDELAY_US(1);

		mcDELAY_US(1);

	/*TINFO=---===BROADCAST ON!===---*/
		 broadcast_on();
	//	  ========>SHUFFLE GROUP: 0, need_fifo: 0, sram_read_timing_option Exit
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSCR_0								   ral_reg_DRAMC_blk_SHU_DQSOSCR_0							  - 	@5338
	  DQSOSCRCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[7:0]=8'h0e (Mirror: 8'h00)
	  DQSOSC_ADV_SEL							   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[9:8]=2'h0
	  DQSOSC_DRS_ADV_SEL						   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[11:10]=2'h0
	  DQSOSC_DELTA								   uvm_reg_field											  ...	 RW SHU_DQSOSCR_0[31:16]=16'hffff
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSCR, P_Fld(0x0e, SHU_DQSOSCR_DQSOSCRCNT) |
			P_Fld(0x0, SHU_DQSOSCR_DQSOSC_ADV_SEL) | P_Fld(0x0, SHU_DQSOSCR_DQSOSC_DRS_ADV_SEL) |
			P_Fld(0xffff, SHU_DQSOSCR_DQSOSC_DELTA));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_DQSOSC_SET0_0							   ral_reg_DRAMC_blk_SHU_DQSOSC_SET0_0						  - 	@5332
	  DQSOSCENDIS								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[0:0]=1'h1
	  DQSOSC_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[13:4]=10'h009 (Mirror: 10'h00f)
	  DQSOSCENCNT								   uvm_reg_field											  ...	 RW SHU_DQSOSC_SET0_0[31:16]=16'h0002
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_DQSOSC_SET0, P_Fld(0x1, SHU_DQSOSC_SET0_DQSOSCENDIS) |
			P_Fld(0x009, SHU_DQSOSC_SET0_DQSOSC_PRDCNT) | P_Fld(0x0002, SHU_DQSOSC_SET0_DQSOSCENCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_0							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_0						  - 	@4906
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[15:0]=16'h01ca (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_0[31:16]=16'h01ca (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC, P_Fld(0x01ca, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x01ca, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_0_1							   ral_reg_DRAMC_blk_SHURK_DQSOSC_0_1						  - 	@4911
	  DQSOSC_BASE_RK0							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[15:0]=16'h0106 (Mirror: 16'h0000)
	  DQSOSC_BASE_RK0_B1						   uvm_reg_field											  ...	 RW SHURK_DQSOSC_0_1[31:16]=16'h0106 (Mirror: 16'h0000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x0106, SHURK_DQSOSC_DQSOSC_BASE_RK0) |
			P_Fld(0x0106, SHURK_DQSOSC_DQSOSC_BASE_RK0_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_0						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_0					  - 	@4916
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[11:0]=12'h007 (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_0[27:16]=12'h005 (Mirror: 12'h001)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD, P_Fld(0x007, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x005, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHURK_DQSOSC_THRD_0_1						   ral_reg_DRAMC_blk_SHURK_DQSOSC_THRD_0_1					  - 	@4921
	  DQSOSCTHRD_INC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[11:0]=12'h002 (Mirror: 12'h001)
	  DQSOSCTHRD_DEC							   uvm_reg_field											  ...	 RW SHURK_DQSOSC_THRD_0_1[27:16]=12'h001
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHURK_DQSOSC_THRD+(1*DRAMC_REG_AO_RANK_OFFSET), P_Fld(0x002, SHURK_DQSOSC_THRD_DQSOSCTHRD_INC) |
			P_Fld(0x001, SHURK_DQSOSC_THRD_DQSOSCTHRD_DEC));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_TX_SET0_0								   ral_reg_DRAMC_blk_SHU_TX_SET0_0							  - 	@5306
	  DQOE_CNT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[3:0]=4'h0
	  DQOE_OPT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[4:4]=1'h0
	  TXUPD_SEL 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[7:6]=2'h0
	  TXUPD_W2R_SEL 							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[10:8]=3'h2
	  WECC_EN									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[11:11]=1'h0
	  DBIWR 									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[12:12]=1'h1
	  WDATRGO									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[13:13]=1'h0
	  TWPSTEXT									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[14:14]=1'h0
	  WPST1P5T									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[15:15]=1'h1
	  TXOEN_AUTOSET_OFFSET						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[19:16]=4'h3
	  TWCKPST									   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[21:20]=2'h1
	  OE_EXT2UI 								   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[24:22]=3'h1
	  DQS2DQ_FILT_PITHRD						   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[30:25]=6'h23 (Mirror: 6'h0e)
	  TXOEN_AUTOSET_EN							   uvm_reg_field											  ...	 RW SHU_TX_SET0_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_TX_SET0, P_Fld(0x0, SHU_TX_SET0_DQOE_CNT) |
			P_Fld(0x0, SHU_TX_SET0_DQOE_OPT) | P_Fld(0x0, SHU_TX_SET0_TXUPD_SEL) |
			P_Fld(0x2, SHU_TX_SET0_TXUPD_W2R_SEL) | P_Fld(0x0, SHU_TX_SET0_WECC_EN) |
			P_Fld(0x1, SHU_TX_SET0_DBIWR) | P_Fld(0x0, SHU_TX_SET0_WDATRGO) |
			P_Fld(0x0, SHU_TX_SET0_TWPSTEXT) | P_Fld(0x1, SHU_TX_SET0_WPST1P5T) |
			P_Fld(0x3, SHU_TX_SET0_TXOEN_AUTOSET_OFFSET) | P_Fld(0x1, SHU_TX_SET0_TWCKPST) |
			P_Fld(0x1, SHU_TX_SET0_OE_EXT2UI) | P_Fld(0x23, SHU_TX_SET0_DQS2DQ_FILT_PITHRD) |
			P_Fld(0x0, SHU_TX_SET0_TXOEN_AUTOSET_EN));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_ZQ_SET0_0								   ral_reg_DRAMC_blk_SHU_ZQ_SET0_0							  - 	@5351
	  ZQCSCNT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[15:0]=16'h0005 (Mirror: 16'h0000)
	  TZQLAT									   uvm_reg_field											  ...	 RW SHU_ZQ_SET0_0[31:27]=5'h1b
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_ZQ_SET0, P_Fld(0x0005, SHU_ZQ_SET0_ZQCSCNT) |
			P_Fld(0x1b, SHU_ZQ_SET0_TZQLAT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_HMR4_DVFS_CTRL0_0						   ral_reg_DRAMC_blk_SHU_HMR4_DVFS_CTRL0_0					  - 	@5036
	  FSPCHG_PRDCNT 							   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[15:8]=8'h67
	  REFRCNT									   uvm_reg_field											  ...	 RW SHU_HMR4_DVFS_CTRL0_0[27:16]=12'h005 (Mirror: 12'h000)
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DRAMC_REG_SHU_HMR4_DVFS_CTRL0, P_Fld(0x67, SHU_HMR4_DVFS_CTRL0_FSPCHG_PRDCNT) |
			P_Fld(0x005, SHU_HMR4_DVFS_CTRL0_REFRCNT));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ8_0							  - 	@7828
	  R_DMRXDVS_UPD_FORCE_CYC_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[14:0]=15'h0157
	  R_DMRXDVS_UPD_FORCE_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMRANK_RXDLY_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[21:21]=1'h1
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[24:24]=1'h1
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0			   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0		   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ8, P_Fld(0x0157, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0) | P_Fld(0x1, SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0) |
			P_Fld(0x1, SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0) | P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0) |
			P_Fld(0x0, SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ8_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ8_0							  - 	@9231
	  R_DMRXDVS_UPD_FORCE_CYC_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[14:0]=15'h0157
	  R_DMRXDVS_UPD_FORCE_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[15:15]=1'h1 (Mirror: 1'h0)
	  R_DMRANK_RXDLY_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[19:19]=1'h0
	  R_RMRODTEN_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[20:20]=1'h0
	  R_RMRX_TOPHY_CG_IG_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[21:21]=1'h1
	  R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[22:22]=1'h0
	  R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[23:23]=1'h0
	  R_DMRXDLY_CG_IG_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[24:24]=1'h1
	  R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[26:26]=1'h0
	  R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[27:27]=1'h0
	  R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1			   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[28:28]=1'h0
	  R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1		   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[29:29]=1'h0
	  R_DMRANK_PIPE_CG_IG_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[30:30]=1'h0
	  R_DMRANK_CHG_PIPE_CG_IG_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ8_0[31:31]=1'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ8, P_Fld(0x0157, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1) | P_Fld(0x1, SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1) |
			P_Fld(0x1, SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1) | P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1) |
			P_Fld(0x0, SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ7_0							  - 	@7808
	  R_DMRANKRXDVS_B0							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[6:6]=1'h1
	  R_DMDQMDBI_SHU_B0 						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[7:7]=1'h1
	  R_DMRXDVS_DQM_FLAGSEL_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[11:8]=4'h8 (Mirror: 4'h0)
	  R_DMRXDVS_PBYTE_FLAG_OPT_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B0 							   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B0 				   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ7, P_Fld(0x0, SHU_B0_DQ7_R_DMRANKRXDVS_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMDQMDBI_SHU_B0) |
			P_Fld(0x8, SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRODTEN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0) |
			P_Fld(0x0, SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0) | P_Fld(0x0, SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0) | P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0) |
			P_Fld(0x1, SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0) | P_Fld(0x0, SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ7_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ7_0							  - 	@9211
	  R_DMRANKRXDVS_B1							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[3:0]=4'h0
	  R_DMDQMDBI_EYE_SHU_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[6:6]=1'h1
	  R_DMDQMDBI_SHU_B1 						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[7:7]=1'h1
	  R_DMRXDVS_DQM_FLAGSEL_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[11:8]=4'h8 (Mirror: 4'h0)
	  R_DMRXDVS_PBYTE_FLAG_OPT_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[12:12]=1'h0
	  R_DMRXDVS_PBYTE_DQM_EN_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[13:13]=1'h0
	  R_DMRXTRACK_DQM_EN_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[14:14]=1'h0
	  R_DMRODTEN_B1 							   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[15:15]=1'h1
	  R_DMARPI_CG_FB2DLL_DCM_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[16:16]=1'h0
	  R_DMTX_ARPI_CG_DQ_NEW_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[17:17]=1'h0
	  R_DMTX_ARPI_CG_DQS_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[18:18]=1'h0
	  R_DMTX_ARPI_CG_DQM_NEW_B1 				   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[19:19]=1'h0
	  R_LP4Y_SDN_MODE_DQS1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[20:20]=1'h0
	  R_DMRXRANK_DQ_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[24:24]=1'h1
	  R_DMRXRANK_DQ_LAT_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[27:25]=3'h1
	  R_DMRXRANK_DQS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[28:28]=1'h1
	  R_DMRXRANK_DQS_LAT_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ7_0[31:29]=3'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ7, P_Fld(0x0, SHU_B1_DQ7_R_DMRANKRXDVS_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMDQMDBI_SHU_B1) |
			P_Fld(0x8, SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRODTEN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1) |
			P_Fld(0x0, SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1) | P_Fld(0x0, SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1) | P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1) |
			P_Fld(0x1, SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1) | P_Fld(0x0, SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B0_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B0_DQ11_0 						  - 	@7794
	  RG_RX_ARDQ_RANK_SEL_SER_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[0:0]=1'h0
	  RG_RX_ARDQ_RANK_SEL_LAT_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[1:1]=1'h0
	  RG_RX_ARDQ_OFFSETC_LAT_EN_B0				   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[2:2]=1'h0
	  RG_RX_ARDQ_OFFSETC_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[3:3]=1'h0
	  RG_RX_ARDQ_OFFSETC_BIAS_EN_B0 			   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[4:4]=1'h0
	  RG_RX_ARDQ_FRATE_EN_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[5:5]=1'h0
	  RG_RX_ARDQ_CDR_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[6:6]=1'h0
	  RG_RX_ARDQ_DVS_EN_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQ_DVS_DLY_B0 					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[11:8]=4'h0
	  RG_RX_ARDQ_DES_MODE_B0					   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[17:16]=2'h3
	  RG_RX_ARDQ_BW_SEL_B0						   uvm_reg_field											  ...	 RW SHU_B0_DQ11_0[19:18]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B0_DQ11, P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B0) |
			P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_FRATE_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_CDR_EN_B0) |
			P_Fld(0x1, SHU_B0_DQ11_RG_RX_ARDQ_DVS_EN_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_DVS_DLY_B0) |
			P_Fld(0x3, SHU_B0_DQ11_RG_RX_ARDQ_DES_MODE_B0) | P_Fld(0x0, SHU_B0_DQ11_RG_RX_ARDQ_BW_SEL_B0));
	/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	Name										   Type 													  Size	Value
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	SHU_B1_DQ11_0								   ral_reg_DDRPHY_blk_SHU_B1_DQ11_0 						  - 	@9197
	  RG_RX_ARDQ_RANK_SEL_SER_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[0:0]=1'h0
	  RG_RX_ARDQ_RANK_SEL_LAT_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[1:1]=1'h0
	  RG_RX_ARDQ_OFFSETC_LAT_EN_B1				   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[2:2]=1'h0
	  RG_RX_ARDQ_OFFSETC_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[3:3]=1'h0
	  RG_RX_ARDQ_OFFSETC_BIAS_EN_B1 			   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[4:4]=1'h0
	  RG_RX_ARDQ_FRATE_EN_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[5:5]=1'h0
	  RG_RX_ARDQ_CDR_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[6:6]=1'h0
	  RG_RX_ARDQ_DVS_EN_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[7:7]=1'h1 (Mirror: 1'h0)
	  RG_RX_ARDQ_DVS_DLY_B1 					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[11:8]=4'h0
	  RG_RX_ARDQ_DES_MODE_B1					   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[17:16]=2'h3
	  RG_RX_ARDQ_BW_SEL_B1						   uvm_reg_field											  ...	 RW SHU_B1_DQ11_0[19:18]=2'h0
	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	*/
	vIO32WriteFldMulti(DDRPHY_REG_SHU_B1_DQ11, P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_SER_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_LAT_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_OFFSETC_BIAS_EN_B1) |
			P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_FRATE_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_CDR_EN_B1) |
			P_Fld(0x1, SHU_B1_DQ11_RG_RX_ARDQ_DVS_EN_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_DVS_DLY_B1) |
			P_Fld(0x3, SHU_B1_DQ11_RG_RX_ARDQ_DES_MODE_B1) | P_Fld(0x0, SHU_B1_DQ11_RG_RX_ARDQ_BW_SEL_B1));
	//	  Exit body
}
#endif


