Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 22:36:32 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_animation_control_sets_placed.rpt
| Design       : led_animation
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |           89 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             278 |           72 |
| Yes          | No                    | No                     |             848 |          229 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |       Enable Signal      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  display_driver/clk_div/divided_clock_reg_0 |                          | display_driver/sseg_anodes[7]_i_1_n_0                   |                1 |              4 |         4.00 |
|  display_driver/clk_div/divided_clock_reg_0 |                          | display_driver/display_number_reg[2]                    |                2 |              4 |         2.00 |
|  display_driver/clk_div/divided_clock_reg_0 |                          |                                                         |                9 |             11 |         1.22 |
|  clk_IBUF_BUFG                              |                          | display_driver/clk_div/divided_clock0_carry__0_n_1      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                              |                          |                                                         |                8 |             19 |         2.38 |
|  clk_led_OBUF_BUFG                          |                          | tail[31]_i_1_n_0                                        |                9 |             32 |         3.56 |
|  clk_led_OBUF_BUFG                          | old_length[0]_i_1_n_0    |                                                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              |                          | freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              |                          | len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              |                          | len_up_debounce/btn_clock_cycles_counter[0]_i_1__3_n_0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              |                          | dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              |                          | freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              | length[0]_i_1_n_0        |                                                         |                8 |             32 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[18][0]         |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[5][0]          |                                                         |                8 |             36 |         4.50 |
|  clk_led_OBUF_BUFG                          | snake_reg[6][0]          |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[11][0]         |                                                         |               13 |             36 |         2.77 |
|  clk_led_OBUF_BUFG                          | snake_reg[2][0]          |                                                         |               11 |             36 |         3.27 |
|  clk_led_OBUF_BUFG                          | snake_reg[9][0]          |                                                         |               10 |             36 |         3.60 |
|  clk_led_OBUF_BUFG                          | snake_reg[19][0]         |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[1][0]          |                                                         |               11 |             36 |         3.27 |
|  clk_led_OBUF_BUFG                          | snake_reg[12][0]         |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[16][0]         |                                                         |                7 |             36 |         5.14 |
|  clk_led_OBUF_BUFG                          | snake_reg[15][0]         |                                                         |               10 |             36 |         3.60 |
|  clk_led_OBUF_BUFG                          | snake_reg[14][0]         |                                                         |               13 |             36 |         2.77 |
|  clk_led_OBUF_BUFG                          | snake_reg[7][0]          |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[0][0]          |                                                         |               11 |             36 |         3.27 |
|  clk_led_OBUF_BUFG                          | snake_reg[10][0]         |                                                         |               13 |             36 |         2.77 |
|  clk_led_OBUF_BUFG                          | snake_reg[3][0]          |                                                         |               10 |             36 |         3.60 |
|  clk_led_OBUF_BUFG                          | snake_reg[8][0]          |                                                         |               10 |             36 |         3.60 |
|  clk_led_OBUF_BUFG                          | snake_reg[13][0]         |                                                         |               11 |             36 |         3.27 |
|  clk_led_OBUF_BUFG                          | snake_reg[17][0]         |                                                         |                9 |             36 |         4.00 |
|  clk_led_OBUF_BUFG                          | snake_reg[4][0]          |                                                         |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG                              |                          | clk_div/clear                                           |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG                              | clock_period[63]_i_1_n_0 |                                                         |               13 |             64 |         4.92 |
|  clk_led_OBUF_BUFG                          |                          |                                                         |               72 |            131 |         1.82 |
+---------------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+


