verilog work "half_addr.v"
verilog work "full_addr.v"
verilog work "adder_struct.v"
verilog work "wrapper.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
