Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.JumpDes_MUX
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
