/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_4z[11] : celloutsig_0_5z;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_7z : celloutsig_0_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z | celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z | celloutsig_1_11z);
  reg [4:0] _05_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 5'h00;
    else _05_ <= { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign out_data[4:0] = _05_;
  assign celloutsig_0_7z = { in_data[67:61], celloutsig_0_5z } > { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_11z = in_data[160:157] > celloutsig_1_4z[27:24];
  assign celloutsig_1_18z = ! celloutsig_1_5z[10:7];
  assign celloutsig_0_5z = celloutsig_0_4z[13] & ~(celloutsig_0_4z[13]);
  assign celloutsig_1_3z = in_data[137] & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_1z & ~(celloutsig_1_3z);
  assign celloutsig_1_0z = in_data[133:115] * in_data[117:99];
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] != in_data[60:57];
  assign celloutsig_0_4z = { in_data[68:60], celloutsig_0_3z, celloutsig_0_0z } | { celloutsig_0_0z[5:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = ~^ { in_data[48:46], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:44] >> in_data[84:79];
  assign celloutsig_1_4z = { in_data[152:146], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[157:129];
  assign celloutsig_1_5z = celloutsig_1_0z[18:7] - in_data[179:168];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[5] & celloutsig_1_0z[14]) | celloutsig_1_0z[16]);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
