--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
SensorMP_stub.twr -v 30 -l 30 SensorMP_stub_routed.ncd SensorMP_stub.pcf

Design file:              SensorMP_stub_routed.ncd
Physical constraint file: SensorMP_stub.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.928ns.
--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU3      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU2      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU1      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU0      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL3      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL2      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL1      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL0      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.923ns (1.239ns logic, 4.684ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL3      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU2      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL0      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU3      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU1      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL1      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU0      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.818 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL2      net (fanout=39)       3.007   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        5.789ns (1.239ns logic, 4.550ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  19.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU3      net (fanout=39)       2.719   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.635ns (1.239ns logic, 4.396ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  19.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL3      net (fanout=39)       2.719   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.635ns (1.239ns logic, 4.396ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  19.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU3      net (fanout=39)       2.719   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.501ns (1.239ns logic, 4.262ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  19.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL3      net (fanout=39)       2.719   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.501ns (1.239ns logic, 4.262ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL2      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL0      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL1      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU1      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU2      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y12.C5        net (fanout=5)        0.786   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU0      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.434ns (1.239ns logic, 4.195ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  19.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL2      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.300ns (1.239ns logic, 4.061ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU2      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.300ns (1.239ns logic, 4.061ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU0      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.300ns (1.239ns logic, 4.061ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.814 - 0.824)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y21.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y12.C6        net (fanout=4)        0.652   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y12.C         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y16.D4        net (fanout=4)        0.891   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y16.D         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU1      net (fanout=39)       2.518   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.300ns (1.239ns logic, 4.061ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X1Y4.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X1Y7.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X1Y7.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X1Y6.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X1Y5.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X32Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X32Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X30Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X30Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.464ns.
--------------------------------------------------------------------------------
Slack:                  18.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU3      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.082ns (1.304ns logic, 4.778ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  18.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU2      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.082ns (1.304ns logic, 4.778ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  18.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL2      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.082ns (1.304ns logic, 4.778ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  18.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL3      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.082ns (1.304ns logic, 4.778ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  18.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL1      net (fanout=40)       3.372   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.059ns (1.304ns logic, 4.755ns route)
                                                         (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  18.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU1      net (fanout=40)       3.372   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        6.059ns (1.304ns logic, 4.755ns route)
                                                         (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  18.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU0      net (fanout=40)       3.171   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.858ns (1.304ns logic, 4.554ns route)
                                                         (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  18.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL0      net (fanout=40)       3.171   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.858ns (1.304ns logic, 4.554ns route)
                                                         (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  19.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL2      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (1.304ns logic, 4.261ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU3      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (1.304ns logic, 4.261ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL3      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (1.304ns logic, 4.261ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU2      net (fanout=40)       3.395   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (1.304ns logic, 4.261ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  19.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU1      net (fanout=40)       3.372   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.542ns (1.304ns logic, 4.238ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  19.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL1      net (fanout=40)       3.372   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.542ns (1.304ns logic, 4.238ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  19.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAL0      net (fanout=40)       3.171   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.341ns (1.304ns logic, 4.037ns route)
                                                         (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  19.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.406 - 1.521)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.BQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X29Y7.C6         net (fanout=5)        0.161   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X0Y2.WEAU0      net (fanout=40)       3.171   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X0Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        5.341ns (1.304ns logic, 4.037ns route)
                                                         (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL0      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU2      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU1      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU0      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL3      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL2      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU3      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  19.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.811 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL1      net (fanout=40)       2.457   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        5.144ns (1.304ns logic, 3.840ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAL2      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAU2      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAU3      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAU0      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAL3      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.816 - 0.837)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y7.AQ         Tcko                  0.524   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X29Y7.C1         net (fanout=4)        0.678   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X29Y7.C          Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X28Y7.D2         net (fanout=4)        0.705   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X28Y7.D          Tilo                  0.124   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y2.WEAU1      net (fanout=40)       1.969   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y2.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.656ns (1.304ns logic, 3.352ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X1Y1.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X1Y1.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X1Y2.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X1Y2.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X1Y3.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X1Y3.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X0Y2.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X0Y2.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X30Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X30Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X32Y11.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X32Y11.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X30Y9.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X30Y9.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X30Y9.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X25Y7.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X25Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X25Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X25Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X25Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X25Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.251ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 205.860ns (max period limit - period)
  Period: 7.500ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_periph_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.678ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y6.D6       net (fanout=2)        0.302   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y6.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X16Y6.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X16Y6.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.899ns logic, 0.689ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Delay:                  1.678ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y6.D6       net (fanout=2)        0.302   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y6.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X16Y6.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X16Y6.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.899ns logic, 0.689ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Delay:                  1.678ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y6.D6       net (fanout=2)        0.302   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y6.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X16Y6.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X16Y6.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.899ns logic, 0.689ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Delay:                  1.196ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.AQ       Tcko                  0.518   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X16Y6.BX       net (fanout=1)        0.568   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X16Y6.CLK      Tdick                 0.045   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.563ns logic, 0.568ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay:                  1.130ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.BQ       Tcko                  0.518   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X16Y6.CX       net (fanout=1)        0.519   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X16Y6.CLK      Tdick                 0.028   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_ipc_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.125ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.787 - 0.838)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X12Y1.A1       net (fanout=2)        1.609   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X12Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X8Y1.SR        net (fanout=1)        0.501   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X8Y1.CLK       Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.899ns logic, 2.110ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  3.125ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.787 - 0.838)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X12Y1.A1       net (fanout=2)        1.609   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X12Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X8Y1.SR        net (fanout=1)        0.501   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X8Y1.CLK       Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.899ns logic, 2.110ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  3.125ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.787 - 0.838)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X12Y1.A1       net (fanout=2)        1.609   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X12Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X8Y1.SR        net (fanout=1)        0.501   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X8Y1.CLK       Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.899ns logic, 2.110ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  1.130ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y1.CQ        Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X8Y1.DX        net (fanout=1)        0.519   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X8Y1.CLK       Tdick                 0.028   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Delay:                  0.990ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y1.BQ        Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X8Y1.CX        net (fanout=1)        0.379   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X8Y1.CLK       Tdick                 0.028   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.546ns logic, 0.379ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.665ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/debug_module_0_MBDEBUG_0_Dbg_Update rising
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.AQ      Tcko                  0.456   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
                                                       SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X28Y21.D3      net (fanout=1)        1.129   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
    SLICE_X28Y21.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.501ns logic, 1.129ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay:                  1.625ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.158 - 0.190)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y14.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_MB_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset
    SLICE_X28Y21.D1      net (fanout=1)        1.027   SensorMP_i/microblaze_0_MB_Reset
    SLICE_X28Y21.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.501ns logic, 1.027ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay:                  1.532ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y27.AQ      Tcko                  0.518   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    SLICE_X28Y21.D5      net (fanout=2)        0.849   SensorMP_i/lmb_v10_1_LMB_Rst
    SLICE_X28Y21.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.563ns logic, 0.849ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_1_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.444ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.764 - 0.835)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X28Y27.SR      net (fanout=4)        1.328   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X28Y27.CLK     Tsrck                 0.524   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.980ns logic, 1.328ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_0_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.801ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I (FF)
  Data Path Delay:      2.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.848 - 0.835)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X36Y34.SR      net (fanout=4)        1.864   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X36Y34.CLK     Tsrck                 0.429   SensorMP_i/lmb_v10_0_LMB_Rst
                                                       SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.885ns logic, 1.864ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP 
"tnm_clk_125MHz" 7.5 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.944ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP "tnm_clk_125MHz" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X1Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y13.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y13.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y1.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y1.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y4.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y4.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y2.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y2.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y7.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y7.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Location pin: RAMB36_X1Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Location pin: RAMB36_X1Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD    
     TIMEGRP         
"SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_0 * 1.33333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 546197 paths analyzed, 20164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.496ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (1.538 - 1.676)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_exist
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE
    SLICE_X4Y41.D4       net (fanout=10)       1.425   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_exist
    SLICE_X4Y41.DMUX     Tilo                  0.380   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.M_AXI_WVALID_I1
    SLICE_X5Y33.B4       net (fanout=17)       0.896   SensorMP_i/microblaze_0_axi_ipc_S_WLAST
    SLICE_X5Y33.DMUX     Topbd                 0.979   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       SensorMP_i/microblaze_0_axi_ipc_S_WLAST_rt.1
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X5Y63.C2       net (fanout=53)       1.988   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X5Y63.C        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.rd_cmd_split
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>131
    SLICE_X4Y60.B1       net (fanout=8)        1.002   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>13
    SLICE_X4Y60.CLK      Tas                   0.043   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>11
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.982ns logic, 5.311ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (1.408 - 1.522)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y44.AQ            Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X26Y30.A4            net (fanout=40)       1.455   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X26Y30.AMUX          Tilo                  0.352   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o111
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o112
    SLICE_X21Y13.A3            net (fanout=1)        1.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o11
    SLICE_X21Y13.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X18Y11.D2            net (fanout=13)       1.165   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X18Y11.D             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next121
    RAMB36_X0Y2.ADDRBWRADDRU12 net (fanout=8)        1.447   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
    RAMB36_X0Y2.CLKBWRCLKU     Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    -------------------------------------------------------  ---------------------------
    Total                                            7.287ns (1.684ns logic, 5.603ns route)
                                                             (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (1.408 - 1.522)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y44.AQ            Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28
    SLICE_X26Y30.A4            net (fanout=40)       1.455   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]
    SLICE_X26Y30.AMUX          Tilo                  0.352   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o111
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o112
    SLICE_X21Y13.A3            net (fanout=1)        1.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_fsl_get_no_i[3]_FSL_S_Control[15]_Mux_36_o11
    SLICE_X21Y13.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X18Y11.D2            net (fanout=13)       1.165   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X18Y11.D             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next121
    RAMB36_X0Y2.ADDRBWRADDRL12 net (fanout=8)        1.447   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
    RAMB36_X0Y2.CLKBWRCLKL     Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    -------------------------------------------------------  ---------------------------
    Total                                            7.287ns (1.684ns logic, 5.603ns route)
                                                             (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.222ns (Levels of Logic = 5)
  Clock Path Skew:      -0.163ns (1.499 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.AMUX    Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid
    SLICE_X26Y45.A2      net (fanout=13)       1.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid
    SLICE_X26Y45.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr1
    SLICE_X37Y48.A5      net (fanout=18)       1.217   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X37Y48.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_ex_msrclr_i11
    SLICE_X29Y45.B3      net (fanout=5)        1.177   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSRCLR
    SLICE_X29Y45.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_SW_BIP1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_SW_BIP11
    SLICE_X28Y49.B3      net (fanout=1)        1.079   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_SW_BIP1
    SLICE_X28Y49.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_MSR[28]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_SW_BIP12
    SLICE_X33Y44.C3      net (fanout=2)        1.048   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_SW_BIP_mmx_out
    SLICE_X33Y44.CLK     Tas                   0.093   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[28]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1171
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I
    -------------------------------------------------  ---------------------------
    Total                                      7.222ns (1.183ns logic, 6.039ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.203ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.358 - 1.526)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed
    SLICE_X21Y47.A4      net (fanout=12)       1.295   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed
    SLICE_X21Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_req_granted_i1
    SLICE_X21Y47.B5      net (fanout=26)       0.301   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req_done
    SLICE_X21Y47.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N11
    SLICE_X30Y49.D4      net (fanout=3)        1.167   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N1
    SLICE_X30Y49.COUT    Topcyd                0.500   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I
    SLICE_X30Y50.CIN     net (fanout=1)        0.001   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii
    SLICE_X30Y50.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I
    SLICE_X30Y51.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N
    SLICE_X30Y51.COUT    Tbyp                  0.117   SensorMP_i/bram_cntlr_data_portb_BRAM_EN
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y52.CIN     net (fanout=154)      0.000   SensorMP_i/microblaze_0/Trace_EX_PipeRun
    SLICE_X30Y52.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[7]
    SLICE_X30Y53.CMUX    Tcinc                 0.438   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X25Y51.C6      net (fanout=206)      1.145   SensorMP_i/microblaze_0/Trace_OF_PipeRun
    SLICE_X25Y51.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable171
    SLICE_X24Y49.C1      net (fanout=5)        1.070   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable17
    SLICE_X24Y49.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0_rstpot
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (2.224ns logic, 4.979ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.201ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (1.358 - 1.522)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst
    SLICE_X17Y45.B2      net (fanout=46)       1.007   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid
    SLICE_X17Y45.BMUX    Tilo                  0.360   SensorMP_i/microblaze_0_axi_ipc_S_ARADDR[29]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I1
    SLICE_X18Y46.B5      net (fanout=77)       0.558   SensorMP_i/microblaze_0_axi_ipc_S_RVALID
    SLICE_X18Y46.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X30Y50.A6      net (fanout=12)       0.941   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X30Y50.COUT    Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I
    SLICE_X30Y51.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N
    SLICE_X30Y51.COUT    Tbyp                  0.117   SensorMP_i/bram_cntlr_data_portb_BRAM_EN
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y52.CIN     net (fanout=154)      0.000   SensorMP_i/microblaze_0/Trace_EX_PipeRun
    SLICE_X30Y52.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[7]
    SLICE_X30Y53.CMUX    Tcinc                 0.438   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X25Y51.C6      net (fanout=206)      1.145   SensorMP_i/microblaze_0/Trace_OF_PipeRun
    SLICE_X25Y51.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable171
    SLICE_X24Y49.C1      net (fanout=5)        1.070   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable17
    SLICE_X24Y49.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0_rstpot
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (2.480ns logic, 4.721ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (1.538 - 1.678)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y39.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist
    SLICE_X4Y41.D3       net (fanout=9)        1.293   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist
    SLICE_X4Y41.DMUX     Tilo                  0.381   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.M_AXI_WVALID_I1
    SLICE_X5Y33.B4       net (fanout=17)       0.896   SensorMP_i/microblaze_0_axi_ipc_S_WLAST
    SLICE_X5Y33.DMUX     Topbd                 0.979   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       SensorMP_i/microblaze_0_axi_ipc_S_WLAST_rt.1
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X5Y63.C2       net (fanout=53)       1.988   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X5Y63.C        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.rd_cmd_split
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>131
    SLICE_X4Y60.B1       net (fanout=8)        1.002   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>13
    SLICE_X4Y60.CLK      Tas                   0.043   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<40>11
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (2.045ns logic, 5.179ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19
    SLICE_X37Y47.B4      net (fanout=15)       1.405   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[19]
    SLICE_X37Y47.CMUX    Topbc                 0.883   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte3
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable
    SLICE_X41Y44.B5      net (fanout=7)        0.636   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[2]
    SLICE_X41Y44.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res36
    SLICE_X41Y41.D4      net (fanout=1)        0.727   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
    SLICE_X41Y41.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/N231
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res39
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5
    SLICE_X32Y40.D2      net (fanout=1)        1.082   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[31]
    SLICE_X32Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd251
    SLICE_X31Y43.D2      net (fanout=3)        1.129   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[31]
    SLICE_X31Y43.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3251
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (2.215ns logic, 4.979ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[22]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22
    SLICE_X37Y47.A3      net (fanout=12)       1.431   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[22]
    SLICE_X37Y47.CMUX    Topac                 0.849   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte3
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable
    SLICE_X41Y44.B5      net (fanout=7)        0.636   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[2]
    SLICE_X41Y44.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res36
    SLICE_X41Y41.D4      net (fanout=1)        0.727   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
    SLICE_X41Y41.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/N231
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res39
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5
    SLICE_X32Y40.D2      net (fanout=1)        1.082   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[31]
    SLICE_X32Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd251
    SLICE_X31Y43.D2      net (fanout=3)        1.129   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[31]
    SLICE_X31Y43.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3251
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (2.181ns logic, 5.005ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.523 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y42.CQ         Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X41Y52.B1         net (fanout=14)       1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X41Y52.BMUX       Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects[1]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<1>_xo<0>1
    SLICE_X25Y52.A2         net (fanout=4)        1.528   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits[1]
    SLICE_X25Y52.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mmux_ex_DataBus_Byte_Enable_i31
    SLICE_X25Y52.C2         net (fanout=1)        0.986   SensorMP_i/lmb_v10_1_LMB_BE[2]
    SLICE_X25Y52.C          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/bram_cntlr_data/bram_cntlr_data/lmb_we<2><2>1
    RAMB36_X1Y13.WEBWEL2    net (fanout=8)        1.255   SensorMP_i/bram_cntlr_data_portb_BRAM_WEN[2]
    RAMB36_X1Y13.CLKBWRCLKL Trcck_WEB             0.532   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
                                                          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    ----------------------------------------------------  ---------------------------
    Total                                         7.196ns (1.596ns logic, 5.600ns route)
                                                          (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.523 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y42.CQ         Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X41Y52.B1         net (fanout=14)       1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X41Y52.BMUX       Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects[1]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<1>_xo<0>1
    SLICE_X25Y52.A2         net (fanout=4)        1.528   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits[1]
    SLICE_X25Y52.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mmux_ex_DataBus_Byte_Enable_i31
    SLICE_X25Y52.C2         net (fanout=1)        0.986   SensorMP_i/lmb_v10_1_LMB_BE[2]
    SLICE_X25Y52.C          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/bram_cntlr_data/bram_cntlr_data/lmb_we<2><2>1
    RAMB36_X1Y13.WEBWEU3    net (fanout=8)        1.255   SensorMP_i/bram_cntlr_data_portb_BRAM_WEN[2]
    RAMB36_X1Y13.CLKBWRCLKU Trcck_WEB             0.532   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
                                                          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    ----------------------------------------------------  ---------------------------
    Total                                         7.196ns (1.596ns logic, 5.600ns route)
                                                          (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.523 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y42.CQ         Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X41Y52.B1         net (fanout=14)       1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X41Y52.BMUX       Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects[1]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<1>_xo<0>1
    SLICE_X25Y52.A2         net (fanout=4)        1.528   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits[1]
    SLICE_X25Y52.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mmux_ex_DataBus_Byte_Enable_i31
    SLICE_X25Y52.C2         net (fanout=1)        0.986   SensorMP_i/lmb_v10_1_LMB_BE[2]
    SLICE_X25Y52.C          Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph_M_WSTRB[0]
                                                          SensorMP_i/bram_cntlr_data/bram_cntlr_data/lmb_we<2><2>1
    RAMB36_X1Y13.WEBWEU2    net (fanout=8)        1.255   SensorMP_i/bram_cntlr_data_portb_BRAM_WEN[2]
    RAMB36_X1Y13.CLKBWRCLKU Trcck_WEB             0.532   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
                                                          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    ----------------------------------------------------  ---------------------------
    Total                                         7.196ns (1.596ns logic, 5.600ns route)
                                                          (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.101ns (Levels of Logic = 6)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13
    SLICE_X39Y40.A2      net (fanout=13)       1.654   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[13]
    SLICE_X39Y40.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[26]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
    SLICE_X40Y40.C5      net (fanout=1)        0.438   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
    SLICE_X40Y40.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res34
    SLICE_X41Y41.B4      net (fanout=2)        0.583   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
    SLICE_X41Y41.B       Tilo                  0.124   SensorMP_i/microblaze_0/N231
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res37_SW1
    SLICE_X41Y41.D3      net (fanout=1)        0.635   SensorMP_i/microblaze_0/N231
    SLICE_X41Y41.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/N231
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res39
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5
    SLICE_X32Y40.D2      net (fanout=1)        1.082   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[31]
    SLICE_X32Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd251
    SLICE_X31Y43.D2      net (fanout=3)        1.129   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[31]
    SLICE_X31Y43.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3251
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (1.580ns logic, 5.521ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.535 - 1.715)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.wr_cmd_length[3]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst
    SLICE_X5Y30.A1       net (fanout=3)        1.967   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.wr_cmd_length[0]
    SLICE_X5Y30.COUT     Topcya                0.656   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_beat
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>1
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X5Y31.CIN      net (fanout=1)        0.000   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_beat
    SLICE_X5Y31.COUT     Tbyp                  0.114   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_word
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_word_inst/USE_FPGA.and_inst
    SLICE_X5Y32.CIN      net (fanout=1)        0.000   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_word
    SLICE_X5Y32.AQ       Tito_logic            0.624   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.pop_si_data_inst/USE_FPGA.and_inst
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst
    SLICE_X2Y50.A2       net (fanout=4)        1.404   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer
    SLICE_X2Y50.AMUX     Tilo                  0.354   SensorMP_i/microblaze_0_axi_periph_M_ARADDR[3]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<5>1
    SLICE_X2Y63.C4       net (fanout=9)        1.494   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier[5]
    SLICE_X2Y63.CLK      Tas                   0.093   SensorMP_i/microblaze_0_axi_ipc_M_WDATA[47]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (2.297ns logic, 4.865ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.174ns (Levels of Logic = 9)
  Clock Path Skew:      -0.164ns (1.358 - 1.522)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst
    SLICE_X17Y45.B2      net (fanout=46)       1.007   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid
    SLICE_X17Y45.BMUX    Tilo                  0.360   SensorMP_i/microblaze_0_axi_ipc_S_ARADDR[29]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I1
    SLICE_X18Y46.B5      net (fanout=77)       0.558   SensorMP_i/microblaze_0_axi_ipc_S_RVALID
    SLICE_X18Y46.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X30Y49.D6      net (fanout=12)       0.933   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X30Y49.COUT    Topcyd                0.500   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I
    SLICE_X30Y50.CIN     net (fanout=1)        0.001   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii
    SLICE_X30Y50.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I
    SLICE_X30Y51.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N
    SLICE_X30Y51.COUT    Tbyp                  0.117   SensorMP_i/bram_cntlr_data_portb_BRAM_EN
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y52.CIN     net (fanout=154)      0.000   SensorMP_i/microblaze_0/Trace_EX_PipeRun
    SLICE_X30Y52.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[7]
    SLICE_X30Y53.CMUX    Tcinc                 0.438   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X25Y51.C6      net (fanout=206)      1.145   SensorMP_i/microblaze_0/Trace_OF_PipeRun
    SLICE_X25Y51.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable171
    SLICE_X24Y49.C1      net (fanout=5)        1.070   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable17
    SLICE_X24Y49.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0_rstpot
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (2.460ns logic, 4.714ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.157ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.535 - 1.715)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.wr_cmd_length[3]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst
    SLICE_X5Y30.A1       net (fanout=3)        1.967   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.wr_cmd_length[0]
    SLICE_X5Y30.COUT     Topcya                0.656   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_beat
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>1
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X5Y31.CIN      net (fanout=1)        0.000   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_beat
    SLICE_X5Y31.COUT     Tbyp                  0.114   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_word
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_word_inst/USE_FPGA.and_inst
    SLICE_X5Y32.CIN      net (fanout=1)        0.000   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/last_word
    SLICE_X5Y32.AQ       Tito_logic            0.624   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.pop_si_data_inst/USE_FPGA.and_inst
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst
    SLICE_X2Y50.A2       net (fanout=4)        1.404   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer
    SLICE_X2Y50.AMUX     Tilo                  0.354   SensorMP_i/microblaze_0_axi_periph_M_ARADDR[3]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<5>1
    SLICE_X2Y63.D4       net (fanout=9)        1.490   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier[5]
    SLICE_X2Y63.CLK      Tas                   0.092   SensorMP_i/microblaze_0_axi_ipc_M_WDATA[47]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (2.296ns logic, 4.861ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.073ns (Levels of Logic = 5)
  Clock Path Skew:      -0.263ns (1.490 - 1.753)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24
    SLICE_X35Y35.C1      net (fanout=17)       1.915   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[24]
    SLICE_X35Y35.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_151
    SLICE_X37Y41.D1      net (fanout=16)       1.330   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
    SLICE_X37Y41.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.ALL_Bits[12].HighBits.I_SHIFT_LUT6_H
    SLICE_X37Y42.B1      net (fanout=1)        0.808   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[12]
    SLICE_X37Y42.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4_SW0
    SLICE_X37Y42.A4      net (fanout=1)        0.433   SensorMP_i/microblaze_0/N52
    SLICE_X37Y42.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4
    SLICE_X33Y52.A2      net (fanout=3)        1.307   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[12]
    SLICE_X33Y52.CLK     Tas                   0.095   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op341
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.280ns logic, 5.793ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.073ns (Levels of Logic = 5)
  Clock Path Skew:      -0.263ns (1.490 - 1.753)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24
    SLICE_X35Y35.C1      net (fanout=17)       1.915   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[24]
    SLICE_X35Y35.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_151
    SLICE_X30Y40.D1      net (fanout=16)       1.141   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
    SLICE_X30Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/Data_Bits[2]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.ALL_Bits[14].HighBits.I_SHIFT_LUT6_H
    SLICE_X31Y40.B2      net (fanout=1)        0.872   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[14]
    SLICE_X31Y40.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd6_SW0
    SLICE_X31Y40.A4      net (fanout=1)        0.433   SensorMP_i/microblaze_0/N56
    SLICE_X31Y40.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd6
    SLICE_X35Y51.D3      net (fanout=3)        1.229   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[14]
    SLICE_X35Y51.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[14]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp61
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[14].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.483ns logic, 5.590ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.147ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (1.565 - 1.753)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24
    SLICE_X35Y35.C1      net (fanout=17)       1.915   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[24]
    SLICE_X35Y35.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_151
    SLICE_X37Y41.D1      net (fanout=16)       1.330   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
    SLICE_X37Y41.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.ALL_Bits[12].HighBits.I_SHIFT_LUT6_H
    SLICE_X37Y42.B1      net (fanout=1)        0.808   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[12]
    SLICE_X37Y42.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4_SW0
    SLICE_X37Y42.A4      net (fanout=1)        0.433   SensorMP_i/microblaze_0/N52
    SLICE_X37Y42.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4
    SLICE_X36Y52.D1      net (fanout=3)        1.178   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[12]
    SLICE_X36Y52.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[12]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp41
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[12].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12
    -------------------------------------------------  ---------------------------
    Total                                      7.147ns (1.483ns logic, 5.664ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.529 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X26Y48.BQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.D5            net (fanout=34)       1.328   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.COUT          Topcyd                0.525   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y43.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X25Y43.DMUX          Tcind                 0.511   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[4]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X31Y68.B2            net (fanout=100)      1.930   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[27]
    SLICE_X31Y68.BMUX          Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X1Y11.ADDRARDADDRL5 net (fanout=9)        1.507   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[27]
    RAMB36_X1Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    -------------------------------------------------------  ---------------------------
    Total                                            7.183ns (2.418ns logic, 4.765ns route)
                                                             (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.182ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.529 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X26Y48.BQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.D5            net (fanout=34)       1.328   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.COUT          Topcyd                0.525   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y43.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X25Y43.DMUX          Tcind                 0.511   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[4]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X31Y68.B2            net (fanout=100)      1.930   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[27]
    SLICE_X31Y68.BMUX          Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X1Y11.ADDRARDADDRU5 net (fanout=9)        1.506   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[27]
    RAMB36_X1Y11.CLKARDCLKU    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    -------------------------------------------------------  ---------------------------
    Total                                            7.182ns (2.418ns logic, 4.764ns route)
                                                             (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.529 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y48.AQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1
    SLICE_X25Y42.C5            net (fanout=33)       1.374   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]
    SLICE_X25Y42.COUT          Topcyc                0.473   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op<0>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y43.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X25Y43.DMUX          Tcind                 0.511   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[4]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X31Y68.B2            net (fanout=100)      1.930   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[27]
    SLICE_X31Y68.BMUX          Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X1Y11.ADDRARDADDRL5 net (fanout=9)        1.507   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[27]
    RAMB36_X1Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    -------------------------------------------------------  ---------------------------
    Total                                            7.177ns (2.366ns logic, 4.811ns route)
                                                             (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (1.536 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.CQ           Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
    SLICE_X26Y40.A3           net (fanout=14)       1.366   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
    SLICE_X26Y40.A            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_no_load_store_mask
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_FSL_Get11
    SLICE_X28Y22.A6           net (fanout=9)        1.266   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get
    SLICE_X28Y22.A            Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<0>1
    SLICE_X28Y18.A2           net (fanout=13)       1.181   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_S_Read
    SLICE_X28Y18.A            Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
                                                            SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71
    RAMB36_X1Y7.ADDRBWRADDRL7 net (fanout=8)        1.987   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
    RAMB36_X1Y7.CLKBWRCLKL    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                            SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ------------------------------------------------------  ---------------------------
    Total                                           7.194ns (1.394ns logic, 5.800ns route)
                                                            (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.529 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y48.AQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1
    SLICE_X25Y42.C5            net (fanout=33)       1.374   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]
    SLICE_X25Y42.COUT          Topcyc                0.473   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op<0>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y43.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X25Y43.DMUX          Tcind                 0.511   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[4]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X31Y68.B2            net (fanout=100)      1.930   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[27]
    SLICE_X31Y68.BMUX          Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X1Y11.ADDRARDADDRU5 net (fanout=9)        1.506   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[27]
    RAMB36_X1Y11.CLKARDCLKU    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3
    -------------------------------------------------------  ---------------------------
    Total                                            7.176ns (2.366ns logic, 4.810ns route)
                                                             (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (1.536 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.CQ           Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
    SLICE_X26Y40.A3           net (fanout=14)       1.366   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
    SLICE_X26Y40.A            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_no_load_store_mask
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_FSL_Get11
    SLICE_X28Y22.A6           net (fanout=9)        1.266   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get
    SLICE_X28Y22.A            Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<0>1
    SLICE_X28Y18.A2           net (fanout=13)       1.181   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_S_Read
    SLICE_X28Y18.A            Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
                                                            SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71
    RAMB36_X1Y7.ADDRBWRADDRU7 net (fanout=8)        1.987   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
    RAMB36_X1Y7.CLKBWRCLKU    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                            SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ------------------------------------------------------  ---------------------------
    Total                                           7.194ns (1.394ns logic, 5.800ns route)
                                                            (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0 (RAM)
  Requirement:          7.500ns
  Data Path Delay:      7.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (1.526 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X26Y48.BQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.D5            net (fanout=34)       1.328   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X25Y42.COUT          Topcyd                0.525   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y43.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X25Y43.DMUX          Tcind                 0.511   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[4]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X31Y68.B2            net (fanout=100)      1.930   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[27]
    SLICE_X31Y68.BMUX          Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y12.ADDRARDADDRL5 net (fanout=9)        1.496   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[27]
    RAMB36_X2Y12.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            7.172ns (2.418ns logic, 4.754ns route)
                                                             (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.153ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[18]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18
    SLICE_X37Y47.C1      net (fanout=15)       1.620   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[18]
    SLICE_X37Y47.CMUX    Topcc                 0.627   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte3
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable
    SLICE_X41Y44.B5      net (fanout=7)        0.636   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[2]
    SLICE_X41Y44.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res36
    SLICE_X41Y41.D4      net (fanout=1)        0.727   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res35
    SLICE_X41Y41.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/N231
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res39
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5
    SLICE_X32Y40.D2      net (fanout=1)        1.082   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[31]
    SLICE_X32Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd251
    SLICE_X31Y43.D2      net (fanout=3)        1.129   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[31]
    SLICE_X31Y43.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3251
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (1.959ns logic, 5.194ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.780 - 0.839)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[16]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    SLICE_X35Y35.C2      net (fanout=15)       2.097   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[16]
    SLICE_X35Y35.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_151
    SLICE_X37Y41.D1      net (fanout=16)       1.330   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
    SLICE_X37Y41.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.ALL_Bits[12].HighBits.I_SHIFT_LUT6_H
    SLICE_X37Y42.B1      net (fanout=1)        0.808   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[12]
    SLICE_X37Y42.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4_SW0
    SLICE_X37Y42.A4      net (fanout=1)        0.433   SensorMP_i/microblaze_0/N52
    SLICE_X37Y42.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd4
    SLICE_X33Y52.A2      net (fanout=3)        1.307   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[12]
    SLICE_X33Y52.CLK     Tas                   0.095   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op341
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (1.280ns logic, 5.975ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.780 - 0.839)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[16]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    SLICE_X35Y35.C2      net (fanout=15)       2.097   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[16]
    SLICE_X35Y35.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_151
    SLICE_X30Y40.D1      net (fanout=16)       1.141   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
    SLICE_X30Y40.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/Data_Bits[2]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.ALL_Bits[14].HighBits.I_SHIFT_LUT6_H
    SLICE_X31Y40.B2      net (fanout=1)        0.872   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_result[14]
    SLICE_X31Y40.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd6_SW0
    SLICE_X31Y40.A4      net (fanout=1)        0.433   SensorMP_i/microblaze_0/N56
    SLICE_X31Y40.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd6
    SLICE_X35Y51.D3      net (fanout=3)        1.229   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[14]
    SLICE_X35Y51.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[14]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp61
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[14].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (1.483ns logic, 5.772ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (1.540 - 1.676)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 7.500ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_exist
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE
    SLICE_X4Y41.D4       net (fanout=10)       1.425   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_exist
    SLICE_X4Y41.DMUX     Tilo                  0.380   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.M_AXI_WVALID_I1
    SLICE_X5Y33.B4       net (fanout=17)       0.896   SensorMP_i/microblaze_0_axi_ipc_S_WLAST
    SLICE_X5Y33.DMUX     Topbd                 0.979   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       SensorMP_i/microblaze_0_axi_ipc_S_WLAST_rt.1
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X2Y42.B2       net (fanout=53)       1.275   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X2Y42.B        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_buffer_available
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>141
    SLICE_X5Y54.D2       net (fanout=8)        1.550   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>14
    SLICE_X5Y54.CLK      Tas                   0.092   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<7>11
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.177ns (2.031ns logic, 5.146ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 1.33333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.556ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X1Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y13.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y13.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y1.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y1.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y4.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y4.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y2.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y2.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y7.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y7.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Location pin: RAMB36_X1Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.924ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Location pin: RAMB36_X1Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      9.995ns|            0|            0|            0|       546197|
| TS_SensorMP_i_clock_generator_|      7.500ns|      7.496ns|          N/A|            0|            0|       546197|            0|
| 0_clock_generator_0_SIG_MMCM1_|             |             |             |             |             |             |             |
| CLKOUT0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fsl_i2s_0_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_0_i2s_bck_pin|    6.408|    5.964|         |    1.668|
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsl_i2s_1_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_1_i2s_bck_pin|    7.004|    6.232|         |    1.905|
---------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 547594 paths, 0 nets, and 22143 connections

Design statistics:
   Minimum period:  12.464ns{1}   (Maximum frequency:  80.231MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 12 16:46:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 602 MB



