-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qaoa_kernel_Block_entry_state_re_wr_d_rd_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    d_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    d_ce0 : OUT STD_LOGIC;
    d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    gamma : IN STD_LOGIC_VECTOR (31 downto 0);
    beta : IN STD_LOGIC_VECTOR (31 downto 0);
    get_best_state : IN STD_LOGIC_VECTOR (0 downto 0);
    best_state : OUT STD_LOGIC_VECTOR (31 downto 0);
    best_state_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of qaoa_kernel_Block_entry_state_re_wr_d_rd_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_200_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_expectation_cost_3_s_fu_175_ap_done : STD_LOGIC;
    signal get_best_state_read_read_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gamma_read_reg_722 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal beta_read_reg_727 : STD_LOGIC_VECTOR (31 downto 0);
    signal get_best_state_read_reg_732 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_740 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln231_fu_231_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln231_reg_745 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln231_1_fu_235_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln231_1_reg_750 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln231_1_fu_241_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln231_1_reg_757 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln228_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_766 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln228_fu_254_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln228_reg_771 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln228_1_fu_258_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln228_1_reg_776 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln228_1_fu_264_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln228_1_reg_783 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln231_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln231_reg_788 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln231_3_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_3_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln231_fu_383_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln231_reg_798 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln231_fu_402_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln231_reg_803 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln228_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln228_reg_808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln228_3_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln228_3_reg_813 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln228_fu_697_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln228_reg_818 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln228_fu_716_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln228_reg_823 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_im_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal state_im_i_ce0 : STD_LOGIC;
    signal state_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_im_i_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal state_im_i_ce1 : STD_LOGIC;
    signal state_im_i_we1 : STD_LOGIC;
    signal state_im_i_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_re_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal state_re_i_ce0 : STD_LOGIC;
    signal state_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_re_i_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal state_re_i_ce1 : STD_LOGIC;
    signal state_re_i_we1 : STD_LOGIC;
    signal state_re_i_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_idle : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1 : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1 : STD_LOGIC;
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_ap_start : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_ap_done : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_ap_idle : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_ap_ready : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_d_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_d_ce0 : STD_LOGIC;
    signal grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_ap_start : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_ap_idle : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_ap_ready : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_state_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_expectation_cost_3_s_fu_175_state_re_ce0 : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_state_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_expectation_cost_3_s_fu_175_state_im_ce0 : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_d_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_expectation_cost_3_s_fu_175_d_ce0 : STD_LOGIC;
    signal grp_expectation_cost_3_s_fu_175_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_expectation_cost_3_s_fu_175_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce : STD_LOGIC;
    signal bitcast_ln758_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_0_loc_0_reg_135 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal bitcast_ln758_1_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call9 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_expectation_cost_3_s_fu_175_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal best_state_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln231_fu_227_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln228_fu_250_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln231_fu_268_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_fu_277_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln231_4_fu_293_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln231_2_fu_298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln231_2_fu_302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln231_fu_308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln231_1_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_2_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_fu_340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln231_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln231_1_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln231_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln231_1_fu_370_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln231_1_fu_375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln231_1_fu_360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln231_3_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln231_2_fu_389_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln231_2_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln231_6_fu_398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cond46_i_i53_i_i_i_i_fu_408_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln231_4_fu_413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln231_2_fu_416_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln231_1_fu_422_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_111_fu_436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln231_3_fu_452_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln231_1_fu_444_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln231_3_fu_457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln231_3_fu_461_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln231_5_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_i_fu_467_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_1_fu_474_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln757_1_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond46_i_i_i_i_i_i_fu_495_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln228_4_fu_500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln228_2_fu_503_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln228_1_fu_509_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_106_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln228_3_fu_539_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln228_1_fu_531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln228_3_fu_544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln228_3_fu_548_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln228_5_fu_519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_i_fu_554_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_fu_561_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln757_fu_573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln228_fu_582_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_103_fu_591_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln228_4_fu_607_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln228_2_fu_612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln228_2_fu_616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln228_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln228_1_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln228_2_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_640_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln228_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln228_1_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln228_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln228_1_fu_684_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln228_1_fu_689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln228_1_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln228_3_fu_693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln228_2_fu_703_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln228_2_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln228_6_fu_712_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_828_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_828_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_828_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal grp_fu_207_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_340_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_654_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_re_i_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_i_ce1 : OUT STD_LOGIC;
        state_re_i_we1 : OUT STD_LOGIC;
        state_re_i_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_im_i_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_i_ce1 : OUT STD_LOGIC;
        state_im_i_we1 : OUT STD_LOGIC;
        state_im_i_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qaoa_kernel_qaoaStep_hls_3_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_ce0 : OUT STD_LOGIC;
        state_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_ce1 : OUT STD_LOGIC;
        state_re_we1 : OUT STD_LOGIC;
        state_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_ce0 : OUT STD_LOGIC;
        state_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_ce1 : OUT STD_LOGIC;
        state_im_we1 : OUT STD_LOGIC;
        state_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        d_ce0 : OUT STD_LOGIC;
        d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gamma_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        beta_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (51 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC );
    end component;


    component qaoa_kernel_expectation_cost_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_ce0 : OUT STD_LOGIC;
        state_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_ce0 : OUT STD_LOGIC;
        state_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        d_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        d_ce0 : OUT STD_LOGIC;
        d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (51 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC );
    end component;


    component qaoa_kernel_ctlz_32_32_1_1 IS
    generic (
        din_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qaoa_kernel_mul_32s_32s_52_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    state_im_i_U : component qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_im_i_address0,
        ce0 => state_im_i_ce0,
        q0 => state_im_i_q0,
        address1 => state_im_i_address1,
        ce1 => state_im_i_ce1,
        we1 => state_im_i_we1,
        d1 => state_im_i_d1);

    state_re_i_U : component qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_re_i_address0,
        ce0 => state_re_i_ce0,
        q0 => state_re_i_q0,
        address1 => state_re_i_address1,
        ce1 => state_re_i_ce1,
        we1 => state_re_i_we1,
        d1 => state_re_i_d1);

    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151 : component qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start,
        ap_done => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done,
        ap_idle => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_idle,
        ap_ready => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready,
        state_re_i_address1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1,
        state_re_i_ce1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1,
        state_re_i_we1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1,
        state_re_i_d1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1,
        state_im_i_address1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1,
        state_im_i_ce1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1,
        state_im_i_we1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1,
        state_im_i_d1 => grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1);

    grp_qaoaStep_hls_3_1_s_fu_159 : component qaoa_kernel_qaoaStep_hls_3_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_qaoaStep_hls_3_1_s_fu_159_ap_start,
        ap_done => grp_qaoaStep_hls_3_1_s_fu_159_ap_done,
        ap_idle => grp_qaoaStep_hls_3_1_s_fu_159_ap_idle,
        ap_ready => grp_qaoaStep_hls_3_1_s_fu_159_ap_ready,
        state_re_address0 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0,
        state_re_ce0 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0,
        state_re_q0 => state_re_i_q0,
        state_re_address1 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1,
        state_re_ce1 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1,
        state_re_we1 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1,
        state_re_d1 => grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1,
        state_im_address0 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0,
        state_im_ce0 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0,
        state_im_q0 => state_im_i_q0,
        state_im_address1 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1,
        state_im_ce1 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1,
        state_im_we1 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1,
        state_im_d1 => grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1,
        d_address0 => grp_qaoaStep_hls_3_1_s_fu_159_d_address0,
        d_ce0 => grp_qaoaStep_hls_3_1_s_fu_159_d_ce0,
        d_q0 => d_q0,
        gamma_0_0_val => gamma_read_reg_722,
        beta_0_0_val => beta_read_reg_727,
        grp_fu_828_p_din0 => grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1,
        grp_fu_828_p_dout0 => grp_fu_828_p2,
        grp_fu_828_p_ce => grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce);

    grp_expectation_cost_3_s_fu_175 : component qaoa_kernel_expectation_cost_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_expectation_cost_3_s_fu_175_ap_start,
        ap_done => grp_expectation_cost_3_s_fu_175_ap_done,
        ap_idle => grp_expectation_cost_3_s_fu_175_ap_idle,
        ap_ready => grp_expectation_cost_3_s_fu_175_ap_ready,
        state_re_address0 => grp_expectation_cost_3_s_fu_175_state_re_address0,
        state_re_ce0 => grp_expectation_cost_3_s_fu_175_state_re_ce0,
        state_re_q0 => state_re_i_q0,
        state_im_address0 => grp_expectation_cost_3_s_fu_175_state_im_address0,
        state_im_ce0 => grp_expectation_cost_3_s_fu_175_state_im_ce0,
        state_im_q0 => state_im_i_q0,
        d_address0 => grp_expectation_cost_3_s_fu_175_d_address0,
        d_ce0 => grp_expectation_cost_3_s_fu_175_d_ce0,
        d_q0 => d_q0,
        ap_return_0 => grp_expectation_cost_3_s_fu_175_ap_return_0,
        ap_return_1 => grp_expectation_cost_3_s_fu_175_ap_return_1,
        grp_fu_828_p_din0 => grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1,
        grp_fu_828_p_dout0 => grp_fu_828_p2,
        grp_fu_828_p_ce => grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce);

    ctlz_32_32_1_1_U109 : component qaoa_kernel_ctlz_32_32_1_1
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => grp_fu_207_p1,
        dout => grp_fu_207_p3);

    bitselect_1ns_32ns_32s_1_1_1_U110 : component qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 32)
    port map (
        din => reg_215,
        sel => tmp_110_fu_340_p2,
        dout => tmp_110_fu_340_p3);

    bitselect_1ns_32ns_32s_1_1_1_U111 : component qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 32)
    port map (
        din => reg_215,
        sel => tmp_105_fu_654_p2,
        dout => tmp_105_fu_654_p3);

    mul_32s_32s_52_2_1_U112 : component qaoa_kernel_mul_32s_32s_52_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_828_p0,
        din1 => grp_fu_828_p1,
        ce => grp_fu_828_ce,
        dout => grp_fu_828_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    best_state_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                best_state_preg <= ap_const_lv32_0;
            else
                if (((get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    best_state_preg <= grp_expectation_cost_3_s_fu_175_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call9) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_expectation_cost_3_s_fu_175_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_expectation_cost_3_s_fu_175_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_expectation_cost_3_s_fu_175_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_expectation_cost_3_s_fu_175_ap_ready = ap_const_logic_1)) then 
                    grp_expectation_cost_3_s_fu_175_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qaoaStep_hls_3_1_s_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    retval_0_loc_0_reg_135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_fu_183_p2 = ap_const_lv1_1) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_fu_183_p2 = ap_const_lv1_1) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_0) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                retval_0_loc_0_reg_135 <= ap_const_lv32_0;
            elsif (((icmp_ln231_reg_736 = ap_const_lv1_0) and (get_best_state_read_reg_732 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                retval_0_loc_0_reg_135 <= bitcast_ln758_1_fu_490_p1;
            elsif (((icmp_ln228_reg_762 = ap_const_lv1_0) and (get_best_state_read_reg_732 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                retval_0_loc_0_reg_135 <= bitcast_ln758_fu_577_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                beta_read_reg_727 <= beta;
                gamma_read_reg_722 <= gamma;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                get_best_state_read_reg_732 <= get_best_state;
                icmp_ln228_reg_762 <= grp_fu_183_p2;
                icmp_ln231_reg_736 <= grp_fu_183_p2;
                sub_ln228_1_reg_776 <= sub_ln228_1_fu_258_p2;
                sub_ln231_1_reg_750 <= sub_ln231_1_fu_235_p2;
                tmp_107_reg_740 <= grp_expectation_cost_3_s_fu_175_ap_return_0(31 downto 31);
                tmp_reg_766 <= grp_expectation_cost_3_s_fu_175_ap_return_0(31 downto 31);
                trunc_ln228_1_reg_783 <= trunc_ln228_1_fu_264_p1;
                trunc_ln231_1_reg_757 <= trunc_ln231_1_fu_241_p1;
                    zext_ln228_reg_771(4 downto 0) <= zext_ln228_fu_254_p1(4 downto 0);
                    zext_ln231_reg_745(4 downto 0) <= zext_ln231_fu_231_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln228_3_reg_813 <= icmp_ln228_3_fu_678_p2;
                lshr_ln228_reg_818 <= lshr_ln228_fu_697_p2;
                or_ln228_reg_808 <= or_ln228_fu_668_p2;
                shl_ln228_reg_823 <= shl_ln228_fu_716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln231_3_reg_793 <= icmp_ln231_3_fu_364_p2;
                lshr_ln231_reg_798 <= lshr_ln231_fu_383_p2;
                or_ln231_reg_788 <= or_ln231_fu_354_p2;
                shl_ln231_reg_803 <= shl_ln231_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_fu_183_p2 = ap_const_lv1_0) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_fu_183_p2 = ap_const_lv1_0) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_0) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then
                reg_215 <= grp_fu_200_p3;
            end if;
        end if;
    end process;
    zext_ln231_reg_745(5) <= '0';
    zext_ln228_reg_771(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, grp_expectation_cost_3_s_fu_175_ap_done, get_best_state_read_read_fu_122_p2, grp_fu_183_p2, grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done, grp_qaoaStep_hls_3_1_s_fu_159_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_qaoaStep_hls_3_1_s_fu_159_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_fu_183_p2 = ap_const_lv1_0) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (((grp_fu_183_p2 = ap_const_lv1_1) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_1)) or ((grp_fu_183_p2 = ap_const_lv1_1) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((grp_fu_183_p2 = ap_const_lv1_0) and (get_best_state_read_read_fu_122_p2 = ap_const_lv1_0) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln228_1_fu_684_p2 <= std_logic_vector(unsigned(sub_ln228_1_reg_776) + unsigned(ap_const_lv6_27));
    add_ln228_2_fu_503_p2 <= std_logic_vector(unsigned(cond46_i_i_i_i_i_i_fu_495_p3) + unsigned(zext_ln228_4_fu_500_p1));
    add_ln228_3_fu_548_p2 <= std_logic_vector(unsigned(select_ln228_1_fu_531_p3) + unsigned(sext_ln228_3_fu_544_p1));
    add_ln228_fu_582_p2 <= std_logic_vector(unsigned(sub_ln228_1_reg_776) + unsigned(ap_const_lv6_28));
    add_ln231_1_fu_370_p2 <= std_logic_vector(unsigned(sub_ln231_1_reg_750) + unsigned(ap_const_lv6_27));
    add_ln231_2_fu_416_p2 <= std_logic_vector(unsigned(cond46_i_i53_i_i_i_i_fu_408_p3) + unsigned(zext_ln231_4_fu_413_p1));
    add_ln231_3_fu_461_p2 <= std_logic_vector(unsigned(select_ln231_1_fu_444_p3) + unsigned(sext_ln231_3_fu_457_p1));
    add_ln231_fu_268_p2 <= std_logic_vector(unsigned(sub_ln231_1_reg_750) + unsigned(ap_const_lv6_28));
    and_ln228_fu_622_p2 <= (reg_215 and lshr_ln228_2_fu_616_p2);
    and_ln231_fu_308_p2 <= (reg_215 and lshr_ln231_2_fu_302_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done)
    begin
        if ((grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_qaoaStep_hls_3_1_s_fu_159_ap_done)
    begin
        if ((grp_qaoaStep_hls_3_1_s_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_expectation_cost_3_s_fu_175_ap_done)
    begin
        if ((grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call9_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call9 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_retval_0_loc_0_phi_fu_139_p8_assign_proc : process(get_best_state_read_reg_732, icmp_ln231_reg_736, icmp_ln228_reg_762, bitcast_ln758_fu_577_p1, retval_0_loc_0_reg_135, ap_CS_fsm_state8, bitcast_ln758_1_fu_490_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
            if (((icmp_ln231_reg_736 = ap_const_lv1_0) and (get_best_state_read_reg_732 = ap_const_lv1_0))) then 
                ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 <= bitcast_ln758_1_fu_490_p1;
            elsif (((icmp_ln228_reg_762 = ap_const_lv1_0) and (get_best_state_read_reg_732 = ap_const_lv1_1))) then 
                ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 <= bitcast_ln758_fu_577_p1;
            else 
                ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 <= retval_0_loc_0_reg_135;
            end if;
        else 
            ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 <= retval_0_loc_0_reg_135;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_retval_0_loc_0_phi_fu_139_p8;

    best_state_assign_proc : process(ap_CS_fsm_state6, grp_expectation_cost_3_s_fu_175_ap_done, get_best_state_read_read_fu_122_p2, grp_expectation_cost_3_s_fu_175_ap_return_1, best_state_preg)
    begin
        if (((get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            best_state <= grp_expectation_cost_3_s_fu_175_ap_return_1;
        else 
            best_state <= best_state_preg;
        end if; 
    end process;


    best_state_ap_vld_assign_proc : process(ap_CS_fsm_state6, grp_expectation_cost_3_s_fu_175_ap_done, get_best_state_read_read_fu_122_p2)
    begin
        if (((get_best_state_read_read_fu_122_p2 = ap_const_lv1_1) and (grp_expectation_cost_3_s_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            best_state_ap_vld <= ap_const_logic_1;
        else 
            best_state_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln758_1_fu_490_p1 <= trunc_ln757_1_fu_486_p1;
    bitcast_ln758_fu_577_p1 <= trunc_ln757_fu_573_p1;
    cond46_i_i53_i_i_i_i_fu_408_p3 <= 
        lshr_ln231_reg_798 when (icmp_ln231_3_reg_793(0) = '1') else 
        shl_ln231_reg_803;
    cond46_i_i_i_i_i_i_fu_495_p3 <= 
        lshr_ln228_reg_818 when (icmp_ln228_3_reg_813(0) = '1') else 
        shl_ln228_reg_823;

    d_address0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_d_address0, grp_expectation_cost_3_s_fu_175_d_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            d_address0 <= grp_expectation_cost_3_s_fu_175_d_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            d_address0 <= grp_qaoaStep_hls_3_1_s_fu_159_d_address0;
        else 
            d_address0 <= "XXXX";
        end if; 
    end process;


    d_ce0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_d_ce0, grp_expectation_cost_3_s_fu_175_d_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            d_ce0 <= grp_expectation_cost_3_s_fu_175_d_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            d_ce0 <= grp_qaoaStep_hls_3_1_s_fu_159_d_ce0;
        else 
            d_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    get_best_state_read_read_fu_122_p2 <= get_best_state;
    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg;
    grp_expectation_cost_3_s_fu_175_ap_start <= grp_expectation_cost_3_s_fu_175_ap_start_reg;
    grp_fu_183_p2 <= "1" when (grp_expectation_cost_3_s_fu_175_ap_return_0 = ap_const_lv32_0) else "0";
    grp_fu_188_p3 <= grp_expectation_cost_3_s_fu_175_ap_return_0(31 downto 31);
    grp_fu_195_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_expectation_cost_3_s_fu_175_ap_return_0));
    grp_fu_200_p3 <= 
        grp_fu_195_p2 when (grp_fu_188_p3(0) = '1') else 
        grp_expectation_cost_3_s_fu_175_ap_return_0;
    grp_fu_207_p1 <= 
        grp_fu_195_p2 when (grp_fu_188_p3(0) = '1') else 
        grp_expectation_cost_3_s_fu_175_ap_return_0;

    grp_fu_828_ce_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce, grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_ce <= grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_ce <= grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce;
        else 
            grp_fu_828_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_828_p0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0, grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_p0 <= grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_p0 <= grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0;
        else 
            grp_fu_828_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_828_p1_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1, grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_p1 <= grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_p1 <= grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1;
        else 
            grp_fu_828_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_qaoaStep_hls_3_1_s_fu_159_ap_start <= grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg;
    icmp_ln228_1_fu_601_p2 <= "1" when (signed(tmp_103_fu_591_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln228_2_fu_628_p2 <= "0" when (and_ln228_fu_622_p2 = ap_const_lv32_0) else "1";
    icmp_ln228_3_fu_678_p2 <= "1" when (signed(add_ln228_fu_582_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln231_1_fu_287_p2 <= "1" when (signed(tmp_108_fu_277_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln231_2_fu_314_p2 <= "0" when (and_ln231_fu_308_p2 = ap_const_lv32_0) else "1";
    icmp_ln231_3_fu_364_p2 <= "1" when (signed(add_ln231_fu_268_p2) > signed(ap_const_lv6_0)) else "0";
    lshr_ln228_1_fu_509_p4 <= add_ln228_2_fu_503_p2(63 downto 1);
    lshr_ln228_2_fu_616_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln228_2_fu_612_p1(31-1 downto 0)))));
    lshr_ln228_fu_697_p2 <= std_logic_vector(shift_right(unsigned(zext_ln228_1_fu_674_p1),to_integer(unsigned('0' & zext_ln228_3_fu_693_p1(31-1 downto 0)))));
    lshr_ln231_1_fu_422_p4 <= add_ln231_2_fu_416_p2(63 downto 1);
    lshr_ln231_2_fu_302_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln231_2_fu_298_p1(31-1 downto 0)))));
    lshr_ln231_fu_383_p2 <= std_logic_vector(shift_right(unsigned(zext_ln231_1_fu_360_p1),to_integer(unsigned('0' & zext_ln231_3_fu_379_p1(31-1 downto 0)))));
    or_ln228_fu_668_p2 <= (phi_ln228_fu_634_p2 or phi_ln228_1_fu_662_p2);
    or_ln231_fu_354_p2 <= (phi_ln231_fu_320_p2 or phi_ln231_1_fu_348_p2);
    phi_ln228_1_fu_662_p2 <= (xor_ln228_fu_648_p2 and tmp_105_fu_654_p3);
    phi_ln228_fu_634_p2 <= (icmp_ln228_2_fu_628_p2 and icmp_ln228_1_fu_601_p2);
    phi_ln231_1_fu_348_p2 <= (xor_ln231_fu_334_p2 and tmp_110_fu_340_p3);
    phi_ln231_fu_320_p2 <= (icmp_ln231_2_fu_314_p2 and icmp_ln231_1_fu_287_p2);
    pi_1_fu_474_p5 <= (zext_ln231_5_fu_432_p1(63 downto 32) & tmp_12_i_fu_467_p3 & zext_ln231_5_fu_432_p1(22 downto 0));
    pi_fu_561_p5 <= (zext_ln228_5_fu_519_p1(63 downto 32) & tmp_11_i_fu_554_p3 & zext_ln228_5_fu_519_p1(22 downto 0));
    select_ln228_1_fu_531_p3 <= 
        ap_const_lv8_7F when (tmp_106_fu_523_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln231_1_fu_444_p3 <= 
        ap_const_lv8_7F when (tmp_111_fu_436_p3(0) = '1') else 
        ap_const_lv8_7E;
        sext_ln228_1_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln228_1_fu_684_p2),32));

        sext_ln228_2_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln228_2_fu_703_p2),32));

        sext_ln228_3_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln228_3_fu_539_p2),8));

        sext_ln231_1_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln231_1_fu_370_p2),32));

        sext_ln231_2_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln231_2_fu_389_p2),32));

        sext_ln231_3_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln231_3_fu_452_p2),8));

    shl_ln228_fu_716_p2 <= std_logic_vector(shift_left(unsigned(zext_ln228_1_fu_674_p1),to_integer(unsigned('0' & zext_ln228_6_fu_712_p1(31-1 downto 0)))));
    shl_ln231_fu_402_p2 <= std_logic_vector(shift_left(unsigned(zext_ln231_1_fu_360_p1),to_integer(unsigned('0' & zext_ln231_6_fu_398_p1(31-1 downto 0)))));

    state_im_i_address0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0, grp_expectation_cost_3_s_fu_175_state_im_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_im_i_address0 <= grp_expectation_cost_3_s_fu_175_state_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_address0 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0;
        else 
            state_im_i_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    state_im_i_address1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1, grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_address1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_im_i_address1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1;
        else 
            state_im_i_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    state_im_i_ce0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0, grp_expectation_cost_3_s_fu_175_state_im_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_im_i_ce0 <= grp_expectation_cost_3_s_fu_175_state_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_ce0 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0;
        else 
            state_im_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_im_i_ce1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1, grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_ce1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_im_i_ce1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1;
        else 
            state_im_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_im_i_d1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1, grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_d1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_im_i_d1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1;
        else 
            state_im_i_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_im_i_we1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1, grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_im_i_we1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_im_i_we1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1;
        else 
            state_im_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    state_re_i_address0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0, grp_expectation_cost_3_s_fu_175_state_re_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_re_i_address0 <= grp_expectation_cost_3_s_fu_175_state_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_address0 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0;
        else 
            state_re_i_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    state_re_i_address1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1, grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_address1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_re_i_address1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1;
        else 
            state_re_i_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    state_re_i_ce0_assign_proc : process(ap_CS_fsm_state6, grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0, grp_expectation_cost_3_s_fu_175_state_re_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_re_i_ce0 <= grp_expectation_cost_3_s_fu_175_state_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_ce0 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0;
        else 
            state_re_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_re_i_ce1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1, grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_ce1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_re_i_ce1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1;
        else 
            state_re_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_re_i_d1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1, grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_d1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_re_i_d1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1;
        else 
            state_re_i_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_re_i_we1_assign_proc : process(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1, grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_re_i_we1 <= grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_re_i_we1 <= grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1;
        else 
            state_re_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln228_1_fu_258_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln228_fu_254_p1));
    sub_ln228_2_fu_703_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln228_1_reg_776));
    sub_ln228_3_fu_539_p2 <= std_logic_vector(unsigned(ap_const_lv6_C) - unsigned(zext_ln228_reg_771));
    sub_ln228_4_fu_607_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln228_1_reg_783));
    sub_ln231_1_fu_235_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln231_fu_231_p1));
    sub_ln231_2_fu_389_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln231_1_reg_750));
    sub_ln231_3_fu_452_p2 <= std_logic_vector(unsigned(ap_const_lv6_C) - unsigned(zext_ln231_reg_745));
    sub_ln231_4_fu_293_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln231_1_reg_757));
    tmp_103_fu_591_p4 <= add_ln228_fu_582_p2(5 downto 1);
    tmp_104_fu_640_p3 <= add_ln228_fu_582_p2(5 downto 5);
        tmp_105_fu_654_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln228_fu_582_p2),32));

    tmp_106_fu_523_p3 <= add_ln228_2_fu_503_p2(25 downto 25);
    tmp_108_fu_277_p4 <= add_ln231_fu_268_p2(5 downto 1);
    tmp_109_fu_326_p3 <= add_ln231_fu_268_p2(5 downto 5);
        tmp_110_fu_340_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln231_fu_268_p2),32));

    tmp_111_fu_436_p3 <= add_ln231_2_fu_416_p2(25 downto 25);
    tmp_11_i_fu_554_p3 <= (tmp_reg_766 & add_ln228_3_fu_548_p2);
    tmp_12_i_fu_467_p3 <= (tmp_107_reg_740 & add_ln231_3_fu_461_p2);
    trunc_ln228_1_fu_264_p1 <= sub_ln228_1_fu_258_p2(5 - 1 downto 0);
    trunc_ln228_fu_250_p1 <= grp_fu_207_p3(5 - 1 downto 0);
    trunc_ln231_1_fu_241_p1 <= sub_ln231_1_fu_235_p2(5 - 1 downto 0);
    trunc_ln231_fu_227_p1 <= grp_fu_207_p3(5 - 1 downto 0);
    trunc_ln757_1_fu_486_p1 <= pi_1_fu_474_p5(32 - 1 downto 0);
    trunc_ln757_fu_573_p1 <= pi_fu_561_p5(32 - 1 downto 0);
    xor_ln228_fu_648_p2 <= (tmp_104_fu_640_p3 xor ap_const_lv1_1);
    xor_ln231_fu_334_p2 <= (tmp_109_fu_326_p3 xor ap_const_lv1_1);
    zext_ln228_1_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_215),64));
    zext_ln228_2_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln228_4_fu_607_p2),32));
    zext_ln228_3_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln228_1_fu_689_p1),64));
    zext_ln228_4_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln228_reg_808),64));
    zext_ln228_5_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln228_1_fu_509_p4),64));
    zext_ln228_6_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln228_2_fu_708_p1),64));
    zext_ln228_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln228_fu_250_p1),6));
    zext_ln231_1_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_215),64));
    zext_ln231_2_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln231_4_fu_293_p2),32));
    zext_ln231_3_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln231_1_fu_375_p1),64));
    zext_ln231_4_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln231_reg_788),64));
    zext_ln231_5_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln231_1_fu_422_p4),64));
    zext_ln231_6_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln231_2_fu_394_p1),64));
    zext_ln231_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln231_fu_227_p1),6));
end behav;
