#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  5 20:22:14 2018
# Process ID: 18796
# Current directory: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.runs/synth_1
# Command line: vivado.exe -log Mux_8x1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mux_8x1.tcl
# Log file: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.runs/synth_1/Mux_8x1.vds
# Journal file: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mux_8x1.tcl -notrace
Command: synth_design -top Mux_8x1 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 371.664 ; gain = 98.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mux_8x1' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:40]
INFO: [Synth 8-3491] module 'not_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd:34' bound to instance 'u0' of component 'not_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'not_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_gate' (1#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd:39]
INFO: [Synth 8-3491] module 'not_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd:34' bound to instance 'u1' of component 'not_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:67]
INFO: [Synth 8-3491] module 'not_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd:34' bound to instance 'u2' of component 'not_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:68]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u3' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'and_4input' (2#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:42]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u4' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:71]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u5' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:72]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u6' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:73]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u7' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:74]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u8' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:75]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u9' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:76]
INFO: [Synth 8-3491] module 'and_4input' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd:34' bound to instance 'u10' of component 'and_4input' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:77]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u11' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (3#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:40]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u12' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:80]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u13' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:81]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u14' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:82]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u15' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:83]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u16' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:84]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u17' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'Mux_8x1' (4#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 426.758 ; gain = 153.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 426.758 ; gain = 153.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 426.758 ; gain = 153.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 426.758 ; gain = 153.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT6  |     2|
|2     |MUXF7 |     1|
|3     |IBUF  |    11|
|4     |OBUF  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 557.602 ; gain = 284.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 662.336 ; gain = 401.570
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Mux_8x1/Mux_8x1.runs/synth_1/Mux_8x1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mux_8x1_utilization_synth.rpt -pb Mux_8x1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 662.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep  5 20:22:32 2018...
