

Microchip Technology PIC18 LITE Macro Assembler V1.41 build -162212810 
                                                                                               Sat May 17 16:54:25 2025

Microchip Technology Omniscient Code Generator v1.41 (Free mode) build 201701250102
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	opt	pw 120
     4                           	opt	lm
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12  0000                     
    13                           ; Version 1.41
    14                           ; Generated 25/01/2017 GMT
    15                           ; 
    16                           ; Copyright Â© 2017, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _SSPBUF	set	4041
    48  0000                     _SSPCON1	set	4038
    49  0000                     _SSPCON1bits	set	4038
    50  0000                     _SSPSTATbits	set	4039
    51  0000                     _TRISAbits	set	3986
    52  0000                     _TRISCbits	set	3988
    53  0000                     _TRISBbits	set	3987
    54  0000                     _CMCON	set	4020
    55  0000                     _ADCON1	set	4033
    56  0000                     _LATAbits	set	3977
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007F4E                     __pcinit:
    62                           	opt stack 0
    63  007F4E                     start_initialization:
    64                           	opt stack 0
    65  007F4E                     __initialization:
    66                           	opt stack 0
    67  007F4E                     end_of_initialization:
    68                           	opt stack 0
    69  007F4E                     __end_of__initialization:
    70                           	opt stack 0
    71  007F4E  0100               	movlb	0
    72  007F50  EFB1  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000001                     __pcstackCOMRAM:
    76                           	opt stack 0
    77  000001                     SPI_Master_Init@mode:
    78                           	opt stack 0
    79  000001                     SPI_Master_TxRx@dato:
    80                           	opt stack 0
    81                           
    82                           ; 1 bytes @ 0x0
    83  000001                     	ds	1
    84  000002                     ??_SPI_Master_Init:
    85                           
    86                           ; 1 bytes @ 0x1
    87  000002                     	ds	1
    88  000003                     SPI_Master_Init@div:
    89                           	opt stack 0
    90                           
    91                           ; 1 bytes @ 0x2
    92  000003                     	ds	1
    93  000004                     _SPI_Master_Init$433:
    94                           	opt stack 0
    95                           
    96                           ; 1 bytes @ 0x3
    97  000004                     	ds	1
    98  000005                     ??_main:
    99                           
   100                           ; 1 bytes @ 0x4
   101  000005                     	ds	2
   102                           
   103 ;;
   104 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   105 ;;
   106 ;; *************** function _main *****************
   107 ;; Defined at:
   108 ;;		line 7 in file "main.c"
   109 ;; Parameters:    Size  Location     Type
   110 ;;		None
   111 ;; Auto vars:     Size  Location     Type
   112 ;;		None
   113 ;; Return value:  Size  Location     Type
   114 ;;                  1    wreg      void 
   115 ;; Registers used:
   116 ;;		wreg, status,2, status,0, cstack
   117 ;; Tracked objects:
   118 ;;		On entry : 0/0
   119 ;;		On exit  : 0/0
   120 ;;		Unchanged: 0/0
   121 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   122 ;;      Params:         0       0       0       0       0       0       0       0       0
   123 ;;      Locals:         0       0       0       0       0       0       0       0       0
   124 ;;      Temps:          2       0       0       0       0       0       0       0       0
   125 ;;      Totals:         2       0       0       0       0       0       0       0       0
   126 ;;Total ram usage:        2 bytes
   127 ;; Hardware stack levels required when called:    1
   128 ;; This function calls:
   129 ;;		_SPI_Master_Init
   130 ;;		_SPI_Master_TxRx
   131 ;; This function is called by:
   132 ;;		Startup code after reset
   133 ;; This function uses a non-reentrant model
   134 ;;
   135                           
   136                           	psect	text0
   137  007F62                     __ptext0:
   138                           	opt stack 0
   139  007F62                     _main:
   140                           	opt stack 30
   141                           
   142                           ;main.c: 9: SPI_Master_Init(SPI_CLK_DIV_64, SPI_MODE_0);
   143                           
   144                           ;incstack = 0
   145  007F62  0E00               	movlw	0
   146  007F64  6E01               	movwf	SPI_Master_Init@mode,c
   147  007F66  0E02               	movlw	2
   148  007F68  ECD1  F03F         	call	_SPI_Master_Init
   149                           
   150                           ;main.c: 12: LATAbits.LATA5 = 0;
   151  007F6C  9A89               	bcf	3977,5,c	;volatile
   152                           
   153                           ;main.c: 13: (void)SPI_Master_TxRx(0x10);
   154  007F6E  0E10               	movlw	16
   155  007F70  ECAA  F03F         	call	_SPI_Master_TxRx
   156                           
   157                           ;main.c: 14: LATAbits.LATA5 = 1;
   158  007F74  8A89               	bsf	3977,5,c	;volatile
   159                           
   160                           ;main.c: 15: _delay((unsigned long)((50)*(48000000UL/4000000.0)));
   161  007F76  0EC8               	movlw	200
   162  007F78                     u127:
   163  007F78  2EE8               	decfsz	wreg,f,c
   164  007F7A  D7FE               	bra	u127
   165                           
   166                           ;main.c: 17: LATAbits.LATA5 = 0;
   167  007F7C  9A89               	bcf	3977,5,c	;volatile
   168                           
   169                           ;main.c: 18: (void)SPI_Master_TxRx(0xF0);
   170  007F7E  0EF0               	movlw	240
   171  007F80  ECAA  F03F         	call	_SPI_Master_TxRx
   172                           
   173                           ;main.c: 19: LATAbits.LATA5 = 1;
   174  007F84  8A89               	bsf	3977,5,c	;volatile
   175                           
   176                           ;main.c: 20: _delay((unsigned long)((100)*(48000000UL/4000.0)));
   177  007F86  0E07               	movlw	7
   178  007F88  6E06               	movwf	(??_main+1)& (0+255),c
   179  007F8A  0E17               	movlw	23
   180  007F8C  6E05               	movwf	??_main& (0+255),c
   181  007F8E  0E6A               	movlw	106
   182  007F90                     u137:
   183  007F90  2EE8               	decfsz	wreg,f,c
   184  007F92  D7FE               	bra	u137
   185  007F94  2E05               	decfsz	??_main& (0+255),f,c
   186  007F96  D7FC               	bra	u137
   187  007F98  2E06               	decfsz	(??_main+1)& (0+255),f,c
   188  007F9A  D7FA               	bra	u137
   189  007F9C  D000               	nop2	
   190  007F9E  EF00  F008         	goto	start
   191  007FA2                     __end_of_main:
   192                           	opt stack 0
   193                           wreg	equ	0xFE8
   194                           
   195 ;; *************** function _SPI_Master_TxRx *****************
   196 ;; Defined at:
   197 ;;		line 30 in file "spi_master.c"
   198 ;; Parameters:    Size  Location     Type
   199 ;;  dato            1    wreg     unsigned char 
   200 ;; Auto vars:     Size  Location     Type
   201 ;;  dato            1    0[COMRAM] unsigned char 
   202 ;; Return value:  Size  Location     Type
   203 ;;                  1    wreg      unsigned char 
   204 ;; Registers used:
   205 ;;		wreg
   206 ;; Tracked objects:
   207 ;;		On entry : 0/0
   208 ;;		On exit  : 0/0
   209 ;;		Unchanged: 0/0
   210 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   211 ;;      Params:         0       0       0       0       0       0       0       0       0
   212 ;;      Locals:         1       0       0       0       0       0       0       0       0
   213 ;;      Temps:          0       0       0       0       0       0       0       0       0
   214 ;;      Totals:         1       0       0       0       0       0       0       0       0
   215 ;;Total ram usage:        1 bytes
   216 ;; Hardware stack levels used:    1
   217 ;; This function calls:
   218 ;;		Nothing
   219 ;; This function is called by:
   220 ;;		_main
   221 ;; This function uses a non-reentrant model
   222 ;;
   223                           
   224                           	psect	text1
   225  007F54                     __ptext1:
   226                           	opt stack 0
   227  007F54                     _SPI_Master_TxRx:
   228                           	opt stack 30
   229                           
   230                           ;incstack = 0
   231                           ;SPI_Master_TxRx@dato stored from wreg
   232  007F54  6E01               	movwf	SPI_Master_TxRx@dato,c
   233                           
   234                           ;spi_master.c: 32: SSPBUF = dato;
   235  007F56  C001  FFC9         	movff	SPI_Master_TxRx@dato,4041	;volatile
   236  007F5A                     l39:
   237  007F5A  A0C7               	btfss	4039,0,c	;volatile
   238  007F5C  D7FE               	goto	l39
   239                           
   240                           ;spi_master.c: 34: return SSPBUF;
   241                           ;	Return value of _SPI_Master_TxRx is never used
   242  007F5E  50C9               	movf	4041,w,c	;volatile
   243  007F60  0012               	return		;funcret
   244  007F62                     __end_of_SPI_Master_TxRx:
   245                           	opt stack 0
   246                           wreg	equ	0xFE8
   247                           
   248 ;; *************** function _SPI_Master_Init *****************
   249 ;; Defined at:
   250 ;;		line 3 in file "spi_master.c"
   251 ;; Parameters:    Size  Location     Type
   252 ;;  div             1    wreg     enum E3814
   253 ;;  mode            1    0[COMRAM] enum E3820
   254 ;; Auto vars:     Size  Location     Type
   255 ;;  div             1    2[COMRAM] enum E3814
   256 ;; Return value:  Size  Location     Type
   257 ;;                  1    wreg      void 
   258 ;; Registers used:
   259 ;;		wreg, status,2, status,0
   260 ;; Tracked objects:
   261 ;;		On entry : 0/0
   262 ;;		On exit  : 0/0
   263 ;;		Unchanged: 0/0
   264 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   265 ;;      Params:         1       0       0       0       0       0       0       0       0
   266 ;;      Locals:         2       0       0       0       0       0       0       0       0
   267 ;;      Temps:          1       0       0       0       0       0       0       0       0
   268 ;;      Totals:         4       0       0       0       0       0       0       0       0
   269 ;;Total ram usage:        4 bytes
   270 ;; Hardware stack levels used:    1
   271 ;; This function calls:
   272 ;;		Nothing
   273 ;; This function is called by:
   274 ;;		_main
   275 ;; This function uses a non-reentrant model
   276 ;;
   277                           
   278                           	psect	text2
   279  007FA2                     __ptext2:
   280                           	opt stack 0
   281  007FA2                     _SPI_Master_Init:
   282                           	opt stack 30
   283                           
   284                           ;incstack = 0
   285                           ;SPI_Master_Init@div stored from wreg
   286  007FA2  6E03               	movwf	SPI_Master_Init@div,c
   287                           
   288                           ;spi_master.c: 6: ADCON1 = 0x0F;
   289  007FA4  0E0F               	movlw	15
   290  007FA6  6EC1               	movwf	4033,c	;volatile
   291                           
   292                           ;spi_master.c: 7: CMCON = 0x07;
   293  007FA8  0E07               	movlw	7
   294  007FAA  6EB4               	movwf	4020,c	;volatile
   295                           
   296                           ;spi_master.c: 10: TRISBbits.TRISB0 = 1;
   297  007FAC  8093               	bsf	3987,0,c	;volatile
   298                           
   299                           ;spi_master.c: 11: TRISBbits.TRISB1 = 0;
   300  007FAE  9293               	bcf	3987,1,c	;volatile
   301                           
   302                           ;spi_master.c: 12: TRISCbits.TRISC7 = 0;
   303  007FB0  9E94               	bcf	3988,7,c	;volatile
   304                           
   305                           ;spi_master.c: 13: TRISAbits.TRISA5 = 0;
   306  007FB2  9A92               	bcf	3986,5,c	;volatile
   307                           
   308                           ;spi_master.c: 15: LATAbits.LATA5 = 1;
   309  007FB4  8A89               	bsf	3977,5,c	;volatile
   310                           
   311                           ;spi_master.c: 18: SSPSTATbits.SMP = 0;
   312  007FB6  9EC7               	bcf	4039,7,c	;volatile
   313                           
   314                           ;spi_master.c: 19: SSPSTATbits.CKE = (mode == SPI_MODE_0 || mode == SPI_MODE_2);
   315  007FB8  0E01               	movlw	1
   316  007FBA  6E04               	movwf	_SPI_Master_Init$433,c
   317  007FBC  5001               	movf	SPI_Master_Init@mode,w,c
   318  007FBE  B4D8               	btfsc	status,2,c
   319  007FC0  D006               	goto	l708
   320  007FC2  0E02               	movlw	2
   321  007FC4  1801               	xorwf	SPI_Master_Init@mode,w,c
   322  007FC6  B4D8               	btfsc	status,2,c
   323  007FC8  D002               	goto	l708
   324  007FCA  0E00               	movlw	0
   325  007FCC  6E04               	movwf	_SPI_Master_Init$433,c
   326  007FCE                     l708:
   327  007FCE  B004               	btfsc	_SPI_Master_Init$433,0,c
   328  007FD0  D002               	bra	u95
   329  007FD2  9CC7               	bcf	4039,6,c	;volatile
   330  007FD4  D001               	bra	u96
   331  007FD6                     u95:
   332  007FD6  8CC7               	bsf	4039,6,c	;volatile
   333  007FD8                     u96:
   334                           
   335                           ;spi_master.c: 21: SSPCON1bits.CKP = (mode >= 2);
   336  007FD8  0E02               	movlw	2
   337  007FDA  6001               	cpfslt	SPI_Master_Init@mode,c
   338  007FDC  D001               	goto	u101
   339  007FDE  D003               	goto	u100
   340  007FE0                     u101:
   341  007FE0  6A02               	clrf	??_SPI_Master_Init& (0+255),c
   342  007FE2  2A02               	incf	??_SPI_Master_Init& (0+255),f,c
   343  007FE4  D001               	goto	u118
   344  007FE6                     u100:
   345  007FE6  6A02               	clrf	??_SPI_Master_Init& (0+255),c
   346  007FE8                     u118:
   347  007FE8  3A02               	swapf	??_SPI_Master_Init,f,c
   348  007FEA  50C6               	movf	4038,w,c	;volatile
   349  007FEC  1802               	xorwf	??_SPI_Master_Init,w,c
   350  007FEE  0BEF               	andlw	-17
   351  007FF0  1802               	xorwf	??_SPI_Master_Init,w,c
   352  007FF2  6EC6               	movwf	4038,c	;volatile
   353                           
   354                           ;spi_master.c: 24: SSPCON1 = (SSPCON1 & 0b11110000) | div;
   355  007FF4  50C6               	movf	4038,w,c	;volatile
   356  007FF6  0BF0               	andlw	240
   357  007FF8  1003               	iorwf	SPI_Master_Init@div,w,c
   358  007FFA  6EC6               	movwf	4038,c	;volatile
   359                           
   360                           ;spi_master.c: 25: SSPCON1bits.SSPEN = 1;
   361  007FFC  8AC6               	bsf	4038,5,c	;volatile
   362  007FFE  0012               	return		;funcret
   363  008000                     __end_of_SPI_Master_Init:
   364                           	opt stack 0
   365  0000                     wreg	equ	0xFE8
   366                           status	equ	0xFD8
   367                           wreg	equ	0xFE8
   368                           status	equ	0xFD8
   369                           
   370                           	psect	rparam
   371  0000                     wreg	equ	0xFE8
   372                           status	equ	0xFD8


Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      6       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_SPI_Master_Init

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     170
                                              4 COMRAM     2     2      0
                    _SPI_Master_Init
                    _SPI_Master_TxRx
 ---------------------------------------------------------------------------------
 (1) _SPI_Master_TxRx                                      1     1      0      15
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (1) _SPI_Master_Init                                      4     3      1     155
                                              0 COMRAM     4     3      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SPI_Master_Init
   _SPI_Master_TxRx

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      6       6       1        6.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V1.41 build -162212810 
Symbol Table                                                                                   Sat May 17 16:54:25 2025

         _SPI_Master_Init 7FA2           _SPI_Master_TxRx 7F54               _SSPSTATbits 000FC7  
                      l39 7F5A                        u95 7FD6                        u96 7FD8  
                     l708 7FCE                       u100 7FE6                       u101 7FE0  
                     u118 7FE8                       u127 7F78                       u137 7F90  
                     wreg 000FE8                      _main 7F62                      start 1000  
            ___param_bank 000000       _SPI_Master_Init$433 0004                     ?_main 0001  
                   _CMCON 000FB4                     status 000FD8   __end_of_SPI_Master_Init 8000  
 __end_of_SPI_Master_TxRx 7F62           __initialization 7F4E              __end_of_main 7FA2  
                  ??_main 0005             __activetblptr 000000                    _ADCON1 000FC1  
                  _SSPBUF 000FC9                __accesstop 0060   __end_of__initialization 7F4E  
        ?_SPI_Master_Init 0001             ___rparam_used 000001          ?_SPI_Master_TxRx 0001  
          __pcstackCOMRAM 0001                   _SSPCON1 000FC6                   __Hparam 0000  
                 __Lparam 0000                   __pcinit 7F4E                   __ramtop 0800  
                 __ptext0 7F62                   __ptext1 7F54                   __ptext2 7FA2  
    end_of_initialization 7F4E       SPI_Master_Init@mode 0001       SPI_Master_TxRx@dato 0001  
               _TRISAbits 000F92                 _TRISBbits 000F93                 _TRISCbits 000F94  
     start_initialization 7F4E  __size_of_SPI_Master_Init 005E  __size_of_SPI_Master_TxRx 000E  
                _LATAbits 000F89        SPI_Master_Init@div 0003         ??_SPI_Master_Init 0002  
       ??_SPI_Master_TxRx 0001                  __Hrparam 0000                  __Lrparam 0000  
           __size_of_main 0040               _SSPCON1bits 000FC6  
