{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647472788041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647472788041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 16:19:47 2022 " "Processing started: Wed Mar 16 16:19:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647472788041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472788041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalClock -c finalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalClock -c finalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472788041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647472788348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647472788348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalClock-structure " "Found design unit 1: finalClock-structure" {  } { { "finalClock.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalClock " "Found entity 1: finalClock" {  } { { "finalClock.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_disp-encoding " "Found design unit 1: sevenseg_disp-encoding" {  } { { "sevenseg_disp.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/sevenseg_disp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_disp " "Found entity 1: sevenseg_disp" {  } { { "sevenseg_disp.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/sevenseg_disp.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file component_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_pack " "Found design unit 1: component_pack" {  } { { "component_pack.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/component_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ss_counter-ss_counter " "Found design unit 1: ss_counter-ss_counter" {  } { { "ss_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/ss_counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""} { "Info" "ISGN_ENTITY_NAME" "1 ss_counter " "Found entity 1: ss_counter" {  } { { "ss_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/ss_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_seven_seg-encoding " "Found design unit 1: two_seven_seg-encoding" {  } { { "two_seven_seg.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/two_seven_seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_seven_seg " "Found entity 1: two_seven_seg" {  } { { "two_seven_seg.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/two_seven_seg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-s_counter " "Found design unit 1: s_counter-s_counter" {  } { { "s_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/s_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "s_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/s_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_counter-mm_counter " "Found design unit 1: mm_counter-mm_counter" {  } { { "mm_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/mm_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_counter " "Found entity 1: mm_counter" {  } { { "mm_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/mm_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_counter-m_counter " "Found design unit 1: m_counter-m_counter" {  } { { "m_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/m_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_counter " "Found entity 1: m_counter" {  } { { "m_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/m_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hh_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hh_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hh_counter-hh_counter " "Found design unit 1: hh_counter-hh_counter" {  } { { "hh_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/hh_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""} { "Info" "ISGN_ENTITY_NAME" "1 hh_counter " "Found entity 1: hh_counter" {  } { { "hh_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/hh_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h_counter-h_counter " "Found design unit 1: h_counter-h_counter" {  } { { "h_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/h_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""} { "Info" "ISGN_ENTITY_NAME" "1 h_counter " "Found entity 1: h_counter" {  } { { "h_counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/h_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647472794269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalClock " "Elaborating entity \"finalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647472794285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:ClkDiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:ClkDiv\"" {  } { { "finalClock.vhd" "ClkDiv" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_counter ss_counter:Count1 " "Elaborating entity \"ss_counter\" for hierarchy \"ss_counter:Count1\"" {  } { { "finalClock.vhd" "Count1" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_counter s_counter:Count2 " "Elaborating entity \"s_counter\" for hierarchy \"s_counter:Count2\"" {  } { { "finalClock.vhd" "Count2" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_counter mm_counter:Count3 " "Elaborating entity \"mm_counter\" for hierarchy \"mm_counter:Count3\"" {  } { { "finalClock.vhd" "Count3" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_counter m_counter:count4 " "Elaborating entity \"m_counter\" for hierarchy \"m_counter:count4\"" {  } { { "finalClock.vhd" "count4" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hh_counter hh_counter:Count5 " "Elaborating entity \"hh_counter\" for hierarchy \"hh_counter:Count5\"" {  } { { "finalClock.vhd" "Count5" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_counter h_counter:Count6 " "Elaborating entity \"h_counter\" for hierarchy \"h_counter:Count6\"" {  } { { "finalClock.vhd" "Count6" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_disp sevenseg_disp:SvnSeg1 " "Elaborating entity \"sevenseg_disp\" for hierarchy \"sevenseg_disp:SvnSeg1\"" {  } { { "finalClock.vhd" "SvnSeg1" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647472794610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[1\] GND " "Pin \"segment6\[1\]\" is stuck at GND" {  } { { "finalClock.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Final Project/finalClock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647472794672 "|finalClock|segment6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647472794672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647472794719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647472794950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647472794950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647472794982 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647472794982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647472794982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647472794982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647472794997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 16:19:54 2022 " "Processing ended: Wed Mar 16 16:19:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647472794997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647472794997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647472794997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647472794997 ""}
