<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CoreSight Access Library: CoreSight Trace Sinks and Links device registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CoreSight Access Library
   &#160;<span id="projectnumber">2.3</span>
   </div>
   <div id="projectbrief">ARM CoreSight Access Library - on target CoreSight component control</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">CoreSight Trace Sinks and Links device registers<div class="ingroups"><a class="el" href="group__reg__defs.html">Definitions for register offsets and values for CoreSight devices.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Register definitions and bitfield values for the TPIU, ETB, Trace Funnel, programmable replicator and TMC trace devices.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight TPIU registers</h2></td></tr>
<tr class="memitem:ga98118bc6e3b12a4f85224f554cc3d32e"><td class="memItemLeft" align="right" valign="top"><a id="ga98118bc6e3b12a4f85224f554cc3d32e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga98118bc6e3b12a4f85224f554cc3d32e">CS_TPIU_FLFMT_STATUS</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:ga98118bc6e3b12a4f85224f554cc3d32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU status register. <br /></td></tr>
<tr class="separator:ga98118bc6e3b12a4f85224f554cc3d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f02a26ee4b488cc1c48e47580a9cc2b"><td class="memItemLeft" align="right" valign="top"><a id="ga0f02a26ee4b488cc1c48e47580a9cc2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga0f02a26ee4b488cc1c48e47580a9cc2b">CS_TPIU_FLFMT_STATUS_FtStopped</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga0f02a26ee4b488cc1c48e47580a9cc2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU status bitfield: Formatter stopped. <br /></td></tr>
<tr class="separator:ga0f02a26ee4b488cc1c48e47580a9cc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21acd2bfcbc8aae4d85b3b51889970dc"><td class="memItemLeft" align="right" valign="top"><a id="ga21acd2bfcbc8aae4d85b3b51889970dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga21acd2bfcbc8aae4d85b3b51889970dc">CS_TPIU_FLFMT_STATUS_FlInProg</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga21acd2bfcbc8aae4d85b3b51889970dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU status bitfield: Flush in progress. <br /></td></tr>
<tr class="separator:ga21acd2bfcbc8aae4d85b3b51889970dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff603af63be90a4180fcf4c9fc4c88a"><td class="memItemLeft" align="right" valign="top"><a id="ga7ff603af63be90a4180fcf4c9fc4c88a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga7ff603af63be90a4180fcf4c9fc4c88a">CS_TPIU_FLFMT_CTRL</a>&#160;&#160;&#160;0x304</td></tr>
<tr class="memdesc:ga7ff603af63be90a4180fcf4c9fc4c88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU control register. <br /></td></tr>
<tr class="separator:ga7ff603af63be90a4180fcf4c9fc4c88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa221a9f068dad4ae2cdb8327183aeebe"><td class="memItemLeft" align="right" valign="top"><a id="gaa221a9f068dad4ae2cdb8327183aeebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gaa221a9f068dad4ae2cdb8327183aeebe">CS_TPIU_FLFMT_CTRL_StopFl</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:gaa221a9f068dad4ae2cdb8327183aeebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU control bitfield: Stop when flush completes. <br /></td></tr>
<tr class="separator:gaa221a9f068dad4ae2cdb8327183aeebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822afa581bfec6532bc337e33f1d2a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga822afa581bfec6532bc337e33f1d2a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga822afa581bfec6532bc337e33f1d2a0f">CS_TPIU_FLFMT_CTRL_FOnMan</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:ga822afa581bfec6532bc337e33f1d2a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU control bitfield: Initiate a flush. <br /></td></tr>
<tr class="separator:ga822afa581bfec6532bc337e33f1d2a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight Single Wire Output registers</h2></td></tr>
<tr class="memitem:gaa6146134c8da1dcbcb5cbf2a1ec7139d"><td class="memItemLeft" align="right" valign="top"><a id="gaa6146134c8da1dcbcb5cbf2a1ec7139d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gaa6146134c8da1dcbcb5cbf2a1ec7139d">CS_SWO_FLFMT_STATUS</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:gaa6146134c8da1dcbcb5cbf2a1ec7139d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWO Status register. <br /></td></tr>
<tr class="separator:gaa6146134c8da1dcbcb5cbf2a1ec7139d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada796a969be0fa71ca75e195473d0887"><td class="memItemLeft" align="right" valign="top"><a id="gada796a969be0fa71ca75e195473d0887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gada796a969be0fa71ca75e195473d0887">CS_SWO_FLFMT_CTRL</a>&#160;&#160;&#160;0x304</td></tr>
<tr class="memdesc:gada796a969be0fa71ca75e195473d0887"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWO control register. <br /></td></tr>
<tr class="separator:gada796a969be0fa71ca75e195473d0887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight ETB registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9cfb285c8f973dff531d5d4219ce044a"></a>ETB: [CoreSight SoC TRM 3.10] - n.b.</p>
<p>the register names there are more cryptic </p>
</td></tr>
<tr class="memitem:ga9e2a129a8dfe9dd2aafda40d6fd2565e"><td class="memItemLeft" align="right" valign="top"><a id="ga9e2a129a8dfe9dd2aafda40d6fd2565e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga9e2a129a8dfe9dd2aafda40d6fd2565e">CS_ETB_RAM_DEPTH</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:ga9e2a129a8dfe9dd2aafda40d6fd2565e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Depth Register (in width-units) <br /></td></tr>
<tr class="separator:ga9e2a129a8dfe9dd2aafda40d6fd2565e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d239c3753a9c1e4c758c7f612040b3d"><td class="memItemLeft" align="right" valign="top"><a id="ga0d239c3753a9c1e4c758c7f612040b3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga0d239c3753a9c1e4c758c7f612040b3d">CS_ETB_RAW_WIDTH</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:ga0d239c3753a9c1e4c758c7f612040b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Width Register (in bits) [Legacy ETBs only]. <br /></td></tr>
<tr class="separator:ga0d239c3753a9c1e4c758c7f612040b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8196934c92374b94310a2b12a1c351e0"><td class="memItemLeft" align="right" valign="top"><a id="ga8196934c92374b94310a2b12a1c351e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0">CS_ETB_STATUS</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:ga8196934c92374b94310a2b12a1c351e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Status Register. <br /></td></tr>
<tr class="separator:ga8196934c92374b94310a2b12a1c351e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b3fd32491a451b0f9fa362140feb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga24b3fd32491a451b0f9fa362140feb7c">CS_ETB_STATUS_FtEmpty</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga24b3fd32491a451b0f9fa362140feb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>):Formatter pipeline empty.  <a href="#ga24b3fd32491a451b0f9fa362140feb7c">More...</a><br /></td></tr>
<tr class="separator:ga24b3fd32491a451b0f9fa362140feb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36d329b4e75f1f9d9982ee8a1ff3e94"><td class="memItemLeft" align="right" valign="top"><a id="gad36d329b4e75f1f9d9982ee8a1ff3e94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gad36d329b4e75f1f9d9982ee8a1ff3e94">CS_ETB_STATUS_AcqComp</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gad36d329b4e75f1f9d9982ee8a1ff3e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>):Acquisition complete. <br /></td></tr>
<tr class="separator:gad36d329b4e75f1f9d9982ee8a1ff3e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3e6ac8be0b5ce6a53dfcbc82e756f5"><td class="memItemLeft" align="right" valign="top"><a id="ga1d3e6ac8be0b5ce6a53dfcbc82e756f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga1d3e6ac8be0b5ce6a53dfcbc82e756f5">CS_ETB_STATUS_Triggered</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga1d3e6ac8be0b5ce6a53dfcbc82e756f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>):Trigger observed. <br /></td></tr>
<tr class="separator:ga1d3e6ac8be0b5ce6a53dfcbc82e756f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1da1d90220f58a61db0ecbd1f8bf9f"><td class="memItemLeft" align="right" valign="top"><a id="ga9b1da1d90220f58a61db0ecbd1f8bf9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga9b1da1d90220f58a61db0ecbd1f8bf9f">CS_ETB_STATUS_Full</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga9b1da1d90220f58a61db0ecbd1f8bf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>):RAM Full: RAM write pointer has wrapped around. <br /></td></tr>
<tr class="separator:ga9b1da1d90220f58a61db0ecbd1f8bf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9780816359f189b7c1d57e123623b469"><td class="memItemLeft" align="right" valign="top"><a id="ga9780816359f189b7c1d57e123623b469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga9780816359f189b7c1d57e123623b469">CS_ETB_RAM_DATA</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga9780816359f189b7c1d57e123623b469"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Read Data Register. <br /></td></tr>
<tr class="separator:ga9780816359f189b7c1d57e123623b469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806715e78567c6881854b3dea59c3c6f"><td class="memItemLeft" align="right" valign="top"><a id="ga806715e78567c6881854b3dea59c3c6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga806715e78567c6881854b3dea59c3c6f">CS_ETB_RAM_RD_PTR</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:ga806715e78567c6881854b3dea59c3c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Read Pointer Register. <br /></td></tr>
<tr class="separator:ga806715e78567c6881854b3dea59c3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b2680120259ee47877a6f983ff5847"><td class="memItemLeft" align="right" valign="top"><a id="ga58b2680120259ee47877a6f983ff5847"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga58b2680120259ee47877a6f983ff5847">CS_ETB_RAM_WR_PTR</a>&#160;&#160;&#160;0x018</td></tr>
<tr class="memdesc:ga58b2680120259ee47877a6f983ff5847"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Write Pointer Register. <br /></td></tr>
<tr class="separator:ga58b2680120259ee47877a6f983ff5847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b0cde8074c4ae253f2c196b9573ba6"><td class="memItemLeft" align="right" valign="top"><a id="ga40b0cde8074c4ae253f2c196b9573ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga40b0cde8074c4ae253f2c196b9573ba6">CS_ETB_TRIGGER_COUNT</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:ga40b0cde8074c4ae253f2c196b9573ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Trigger Counter Register. <br /></td></tr>
<tr class="separator:ga40b0cde8074c4ae253f2c196b9573ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9bde607da1cc860fa291c792b3cba4"><td class="memItemLeft" align="right" valign="top"><a id="gabe9bde607da1cc860fa291c792b3cba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gabe9bde607da1cc860fa291c792b3cba4">CS_ETB_CTRL</a>&#160;&#160;&#160;0x020</td></tr>
<tr class="memdesc:gabe9bde607da1cc860fa291c792b3cba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Control Register. <br /></td></tr>
<tr class="separator:gabe9bde607da1cc860fa291c792b3cba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7fae89bf75391f16c16a93a16abd04"><td class="memItemLeft" align="right" valign="top"><a id="gacf7fae89bf75391f16c16a93a16abd04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gacf7fae89bf75391f16c16a93a16abd04">CS_ETB_CTRL_TraceCaptEn</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gacf7fae89bf75391f16c16a93a16abd04"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Control bitfield (<a class="el" href="group__cs__link__sink.html#gabe9bde607da1cc860fa291c792b3cba4" title="ETB Control Register. ">CS_ETB_CTRL</a>) : Trace Capture Enable. <br /></td></tr>
<tr class="separator:gacf7fae89bf75391f16c16a93a16abd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126cd6023d05ba93d91694895302680e"><td class="memItemLeft" align="right" valign="top"><a id="ga126cd6023d05ba93d91694895302680e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga126cd6023d05ba93d91694895302680e">CS_ETB_RAM_WRITE_DATA</a>&#160;&#160;&#160;0x024</td></tr>
<tr class="memdesc:ga126cd6023d05ba93d91694895302680e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB RAM Write Data Register. <br /></td></tr>
<tr class="separator:ga126cd6023d05ba93d91694895302680e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4267fa90e0b059f332abe67bdb3f1ded"><td class="memItemLeft" align="right" valign="top"><a id="ga4267fa90e0b059f332abe67bdb3f1ded"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga4267fa90e0b059f332abe67bdb3f1ded">CS_ETB_FLFMT_STATUS</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:ga4267fa90e0b059f332abe67bdb3f1ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Formatter and Flush Status Register. <br /></td></tr>
<tr class="separator:ga4267fa90e0b059f332abe67bdb3f1ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5e3b46818309f8e5cc959229c8a9b2"><td class="memItemLeft" align="right" valign="top"><a id="ga8a5e3b46818309f8e5cc959229c8a9b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga8a5e3b46818309f8e5cc959229c8a9b2">CS_ETB_FLFMT_CTRL</a>&#160;&#160;&#160;0x304</td></tr>
<tr class="memdesc:ga8a5e3b46818309f8e5cc959229c8a9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ETB Formatter and Flush Control Register. <br /></td></tr>
<tr class="separator:ga8a5e3b46818309f8e5cc959229c8a9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ETB FFCR bitfields</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp14545eba5129219d364e9a17ffca0555"></a>Bitfield definitions for the ETB Formatter and Flush Control Register (<a class="el" href="group__cs__link__sink.html#ga8a5e3b46818309f8e5cc959229c8a9b2" title="ETB Formatter and Flush Control Register. ">CS_ETB_FLFMT_CTRL</a>). </p>
</td></tr>
<tr class="memitem:ga14f8ecfcb44a3a69219eee9eaa46e866"><td class="memItemLeft" align="right" valign="top"><a id="ga14f8ecfcb44a3a69219eee9eaa46e866"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga14f8ecfcb44a3a69219eee9eaa46e866">CS_ETB_FLFMT_CTRL_StopTrig</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:ga14f8ecfcb44a3a69219eee9eaa46e866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop formatter when trigger event observed. <br /></td></tr>
<tr class="separator:ga14f8ecfcb44a3a69219eee9eaa46e866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf5bb9083f2e47293e4d80f4a0a3f1e"><td class="memItemLeft" align="right" valign="top"><a id="gafbf5bb9083f2e47293e4d80f4a0a3f1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gafbf5bb9083f2e47293e4d80f4a0a3f1e">CS_ETB_FLFMT_CTRL_StopFl</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:gafbf5bb9083f2e47293e4d80f4a0a3f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop formatter when flush complete. <br /></td></tr>
<tr class="separator:gafbf5bb9083f2e47293e4d80f4a0a3f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce138f6f66912eb87a3bd28380a6c9c"><td class="memItemLeft" align="right" valign="top"><a id="ga4ce138f6f66912eb87a3bd28380a6c9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga4ce138f6f66912eb87a3bd28380a6c9c">CS_ETB_FLFMT_CTRL_TrigFl</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:ga4ce138f6f66912eb87a3bd28380a6c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate a trigger on Flush completion. <br /></td></tr>
<tr class="separator:ga4ce138f6f66912eb87a3bd28380a6c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1510718971eb4a71a8c59021fd7e0020"><td class="memItemLeft" align="right" valign="top"><a id="ga1510718971eb4a71a8c59021fd7e0020"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga1510718971eb4a71a8c59021fd7e0020">CS_ETB_FLFMT_CTRL_TrigEvt</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:ga1510718971eb4a71a8c59021fd7e0020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate a trigger on a trigger event. <br /></td></tr>
<tr class="separator:ga1510718971eb4a71a8c59021fd7e0020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf787be4796db032c358c0d6cfbfd98"><td class="memItemLeft" align="right" valign="top"><a id="gafaf787be4796db032c358c0d6cfbfd98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gafaf787be4796db032c358c0d6cfbfd98">CS_ETB_FLFMT_CTRL_TrigIn</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gafaf787be4796db032c358c0d6cfbfd98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate a trigger on TRIGIN being asserted. <br /></td></tr>
<tr class="separator:gafaf787be4796db032c358c0d6cfbfd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd48d3be0b60e67fe24f5aa55a8328de"><td class="memItemLeft" align="right" valign="top"><a id="gacd48d3be0b60e67fe24f5aa55a8328de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gacd48d3be0b60e67fe24f5aa55a8328de">CS_ETB_FLFMT_CTRL_FOnMan</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:gacd48d3be0b60e67fe24f5aa55a8328de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush on Manual. <br /></td></tr>
<tr class="separator:gacd48d3be0b60e67fe24f5aa55a8328de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f6899970b8dfa1a28d362a6fb490d7"><td class="memItemLeft" align="right" valign="top"><a id="gab2f6899970b8dfa1a28d362a6fb490d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gab2f6899970b8dfa1a28d362a6fb490d7">CS_ETB_FLFMT_CTRL_FOnTrig</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:gab2f6899970b8dfa1a28d362a6fb490d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush on Trigger. <br /></td></tr>
<tr class="separator:gab2f6899970b8dfa1a28d362a6fb490d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e67e4181b5453bb50d029872bd24f4"><td class="memItemLeft" align="right" valign="top"><a id="ga79e67e4181b5453bb50d029872bd24f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga79e67e4181b5453bb50d029872bd24f4">CS_ETB_FLFMT_CTRL_FOnFlIn</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:ga79e67e4181b5453bb50d029872bd24f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush on Flush in. <br /></td></tr>
<tr class="separator:ga79e67e4181b5453bb50d029872bd24f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00331de1900d0fb9ab0fdcfef0498ec"><td class="memItemLeft" align="right" valign="top"><a id="gac00331de1900d0fb9ab0fdcfef0498ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gac00331de1900d0fb9ab0fdcfef0498ec">CS_ETB_FLFMT_CTRL_EnFCont</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="memdesc:gac00331de1900d0fb9ab0fdcfef0498ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous Formatting. <br /></td></tr>
<tr class="separator:gac00331de1900d0fb9ab0fdcfef0498ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813022ed6ab0107753228d29983a1101"><td class="memItemLeft" align="right" valign="top"><a id="ga813022ed6ab0107753228d29983a1101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga813022ed6ab0107753228d29983a1101">CS_ETB_FLFMT_CTRL_EnFTC</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:ga813022ed6ab0107753228d29983a1101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Formatting. <br /></td></tr>
<tr class="separator:ga813022ed6ab0107753228d29983a1101"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ETB FFSR bitfields</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4b5a7465b4f1bd28f7ce433144e06dc"></a>Bitfield definitions for the ETB Formatter and Flush Status Register (<a class="el" href="group__cs__link__sink.html#ga4267fa90e0b059f332abe67bdb3f1ded" title="ETB Formatter and Flush Status Register. ">CS_ETB_FLFMT_STATUS</a>). </p>
</td></tr>
<tr class="memitem:gaeb5421b4f3bd8891e68df29e8038861a"><td class="memItemLeft" align="right" valign="top"><a id="gaeb5421b4f3bd8891e68df29e8038861a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gaeb5421b4f3bd8891e68df29e8038861a">CS_ETB_FLFMT_STATUS_FtStopped</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:gaeb5421b4f3bd8891e68df29e8038861a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Formatter stopped. <br /></td></tr>
<tr class="separator:gaeb5421b4f3bd8891e68df29e8038861a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea09a289f387756f565fa83fe0b29ca8"><td class="memItemLeft" align="right" valign="top"><a id="gaea09a289f387756f565fa83fe0b29ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gaea09a289f387756f565fa83fe0b29ca8">CS_ETB_FLFMT_STATUS_FlInProg</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gaea09a289f387756f565fa83fe0b29ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush in progress. <br /></td></tr>
<tr class="separator:gaea09a289f387756f565fa83fe0b29ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight Trace Memory Controller registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf7cbfc58583cfec8144e7c9e083b70a0"></a>TMC specific registers - see ETB definitions for common register set between ETB and TMC </p>
</td></tr>
<tr class="memitem:gab1dac5dfe6ca6afd34277f938c5f89b4"><td class="memItemLeft" align="right" valign="top"><a id="gab1dac5dfe6ca6afd34277f938c5f89b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gab1dac5dfe6ca6afd34277f938c5f89b4">CS_TMC_STATUS_Empty</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gab1dac5dfe6ca6afd34277f938c5f89b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC does not contain any valid data in memory. <br /></td></tr>
<tr class="separator:gab1dac5dfe6ca6afd34277f938c5f89b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b6e9221af1be5215fc22afa09cca2f"><td class="memItemLeft" align="right" valign="top"><a id="gac4b6e9221af1be5215fc22afa09cca2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gac4b6e9221af1be5215fc22afa09cca2f">CS_TMC_STATUS_TMCReady</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gac4b6e9221af1be5215fc22afa09cca2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>): TMC ready (renamed from AcqComp) <br /></td></tr>
<tr class="separator:gac4b6e9221af1be5215fc22afa09cca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8c4da610688f033f089c4b81d17c0f"><td class="memItemLeft" align="right" valign="top"><a id="ga6b8c4da610688f033f089c4b81d17c0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga6b8c4da610688f033f089c4b81d17c0f">CS_TMC_MODE</a>&#160;&#160;&#160;0x028</td></tr>
<tr class="memdesc:ga6b8c4da610688f033f089c4b81d17c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC mode control register. <br /></td></tr>
<tr class="separator:ga6b8c4da610688f033f089c4b81d17c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386dfd1ed51b7edb5d9a691835c653e3"><td class="memItemLeft" align="right" valign="top"><a id="ga386dfd1ed51b7edb5d9a691835c653e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga386dfd1ed51b7edb5d9a691835c653e3">CS_TMC_MODE_CIRCULAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga386dfd1ed51b7edb5d9a691835c653e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC is currently in circular buffer mode. <br /></td></tr>
<tr class="separator:ga386dfd1ed51b7edb5d9a691835c653e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f5d5949b220514c7d9d3a3df748a36"><td class="memItemLeft" align="right" valign="top"><a id="gac7f5d5949b220514c7d9d3a3df748a36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gac7f5d5949b220514c7d9d3a3df748a36">CS_TMC_MODE_SWFIFO</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac7f5d5949b220514c7d9d3a3df748a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC is currently in software FIFO mode. <br /></td></tr>
<tr class="separator:gac7f5d5949b220514c7d9d3a3df748a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ccb4cc3e4dcdb4a467437734a21597"><td class="memItemLeft" align="right" valign="top"><a id="ga54ccb4cc3e4dcdb4a467437734a21597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga54ccb4cc3e4dcdb4a467437734a21597">CS_TMC_MODE_HWFIFO</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga54ccb4cc3e4dcdb4a467437734a21597"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC is currently in hardware FIFO mode. <br /></td></tr>
<tr class="separator:ga54ccb4cc3e4dcdb4a467437734a21597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411cb18b7f0b233e8308932e679c46c9"><td class="memItemLeft" align="right" valign="top"><a id="ga411cb18b7f0b233e8308932e679c46c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga411cb18b7f0b233e8308932e679c46c9">CS_TMC_LBUFLEVEL</a>&#160;&#160;&#160;0x02C</td></tr>
<tr class="memdesc:ga411cb18b7f0b233e8308932e679c46c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched buffer fill level register. <br /></td></tr>
<tr class="separator:ga411cb18b7f0b233e8308932e679c46c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e7c69c3976f6e48fcc11a9ab659867"><td class="memItemLeft" align="right" valign="top"><a id="ga42e7c69c3976f6e48fcc11a9ab659867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga42e7c69c3976f6e48fcc11a9ab659867">CS_TMC_CBUFLEVEL</a>&#160;&#160;&#160;0x030</td></tr>
<tr class="memdesc:ga42e7c69c3976f6e48fcc11a9ab659867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current buffer fill level register. <br /></td></tr>
<tr class="separator:ga42e7c69c3976f6e48fcc11a9ab659867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5393fcc2d0be0859b373987c44d2a1fa"><td class="memItemLeft" align="right" valign="top"><a id="ga5393fcc2d0be0859b373987c44d2a1fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga5393fcc2d0be0859b373987c44d2a1fa">CS_TMC_BUFWM</a>&#160;&#160;&#160;0x034</td></tr>
<tr class="memdesc:ga5393fcc2d0be0859b373987c44d2a1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched buffer water mark register. <br /></td></tr>
<tr class="separator:ga5393fcc2d0be0859b373987c44d2a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721fa9ea66ceef9db901e5d8376765ba"><td class="memItemLeft" align="right" valign="top"><a id="ga721fa9ea66ceef9db901e5d8376765ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga721fa9ea66ceef9db901e5d8376765ba">CS_TMC_RRPHI</a>&#160;&#160;&#160;0x038</td></tr>
<tr class="memdesc:ga721fa9ea66ceef9db901e5d8376765ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAM read pointer High register [ETR config only]. <br /></td></tr>
<tr class="separator:ga721fa9ea66ceef9db901e5d8376765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2f313baea10b83624aeac3e996da12"><td class="memItemLeft" align="right" valign="top"><a id="gadd2f313baea10b83624aeac3e996da12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gadd2f313baea10b83624aeac3e996da12">CS_TMC_RWPHI</a>&#160;&#160;&#160;0x038</td></tr>
<tr class="memdesc:gadd2f313baea10b83624aeac3e996da12"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAM write pointer High register [ETR config only]. <br /></td></tr>
<tr class="separator:gadd2f313baea10b83624aeac3e996da12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9235162ae71221515a509bf729a4962"><td class="memItemLeft" align="right" valign="top"><a id="gab9235162ae71221515a509bf729a4962"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gab9235162ae71221515a509bf729a4962">CS_TMC_AXICTL</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="memdesc:gab9235162ae71221515a509bf729a4962"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI control register [ETR config only]. <br /></td></tr>
<tr class="separator:gab9235162ae71221515a509bf729a4962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030ee2bb40dfe22cc78e999499569bc5"><td class="memItemLeft" align="right" valign="top"><a id="ga030ee2bb40dfe22cc78e999499569bc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga030ee2bb40dfe22cc78e999499569bc5">CS_TMC_DBALO</a>&#160;&#160;&#160;0x118</td></tr>
<tr class="memdesc:ga030ee2bb40dfe22cc78e999499569bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer address low register [ETR config only]. <br /></td></tr>
<tr class="separator:ga030ee2bb40dfe22cc78e999499569bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23107b68badc315b4d92dc294e67b434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga23107b68badc315b4d92dc294e67b434">CS_TMC_DBAHI</a>&#160;&#160;&#160;0x11C</td></tr>
<tr class="memdesc:ga23107b68badc315b4d92dc294e67b434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer address high register [ETR config only].  <a href="#ga23107b68badc315b4d92dc294e67b434">More...</a><br /></td></tr>
<tr class="separator:ga23107b68badc315b4d92dc294e67b434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23a9b9ff065834b9e1972c9d4ad300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga0b23a9b9ff065834b9e1972c9d4ad300">CS_TMC_CONFIG_TYPE_ETB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0b23a9b9ff065834b9e1972c9d4ad300"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC ETB configuration - internal static buffer.  <a href="#ga0b23a9b9ff065834b9e1972c9d4ad300">More...</a><br /></td></tr>
<tr class="separator:ga0b23a9b9ff065834b9e1972c9d4ad300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ed053bf035803253768094f3354b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga56ed053bf035803253768094f3354b3b">CS_TMC_CONFIG_TYPE_ETR</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga56ed053bf035803253768094f3354b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC ETR configuration - external bus master.  <a href="#ga56ed053bf035803253768094f3354b3b">More...</a><br /></td></tr>
<tr class="separator:ga56ed053bf035803253768094f3354b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da4c75dfa22366634a625bd5c3d1c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga5da4c75dfa22366634a625bd5c3d1c97">CS_TMC_CONFIG_TYPE_ETF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5da4c75dfa22366634a625bd5c3d1c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMC ETF configuration - internal buffer and ATB output.  <a href="#ga5da4c75dfa22366634a625bd5c3d1c97">More...</a><br /></td></tr>
<tr class="separator:ga5da4c75dfa22366634a625bd5c3d1c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight Trace Funnel registers</h2></td></tr>
<tr class="memitem:gaa04005b478895b6b81a07c2b60822fea"><td class="memItemLeft" align="right" valign="top"><a id="gaa04005b478895b6b81a07c2b60822fea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gaa04005b478895b6b81a07c2b60822fea">CS_FUNNEL_CTRL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:gaa04005b478895b6b81a07c2b60822fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Funnel Control register. <br /></td></tr>
<tr class="separator:gaa04005b478895b6b81a07c2b60822fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064ecad07a762dc6dedadf4fabb7a6e8"><td class="memItemLeft" align="right" valign="top"><a id="ga064ecad07a762dc6dedadf4fabb7a6e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga064ecad07a762dc6dedadf4fabb7a6e8">CS_FUNNEL_MAX_PORTS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga064ecad07a762dc6dedadf4fabb7a6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximun number of funnel ports. <br /></td></tr>
<tr class="separator:ga064ecad07a762dc6dedadf4fabb7a6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CoreSight Programmable Trace Replicator registers</h2></td></tr>
<tr class="memitem:ga66515400abf2bcff0f9c11e0bb56f90f"><td class="memItemLeft" align="right" valign="top"><a id="ga66515400abf2bcff0f9c11e0bb56f90f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga66515400abf2bcff0f9c11e0bb56f90f">CS_REPLICATOR_IDFILTER0</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ga66515400abf2bcff0f9c11e0bb56f90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID filtering for ATB master port 0. <br /></td></tr>
<tr class="separator:ga66515400abf2bcff0f9c11e0bb56f90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78058212671745021319117210da5a01"><td class="memItemLeft" align="right" valign="top"><a id="ga78058212671745021319117210da5a01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#ga78058212671745021319117210da5a01">CS_REPLICATOR_IDFILTER1</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:ga78058212671745021319117210da5a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID filtering for ATB master port 1. <br /></td></tr>
<tr class="separator:ga78058212671745021319117210da5a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b1718387f17155c89b2700a7682a89"><td class="memItemLeft" align="right" valign="top"><a id="gac8b1718387f17155c89b2700a7682a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__link__sink.html#gac8b1718387f17155c89b2700a7682a89">CS_REPLICATOR_IDFILTER</a>(n)&#160;&#160;&#160;(0x000 + 4*(n))</td></tr>
<tr class="memdesc:gac8b1718387f17155c89b2700a7682a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID filtering for ATB master port (n) <br /></td></tr>
<tr class="separator:gac8b1718387f17155c89b2700a7682a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Register definitions and bitfield values for the TPIU, ETB, Trace Funnel, programmable replicator and TMC trace devices. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga24b3fd32491a451b0f9fa362140feb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b3fd32491a451b0f9fa362140feb7c">&#9670;&nbsp;</a></span>CS_ETB_STATUS_FtEmpty</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_ETB_STATUS_FtEmpty&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ETB Status bitfield (<a class="el" href="group__cs__link__sink.html#ga8196934c92374b94310a2b12a1c351e0" title="ETB Status Register. ">CS_ETB_STATUS</a>):Formatter pipeline empty. </p>
<p>All data stored to RAM </p>

</div>
</div>
<a id="ga0b23a9b9ff065834b9e1972c9d4ad300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b23a9b9ff065834b9e1972c9d4ad300">&#9670;&nbsp;</a></span>CS_TMC_CONFIG_TYPE_ETB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_TMC_CONFIG_TYPE_ETB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TMC ETB configuration - internal static buffer. </p>

</div>
</div>
<a id="ga5da4c75dfa22366634a625bd5c3d1c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da4c75dfa22366634a625bd5c3d1c97">&#9670;&nbsp;</a></span>CS_TMC_CONFIG_TYPE_ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_TMC_CONFIG_TYPE_ETF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TMC ETF configuration - internal buffer and ATB output. </p>

</div>
</div>
<a id="ga56ed053bf035803253768094f3354b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56ed053bf035803253768094f3354b3b">&#9670;&nbsp;</a></span>CS_TMC_CONFIG_TYPE_ETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_TMC_CONFIG_TYPE_ETR&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TMC ETR configuration - external bus master. </p>

</div>
</div>
<a id="ga23107b68badc315b4d92dc294e67b434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23107b68badc315b4d92dc294e67b434">&#9670;&nbsp;</a></span>CS_TMC_DBAHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_TMC_DBAHI&#160;&#160;&#160;0x11C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data buffer address high register [ETR config only]. </p>
<p>TMC configuration type - a static property indicating which TMC features were configured in at design time. These values match bits [7:6] in DEVID. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 26 2019 14:16:04 for CoreSight Access Library by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
