Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myFA_isim_beh.exe -prj C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myFA_beh.prj work.myFA 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myxor.vhd" into library work
Parsing VHDL file "C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myand.vhd" into library work
Parsing VHDL file "C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myor.vhd" into library work
Parsing VHDL file "C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myHA.vhd" into library work
Parsing VHDL file "C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/FA.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity myand [myand_default]
Compiling architecture behavioral of entity myxor [myxor_default]
Compiling architecture behavioral of entity myHA [myha_default]
Compiling architecture behavioral of entity myor [myor_default]
Compiling architecture behavioral of entity myfa
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/XingyouLee/OneDrive/Program/VHDL/FullAdder/myFA_isim_beh.exe
Fuse Memory Usage: 30768 KB
Fuse CPU Usage: 421 ms
