dsp_macro_0.vhd,vhdl,xil_defaultlib,../../../../project_1-verilog-exe1.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
