{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09908,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09971,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000920998,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00237116,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000809309,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00237116,
	"finish__design__instance__count__class:buffer": 6,
	"finish__design__instance__area__class:buffer": 11.97,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 13,
	"finish__design__instance__area__class:timing_repair_buffer": 10.374,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 3.458,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.532,
	"finish__design__instance__count__class:sequential_cell": 28,
	"finish__design__instance__area__class:sequential_cell": 127.148,
	"finish__design__instance__count__class:multi_input_combinational_cell": 78,
	"finish__design__instance__area__class:multi_input_combinational_cell": 101.612,
	"finish__design__instance__count": 135,
	"finish__design__instance__area": 259.084,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.586933,
	"finish__clock__skew__setup": 0.000462658,
	"finish__clock__skew__hold": 0.000462658,
	"finish__timing__drv__max_slew_limit": 0.846714,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.894713,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000245005,
	"finish__power__switching__total": 7.56713e-05,
	"finish__power__leakage__total": 5.22761e-06,
	"finish__power__total": 0.000325904,
	"finish__design__io": 16,
	"finish__design__die__area": 1381.61,
	"finish__design__core__area": 1174.66,
	"finish__design__instance__count": 183,
	"finish__design__instance__area": 271.852,
	"finish__design__instance__count__stdcell": 183,
	"finish__design__instance__area__stdcell": 271.852,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.231431,
	"finish__design__instance__utilization__stdcell": 0.231431,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4416,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4416,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}