Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mac_tb_behav xil_defaultlib.mac_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 16 elements; expected 8 [C:/Users/DDCS_Student/Desktop/repo/mac_src/mac_core_tb.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mac_tb in library work failed.
