WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9687614 heartbeat IPC: 2.133 cumulative IPC: 1.455 (Simulation time: 00 hr 01 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 17249506 heartbeat IPC: 1.322 cumulative IPC: 1.364 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 23849776 heartbeat IPC: 1.515 cumulative IPC: 1.42 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 30602960 heartbeat IPC: 1.481 cumulative IPC: 1.437 (Simulation time: 00 hr 02 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 38133735 heartbeat IPC: 1.328 cumulative IPC: 1.411 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 44733935 heartbeat IPC: 1.515 cumulative IPC: 1.429 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 51487011 heartbeat IPC: 1.481 cumulative IPC: 1.437 (Simulation time: 00 hr 04 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 59017574 heartbeat IPC: 1.328 cumulative IPC: 1.421 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 65617685 heartbeat IPC: 1.515 cumulative IPC: 1.432 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 72370955 heartbeat IPC: 1.481 cumulative IPC: 1.437 (Simulation time: 00 hr 06 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 69964590 cumulative IPC: 1.429 (Simulation time: 00 hr 06 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 69964590 cumulative IPC: 1.429 (Simulation time: 00 hr 06 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.429 instructions: 100000000 cycles: 69964590
CPU 0 Branch Prediction Accuracy: 78.99% MPKI: 26.12 Average ROB Occupancy at Mispredict: 17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0023
BRANCH_CONDITIONAL: 26.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00011
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     321345 HIT:     256715 MISS:      64630
LLC LOAD         ACCESS:     145013 HIT:      98634 MISS:      46379
LLC RFO          ACCESS:      53956 HIT:      35711 MISS:      18245
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     122376 HIT:     122370 MISS:          6
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 175.2 cycles
cpu0_DTLB TOTAL        ACCESS:   23434249 HIT:   23265771 MISS:     168478
cpu0_DTLB LOAD         ACCESS:   23434249 HIT:   23265771 MISS:     168478
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.178 cycles
cpu0_ITLB TOTAL        ACCESS:       5217 HIT:       4951 MISS:        266
cpu0_ITLB LOAD         ACCESS:       5217 HIT:       4951 MISS:        266
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.278 cycles
cpu0_L1D TOTAL        ACCESS:   29654683 HIT:   28798645 MISS:     856038
cpu0_L1D LOAD         ACCESS:   22633187 HIT:   21883446 MISS:     749741
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7021444 HIT:    6915168 MISS:     106276
cpu0_L1D TRANSLATION  ACCESS:         52 HIT:         31 MISS:         21
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 19.32 cycles
cpu0_L1I TOTAL        ACCESS:       6056 HIT:       6056 MISS:          0
cpu0_L1I LOAD         ACCESS:       6056 HIT:       6056 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     626316 HIT:     427339 MISS:     198977
cpu0_L2C LOAD         ACCESS:     373227 HIT:     228214 MISS:     145013
cpu0_L2C RFO          ACCESS:      65000 HIT:      11044 MISS:      53956
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     188068 HIT:     188060 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:         21 HIT:         21 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 77.24 cycles
cpu0_STLB TOTAL        ACCESS:     132117 HIT:     132065 MISS:         52
cpu0_STLB LOAD         ACCESS:     132117 HIT:     132065 MISS:         52
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12811
  ROW_BUFFER_MISS:      51813
 AVG DBUS CONGESTED CYCLE: 3.859
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3048
  FULL:      36666
